<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;12.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">RISCVISelLowering.h</div></div>
</div><!--header-->
<div class="contents">
<a href="RISCVISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- RISCVISelLowering.h - RISCV DAG Lowering Interface ------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file defines the interfaces that RISCV uses to lower LLVM code into a</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// selection DAG.</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_RISCV_RISCVISELLOWERING_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define LLVM_LIB_TARGET_RISCV_RISCVISELLOWERING_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="RISCV_8h.html">RISCV.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span> </div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="keyword">class </span>RISCVSubtarget;</div>
<div class="foldopen" id="foldopen00023" data-start="{" data-end="}">
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html">   23</a></span><span class="keyword">namespace </span>RISCVISD {</div>
<div class="foldopen" id="foldopen00024" data-start="{" data-end="};">
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882">   24</a></span><span class="keyword">enum</span> <a class="code hl_enumeration" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882">NodeType</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9f3e18a0fc8f727572d80995515c7172">   25</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9f3e18a0fc8f727572d80995515c7172">FIRST_NUMBER</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a06c7eac76d92e994d76000844bc58e38">   26</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a06c7eac76d92e994d76000844bc58e38">RET_FLAG</a>,</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa0d228ddcaeb14bea8468fc5411f82e0">   27</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa0d228ddcaeb14bea8468fc5411f82e0">URET_FLAG</a>,</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0f4122002ace02e3d7d56dd7c605e7b0">   28</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0f4122002ace02e3d7d56dd7c605e7b0">SRET_FLAG</a>,</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9dbce3b8b9c6cb9587f3a81945d8c43d">   29</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9dbce3b8b9c6cb9587f3a81945d8c43d">MRET_FLAG</a>,</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a986caa9afda2b8fd5a8280066c71f63b">   30</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a986caa9afda2b8fd5a8280066c71f63b">CALL</a>,<span class="comment"></span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">  /// Select with condition operator - This selects between a true value and</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">  /// a false value (ops #3 and #4) based on the boolean result of comparing</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">  /// the lhs and rhs (ops #0 and #1) of a conditional expression with the</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">  /// condition code in op #2, a XLenVT constant from the ISD::CondCode enum.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">  /// The lhs and rhs are XLenVT integers. The true and false values can be</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">  /// integer or floating point.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a09e6b13077c6bab69bd5253e14e48520">   37</a></span><span class="comment"></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a09e6b13077c6bab69bd5253e14e48520">SELECT_CC</a>,</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a706088c700a61880a610f9ba149a6d03">   38</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a706088c700a61880a610f9ba149a6d03">BuildPairF64</a>,</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02503efde5e7e2b5b037d10199834356">   39</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02503efde5e7e2b5b037d10199834356">SplitF64</a>,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35a1690fd8f9d447812d379c8374fc8d">   40</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35a1690fd8f9d447812d379c8374fc8d">TAIL</a>,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>  <span class="comment">// RV64I shifts, directly matching the semantics of the named RISC-V</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>  <span class="comment">// instructions.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0eddf77c4e0287a09acf158c434faf45">   43</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0eddf77c4e0287a09acf158c434faf45">SLLW</a>,</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3">   44</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3">SRAW</a>,</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0151fd91dfddcfc99bb01b041c128e5e">   45</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0151fd91dfddcfc99bb01b041c128e5e">SRLW</a>,</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>  <span class="comment">// 32-bit operations from RV64M that can&#39;t be simply matched with a pattern</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  <span class="comment">// at instruction selection time. These have undefined behavior for division</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  <span class="comment">// by 0 or overflow (divw) like their target independent counterparts.</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02a655131d3e2e27d889e16c8af5de89">   49</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02a655131d3e2e27d889e16c8af5de89">DIVW</a>,</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1e822148613208ad3454a5846320c3b">   50</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1e822148613208ad3454a5846320c3b">DIVUW</a>,</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adcdd29ca8504487f10692af6034cb64f">   51</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adcdd29ca8504487f10692af6034cb64f">REMUW</a>,</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  <span class="comment">// RV64IB rotates, directly matching the semantics of the named RISC-V</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  <span class="comment">// instructions.</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2b2dd2bf0e3e0bdfa3ee4ea3fb024cf5">   54</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2b2dd2bf0e3e0bdfa3ee4ea3fb024cf5">ROLW</a>,</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3f464ec6c3904381aa268a2d3ac5d41c">   55</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3f464ec6c3904381aa268a2d3ac5d41c">RORW</a>,</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  <span class="comment">// RV64IB funnel shifts, with the semantics of the named RISC-V instructions,</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>  <span class="comment">// but the same operand order as fshl/fshr intrinsics.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af9849f6778d9f9f38cb75119cd6084ac">   58</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af9849f6778d9f9f38cb75119cd6084ac">FSRW</a>,</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2110d341da649558c7c8621d5b404730">   59</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2110d341da649558c7c8621d5b404730">FSLW</a>,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>  <span class="comment">// FPR&lt;-&gt;GPR transfer operations when the FPR is smaller than XLEN, needed as</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  <span class="comment">// XLEN is the only legal integer width.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>  <span class="comment">// FMV_H_X matches the semantics of the FMV.H.X.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <span class="comment">// FMV_X_ANYEXTH is similar to FMV.X.H but has an any-extended result.</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="comment">// FMV_W_X_RV64 matches the semantics of the FMV.W.X.</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <span class="comment">// FMV_X_ANYEXTW_RV64 is similar to FMV.X.W but has an any-extended result.</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>  <span class="comment">// This is a more convenient semantic for producing dagcombines that remove</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <span class="comment">// unnecessary GPR-&gt;FPR-&gt;GPR moves.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8133bf609ca1e40ecb0622ed5e559fcc">   70</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8133bf609ca1e40ecb0622ed5e559fcc">FMV_H_X</a>,</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab4c9e20a9f1c79840fce2a9045c0045f">   71</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab4c9e20a9f1c79840fce2a9045c0045f">FMV_X_ANYEXTH</a>,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af4707e0cbdd66af52d6f4ea39d7c2cdf">   72</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af4707e0cbdd66af52d6f4ea39d7c2cdf">FMV_W_X_RV64</a>,</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afbbe6bca566a163966259135ca1be0ec">   73</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afbbe6bca566a163966259135ca1be0ec">FMV_X_ANYEXTW_RV64</a>,</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <span class="comment">// READ_CYCLE_WIDE - A read of the 64-bit cycle CSR on a 32-bit target</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="comment">// (returns (Lo, Hi)). It takes a chain operand.</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a89c418ba8e614b799fb56ee233103cf8">   76</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a89c418ba8e614b799fb56ee233103cf8">READ_CYCLE_WIDE</a>,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <span class="comment">// Generalized Reverse and Generalized Or-Combine - directly matching the</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="comment">// semantics of the named RISC-V instructions. Lowered as custom nodes as</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>  <span class="comment">// TableGen chokes when faced with commutative permutations in deeply-nested</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  <span class="comment">// DAGs. Each node takes an input operand and a TargetConstant immediate</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="comment">// shift amount, and outputs a bit-manipulated version of input. All operands</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <span class="comment">// are of type XLenVT.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad4ef04500fd2f581d7d36ab50672b211">   83</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad4ef04500fd2f581d7d36ab50672b211">GREVI</a>,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab851a2229c6f3bed2846e80a05fd3029">   84</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab851a2229c6f3bed2846e80a05fd3029">GREVIW</a>,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a18233d9b5f3c52b7c16ff71cc4a43cf5">   85</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a18233d9b5f3c52b7c16ff71cc4a43cf5">GORCI</a>,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af38db08bdd40d328949532bc9e04ecb8">   86</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af38db08bdd40d328949532bc9e04ecb8">GORCIW</a>,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="comment">// Vector Extension</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="comment">// VMV_X_S matches the semantics of vmv.x.s. The result is always XLenVT</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="comment">// sign extended from the vector element size. NOTE: The result size will</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="comment">// never be less than the vector element size.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a44936a9406f5a7b50871b7d930686f13">   91</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a44936a9406f5a7b50871b7d930686f13">VMV_X_S</a>,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <span class="comment">// Splats an i64 scalar to a vector type (with element type i64) where the</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="comment">// scalar is a sign-extended i32.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3e10c313b47b4720781cb4b40915b03a">   94</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3e10c313b47b4720781cb4b40915b03a">SPLAT_VECTOR_I64</a>,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="comment">// Read VLENB CSR</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a992168b231b64dd1e1cd95a2c48b2091">   96</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a992168b231b64dd1e1cd95a2c48b2091">READ_VLENB</a>,</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="comment">// Truncates a RVV integer vector by one power-of-two.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab57f7ddf2bc952eed60c1816a2689fb2">   98</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab57f7ddf2bc952eed60c1816a2689fb2">TRUNCATE_VECTOR</a>,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="comment">// Unit-stride fault-only-first load</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab768516087ebfc28df3ef784188524a8">  100</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab768516087ebfc28df3ef784188524a8">VLEFF</a>,</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4a0e3d797963a6ee7da58299c0b192f0">  101</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4a0e3d797963a6ee7da58299c0b192f0">VLEFF_MASK</a>,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <span class="comment">// Unit-stride fault-only-first segment load</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5cc4bfacc0846dd7b52f654e4a394c39">  103</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5cc4bfacc0846dd7b52f654e4a394c39">VLSEGFF</a>,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aaa8282d121a7c90d423b69857cff8e36">  104</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aaa8282d121a7c90d423b69857cff8e36">VLSEGFF_MASK</a>,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="comment">// read vl CSR</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6e91598383655c50f2b6cdf802e44a6c">  106</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6e91598383655c50f2b6cdf802e44a6c">READ_VL</a>,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <span class="comment">// Matches the semantics of vslideup/vslidedown. The first operand is the</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="comment">// pass-thru operand, the second is the source vector, and the third is the</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  <span class="comment">// XLenVT index (either constant or non-constant).</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0f848bc02ab107ec1b753ac1292ac61e">  110</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0f848bc02ab107ec1b753ac1292ac61e">VSLIDEUP</a>,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af4347ca9a3c2ae585af46b9d13745eb7">  111</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af4347ca9a3c2ae585af46b9d13745eb7">VSLIDEDOWN</a>,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <span class="comment">// Matches the semantics of the unmasked vid.v instruction.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7a1145e47f8ce912d32ec596333e1135">  113</a></span>  <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7a1145e47f8ce912d32ec596333e1135">VID</a>,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>};</div>
</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>} <span class="comment">// namespace RISCVISD</span></div>
</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="foldopen" id="foldopen00117" data-start="{" data-end="};">
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html">  117</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1RISCVTargetLowering.html">RISCVTargetLowering</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;Subtarget;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <span class="keyword">explicit</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a190dd3c890042807e4008b5bdd04927a">RISCVTargetLowering</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;TM,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;STI);</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#a29fa87ca4961b20ec1794f1cc8b06aed">  124</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;<a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a29fa87ca4961b20ec1794f1cc8b06aed">getSubtarget</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Subtarget; }</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#abc0c3e45d7d6be3fd7f5038a7e9e16de">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;Info, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>                          <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>                          <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a493000ba3c662fc283ecccf2392e4393">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keyword">const</span> <a class="code hl_enumeration" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>                             <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>                             <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aad4bf0b3b5f450239eea7bb4beb78ec2">isLegalICmpImmediate</a>(int64_t Imm) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a329119aee0ed5977b813164639d4fc41">isLegalAddImmediate</a>(int64_t Imm) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a1daa5bda35eacba5b0b1d532bcf0327f">isTruncateFree</a>(<a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *SrcTy, <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstTy</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a1daa5bda35eacba5b0b1d532bcf0327f">isTruncateFree</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVT</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstVT</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#afb9e6641ac13027414901a6dbbd08a17">isZExtFree</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">VT2</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#af26aa4e5f1a77ea3525ca75f6ec63a1a">isSExtCheaperThanZExt</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SrcVT</a>, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DstVT</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a9d311886d3860eb5d46a42c34af8a676">isCheapToSpeculateCttz</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a0d60348549dcf6d99b7c79f9f79c8259">isCheapToSpeculateCtlz</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a575fde9315284d194030bd1f0052d126">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>                    <span class="keywordtype">bool</span> ForCodeSize) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span> </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a4bd73cc3f1ed5dbbd8dfb5f16db4fc13">hasBitPreservingFPLogic</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  <span class="comment">// Provide custom lowering hooks for some operations.</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a93d553082403c1d952f2e3c7d9d41926">LowerOperation</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#abb4ac2d585a18a9b8db4ac7ffa41fc06">ReplaceNodeResults</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;<a class="code hl_variable" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>                          <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a2d89f95e0a2a13c2a42e9ef5805e6e11">PerformDAGCombine</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DCI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a39ed92e826ef5d0893f72b26fab78aa3">targetShrinkDemandedConstant</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DemandedBits.html">DemandedBits</a>,</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DemandedElts</a>,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>                                    TargetLoweringOpt &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">TLO</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a2debf575de4ff2120c93986cd0b46f20">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>                                     <a class="code hl_struct" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DemandedElts</a>,</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                                     <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a761aff074638e887486d1f4e268af59b">ComputeNumSignBitsForTargetNode</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">DemandedElts</a>,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                                           <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>                                           <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="comment">// This method returns the name of a target specific DAG node.</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a3074f2bd0509ebc050667fbec6c4471b">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  ConstraintType <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aca527d26f925265f5d193625eeb7bf0c">getConstraintType</a>(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a1ef715861d103a230d685a62ef2c09a3">getInlineAsmMemConstraint</a>(<a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a7ade77bdee8e8fe0f6694d0ef8fda0ad">getRegForInlineAsmConstraint</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>                               <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code hl_class" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#ac3d6654267f6622c3b07624eb5ebef6b">LowerAsmOperandForConstraint</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, std::string &amp;Constraint,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>                                    std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>                                    <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a1a47bf5e934d1f1a3b4b0d9e4495e586">EmitInstrWithCustomInserter</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>                              <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a6cf51cce9a6839a2849aeadcc0312d31">getSetCCResultType</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context,</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>                         <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="foldopen" id="foldopen00188" data-start="{" data-end="}">
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#aa268221b0c532cecb1b9675c614edac1">  188</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aa268221b0c532cecb1b9675c614edac1">convertSetCCLogicToBitwiseLogic</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <span class="keywordflow">return</span> VT.<a class="code hl_function" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>();</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  }</div>
</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#a5d405c34f429a4a2743342880ba9166f">  191</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a5d405c34f429a4a2743342880ba9166f">convertSelectOfConstantsToMath</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="foldopen" id="foldopen00193" data-start="{" data-end="}">
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#ae7575cce492f2987db70732eafb6ea39">  193</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#ae7575cce492f2987db70732eafb6ea39">shouldInsertFencesForAtomic</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="keywordflow">return</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;LoadInst&gt;</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) || <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">isa&lt;StoreInst&gt;</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  }</div>
</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#ab0ef42ac9229b8ec6d858ff1120fae35">emitLeadingFence</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IRBuilder&lt;&gt;</a> &amp;Builder, <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *Inst,</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>                                <a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a1e8305839d128fc2b835a817c341a798">emitTrailingFence</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IRBuilder&lt;&gt;</a> &amp;Builder, <a class="code hl_class" href="classllvm_1_1Instruction.html">Instruction</a> *Inst,</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>                                 <a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a9ae8be871dd199c4ba70bd599afb181b">isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                                  <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span> </div>
<div class="foldopen" id="foldopen00204" data-start="{" data-end="}">
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#a1d590593e9eadfde5ec29a7754a64350">  204</a></span>  <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a1d590593e9eadfde5ec29a7754a64350">getExtendForAtomicOps</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>;</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  }</div>
</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="foldopen" id="foldopen00208" data-start="{" data-end="}">
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#aa448af56b2936496312c0fd41d4fedad">  208</a></span>  <a class="code hl_enumeration" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aa448af56b2936496312c0fd41d4fedad">getExtendForAtomicCmpSwapArg</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">ISD::SIGN_EXTEND</a>;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  }</div>
</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="foldopen" id="foldopen00212" data-start="{" data-end="}">
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#a4ddb41240e143ed9cd13e031b83b93d4">  212</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a4ddb41240e143ed9cd13e031b83b93d4">shouldExpandShift</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    <span class="keywordflow">if</span> (DAG.<a class="code hl_function" href="classllvm_1_1SelectionDAG.html#ac64ec73b0617befef1fb2eae78d12b5f">getMachineFunction</a>().<a class="code hl_function" href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">getFunction</a>().<a class="code hl_function" href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">hasMinSize</a>())</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  }</div>
</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a52376a753c8ddea8a93cc03bdecc4fcd">isDesirableToCommuteWithShift</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>                                     <a class="code hl_enumeration" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"></span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">  /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">  /// exception address on entry to an EH pad.</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a795d1a319e392883fc3a85c106126080">getExceptionPointerRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"></span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">  /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">  /// exception typeid on entry to a landing pad.</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aa24f483953cd0a16ecf41803d5094519">getExceptionSelectorRegister</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a3290fe689aeeee1bcd394003549f2388">shouldExtendTypeInLibCall</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1Type.html">Type</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#aa1602560392150aec86a4a59740a125b">shouldSignExtendTypeInLibCall</a>(<a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> <a class="code hl_class" href="classllvm_1_1Type.html">Type</a>, <span class="keywordtype">bool</span> IsSigned) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"></span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">  /// Returns the register with the specified architectural or ABI name. This</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">  /// method is necessary to lower the llvm.read_register.* and</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">  /// llvm.write_register.* intrinsics. Allocatable registers must be reserved</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">  /// with the clang -ffixed-xX flag for access to be allowed.</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1Register.html">Register</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a8c03ac21b9348135d67887e1246f2845">getRegisterByName</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code hl_define" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a class="code hl_class" href="classllvm_1_1LLT.html">LLT</a> VT,</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  <span class="comment">// Lower incoming arguments, copy physregs into vregs</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#abae2fc34bf7e289e53e0abf82feea144">LowerFormalArguments</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv,</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>                               <span class="keywordtype">bool</span> IsVarArg,</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>                               <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a73c00997fdff9ed032df8ba7d094669d">CanLowerReturn</a>(<a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>                      <span class="keywordtype">bool</span> IsVarArg,</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>                      <a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a141bf09f97adbbe9f512fb1141f37090">LowerReturn</a>(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code hl_class" href="classunsigned.html">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> IsVarArg,</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>                      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code hl_variable" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>                      <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#af635bdefb1b223548ffe30e04acd5487">LowerCall</a>(<a class="code hl_struct" href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">TargetLowering::CallLoweringInfo</a> &amp;CLI,</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>                    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="foldopen" id="foldopen00257" data-start="{" data-end="}">
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#ae41f44ed1e2576d6274ea2ea65056089">  257</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#ae41f44ed1e2576d6274ea2ea65056089">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm,</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>                                         <a class="code hl_class" href="classllvm_1_1Type.html">Type</a> *Ty)<span class="keyword"> const override </span>{</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  }</div>
</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a1792df67b13d6b67b17fd957b8f6ac03">mayBeEmittedAsTailCall</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1CallInst.html">CallInst</a> *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="classllvm_1_1RISCVTargetLowering.html#acb0cc8e408b22de32fd6ce17ea481052">  262</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#acb0cc8e408b22de32fd6ce17ea481052">shouldConsiderGEPOffsetSplit</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span> </div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a4608dc92a33ef6d74921a28eaa20140d">decomposeMulByConstant</a>(<a class="code hl_class" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="code hl_struct" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>                              <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a7a07b54d60a81306d5f8c4f12fe8d0cb">shouldExpandAtomicRMWInIR</a>(<a class="code hl_class" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#ab35804302abe0e34cefd161c0d00004c">emitMaskedAtomicRMWIntrinsic</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IRBuilder&lt;&gt;</a> &amp;Builder, <a class="code hl_class" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI,</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>                                      <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *AlignedAddr, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Incr</a>,</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>                                      <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *Mask, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *ShiftAmt,</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>                                      <a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <a class="code hl_enumeration" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLowering::AtomicExpansionKind</a></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a9f599da93ccc12e05a0126cfdc57b885">shouldExpandAtomicCmpXchgInIR</a>(<a class="code hl_class" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_function" href="classllvm_1_1RISCVTargetLowering.html#a7e4ab7141931d00dc02d763a0e83b9c2">emitMaskedAtomicCmpXchgIntrinsic</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IRBuilder&lt;&gt;</a> &amp;Builder,</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>                                          <a class="code hl_class" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *CI,</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>                                          <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *AlignedAddr, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CmpVal</a>,</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>                                          <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NewVal</a>, <a class="code hl_class" href="classllvm_1_1Value.html">Value</a> *Mask,</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>                                          <a class="code hl_enumeration" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="keywordtype">void</span> analyzeInputArgs(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;Ins,</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>                        <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsRet</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="keywordtype">void</span> analyzeOutputArgs(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo,</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>                         <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsRet</a>, CallLoweringInfo *CLI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getAddr(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NodeTy</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> IsLocal = <span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getStaticTLSAddr(<a class="code hl_class" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>                           <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">UseGOT</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> getDynamicTLSAddr(<a class="code hl_class" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerGlobalAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerBlockAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerConstantPool(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerJumpTable(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerGlobalTLSAddress(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerSELECT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerVASTART(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerFRAMEADDR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerRETURNADDR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerShiftLeftParts(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerShiftRightParts(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">IsSRA</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerSPLATVECTOR(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorMaskExt(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>                             int64_t <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ExtTrueVal</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerVectorMaskTrunc(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerINSERT_VECTOR_ELT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> lowerEXTRACT_VECTOR_ELT(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_WO_CHAIN(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_W_CHAIN(<a class="code hl_class" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <span class="keywordtype">bool</span> isEligibleForTailCallOptimization(</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>      <a class="code hl_class" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, CallLoweringInfo &amp;CLI, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;CCValAssign, 16&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArgLocs</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"></span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">  /// Generate error diagnostics if any register used by CC has been marked</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">  /// reserved.</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"></span>  <span class="keywordtype">void</span> validateCCReservedRegs(</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;std::pair&lt;llvm::Register, llvm::SDValue&gt;&gt; &amp;Regs,</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>      <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>};</div>
</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span> </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="keyword">namespace </span>RISCVVIntrinsicsTable {</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="foldopen" id="foldopen00329" data-start="{" data-end="};">
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html">  329</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html">RISCVVIntrinsicInfo</a> {</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a219cc79bb04a3db82abf22b9ac6008b9">  330</a></span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a219cc79bb04a3db82abf22b9ac6008b9">IntrinsicID</a>;</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ab014bc4ef22ec11347f1316590806f9d">  331</a></span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ab014bc4ef22ec11347f1316590806f9d">ExtendedOperand</a>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>};</div>
</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="keyword">using namespace </span>RISCV;</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="RISCVISelLowering_8h.html#a9c00103376818567afe90dfdd200b0ab">  336</a></span><span class="preprocessor">#define GET_RISCVVIntrinsicsTable_DECL</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#include &quot;RISCVGenSearchableTables.inc&quot;</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>} <span class="comment">// end namespace RISCVVIntrinsicsTable</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="keyword">namespace </span>RISCVZvlssegTable {</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="foldopen" id="foldopen00343" data-start="{" data-end="};">
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html">  343</a></span><span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html">RISCVZvlsseg</a> {</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#a90f629f64d1793ecb3292d08e8a5f174">  344</a></span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#a90f629f64d1793ecb3292d08e8a5f174">IntrinsicID</a>;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#a55af13686e2d5e2d8daeb3b6e3b9df42">  345</a></span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#a55af13686e2d5e2d8daeb3b6e3b9df42">SEW</a>;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#afd818439f08f741731ccfced9832bbfa">  346</a></span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#afd818439f08f741731ccfced9832bbfa">LMUL</a>;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#a919c60c89a1ee283fcb2dd944db45cbc">  347</a></span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#a919c60c89a1ee283fcb2dd944db45cbc">IndexLMUL</a>;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#a2c3f160acbd35cd077becc12dd22bde9">  348</a></span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#a2c3f160acbd35cd077becc12dd22bde9">Pseudo</a>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>};</div>
</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="keyword">using namespace </span>RISCV;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="RISCVISelLowering_8h.html#ae085239555c43545bbce90cc2d17af9e">  353</a></span><span class="preprocessor">#define GET_RISCVZvlssegTable_DECL</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="preprocessor">#include &quot;RISCVGenSearchableTables.inc&quot;</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>} <span class="comment">// namespace RISCVZvlssegTable</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>}</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition</b> <a href="AliasAnalysis_8cpp_source.html#l00826">AliasAnalysis.cpp:826</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a694d9607a781d330039787de0726acc0"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a></div><div class="ttdeci">static GCRegistry::Add&lt; ShadowStackGC &gt; C(&quot;shadow-stack&quot;, &quot;Very portable GC for uncooperative code generators&quot;)</div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00100">IRTranslator.cpp:100</a></div></div>
<div class="ttc" id="aLVLGen_8cpp_html_a0a198e38a5def54ba58bebc655eda8e7"><div class="ttname"><a href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a></div><div class="ttdeci">#define RegName(no)</div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition</b> <a href="MD5_8cpp_source.html#l00059">MD5.cpp:59</a></div></div>
<div class="ttc" id="aMSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition</b> <a href="MSP430Disassembler_8cpp_source.html#l00142">MSP430Disassembler.cpp:142</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition</b> <a href="MachineSink_8cpp_source.html#l01371">MachineSink.cpp:1371</a></div></div>
<div class="ttc" id="aRISCV_8h_html"><div class="ttname"><a href="RISCV_8h.html">RISCV.h</a></div></div>
<div class="ttc" id="aSelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div><div class="ttdoc">This file describes how to lower LLVM code to machine code.</div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition</b> <a href="APFloat_8h_source.html#l00702">APFloat.h:702</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition</b> <a href="APInt_8h_source.html#l00070">APInt.h:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicCmpXchgInst_html"><div class="ttname"><a href="classllvm_1_1AtomicCmpXchgInst.html">llvm::AtomicCmpXchgInst</a></div><div class="ttdoc">An instruction that atomically checks whether a specified value is in a memory location,...</div><div class="ttdef"><b>Definition</b> <a href="Instructions_8h_source.html#l00522">Instructions.h:522</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdoc">an instruction that atomically reads a memory location, combines it with another value,...</div><div class="ttdef"><b>Definition</b> <a href="Instructions_8h_source.html#l00702">Instructions.h:702</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values.</div><div class="ttdef"><b>Definition</b> <a href="CallingConvLower_8h_source.html#l00191">CallingConvLower.h:191</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine's calling convention.</div><div class="ttdef"><b>Definition</b> <a href="Instructions_8h_source.html#l01450">Instructions.h:1450</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition</b> <a href="DataLayout_8h_source.html#l00111">DataLayout.h:111</a></div></div>
<div class="ttc" id="aclassllvm_1_1DemandedBits_html"><div class="ttname"><a href="classllvm_1_1DemandedBits.html">llvm::DemandedBits</a></div><div class="ttdef"><b>Definition</b> <a href="DemandedBits_8h_source.html#l00040">DemandedBits.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a548cfb9440f36ba67fc5566b8e967fc6"><div class="ttname"><a href="classllvm_1_1Function.html#a548cfb9440f36ba67fc5566b8e967fc6">llvm::Function::hasMinSize</a></div><div class="ttdeci">bool hasMinSize() const</div><div class="ttdoc">Optimize this function for minimum size (-Oz).</div><div class="ttdef"><b>Definition</b> <a href="Function_8h_source.html#l00682">Function.h:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition</b> <a href="SelectionDAGNodes_8h_source.html#l01687">SelectionDAGNodes.h:1687</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition</b> <a href="IR_2Instruction_8h_source.html#l00045">Instruction.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition</b> <a href="LowLevelTypeImpl_8h_source.html#l00040">LowLevelTypeImpl.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition</b> <a href="LLVMContext_8h_source.html#l00068">LLVMContext.h:68</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition</b> <a href="MachineValueType_8h_source.html#l00030">MachineValueType.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition</b> <a href="MachineBasicBlock_8h_source.html#l00095">MachineBasicBlock.h:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00227">MachineFunction.h:227</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a977ddce262de45c645be23d951066351"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a977ddce262de45c645be23d951066351">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition</b> <a href="MachineFunction_8h_source.html#l00516">MachineFunction.h:516</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MachineInstr_8h_source.html#l00062">MachineInstr.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVSubtarget_html"><div class="ttname"><a href="classllvm_1_1RISCVSubtarget.html">llvm::RISCVSubtarget</a></div><div class="ttdef"><b>Definition</b> <a href="RISCVSubtarget_8h_source.html#l00035">RISCVSubtarget.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html">llvm::RISCVTargetLowering</a></div><div class="ttdef"><b>Definition</b> <a href="#l00117">RISCVISelLowering.h:117</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a0d60348549dcf6d99b7c79f9f79c8259"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a0d60348549dcf6d99b7c79f9f79c8259">llvm::RISCVTargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00597">RISCVISelLowering.cpp:597</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a141bf09f97adbbe9f512fb1141f37090"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a141bf09f97adbbe9f512fb1141f37090">llvm::RISCVTargetLowering::LowerReturn</a></div><div class="ttdeci">SDValue LowerReturn(SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SDLoc &amp;DL, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This hook must be implemented to lower outgoing return values, described by the Outs array,...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l03945">RISCVISelLowering.cpp:3945</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1792df67b13d6b67b17fd957b8f6ac03"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1792df67b13d6b67b17fd957b8f6ac03">llvm::RISCVTargetLowering::mayBeEmittedAsTailCall</a></div><div class="ttdeci">bool mayBeEmittedAsTailCall(const CallInst *CI) const override</div><div class="ttdoc">Return true if the target may be able emit the call instruction as a tail call.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04059">RISCVISelLowering.cpp:4059</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a190dd3c890042807e4008b5bdd04927a"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a190dd3c890042807e4008b5bdd04927a">llvm::RISCVTargetLowering::RISCVTargetLowering</a></div><div class="ttdeci">RISCVTargetLowering(const TargetMachine &amp;TM, const RISCVSubtarget &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00045">RISCVISelLowering.cpp:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1a47bf5e934d1f1a3b4b0d9e4495e586"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1a47bf5e934d1f1a3b4b0d9e4495e586">llvm::RISCVTargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *BB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' fla...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l02776">RISCVISelLowering.cpp:2776</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1d590593e9eadfde5ec29a7754a64350"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1d590593e9eadfde5ec29a7754a64350">llvm::RISCVTargetLowering::getExtendForAtomicOps</a></div><div class="ttdeci">ISD::NodeType getExtendForAtomicOps() const override</div><div class="ttdoc">Returns how the platform's atomic operations are extended (ZERO_EXTEND, SIGN_EXTEND,...</div><div class="ttdef"><b>Definition</b> <a href="#l00204">RISCVISelLowering.h:204</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1daa5bda35eacba5b0b1d532bcf0327f"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1daa5bda35eacba5b0b1d532bcf0327f">llvm::RISCVTargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *SrcTy, Type *DstTy) const override</div><div class="ttdoc">Return true if it's free to truncate a value of type FromTy to type ToTy.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00558">RISCVISelLowering.cpp:558</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1e8305839d128fc2b835a817c341a798"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1e8305839d128fc2b835a817c341a798">llvm::RISCVTargetLowering::emitTrailingFence</a></div><div class="ttdeci">Instruction * emitTrailingFence(IRBuilder&lt;&gt; &amp;Builder, Instruction *Inst, AtomicOrdering Ord) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04321">RISCVISelLowering.cpp:4321</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a1ef715861d103a230d685a62ef2c09a3"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a1ef715861d103a230d685a62ef2c09a3">llvm::RISCVTargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04259">RISCVISelLowering.cpp:4259</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a29fa87ca4961b20ec1794f1cc8b06aed"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a29fa87ca4961b20ec1794f1cc8b06aed">llvm::RISCVTargetLowering::getSubtarget</a></div><div class="ttdeci">const RISCVSubtarget &amp; getSubtarget() const</div><div class="ttdef"><b>Definition</b> <a href="#l00124">RISCVISelLowering.h:124</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a2d89f95e0a2a13c2a42e9ef5805e6e11"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a2d89f95e0a2a13c2a42e9ef5805e6e11">llvm::RISCVTargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l02079">RISCVISelLowering.cpp:2079</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a2debf575de4ff2120c93986cd0b46f20"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a2debf575de4ff2120c93986cd0b46f20">llvm::RISCVTargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l02371">RISCVISelLowering.cpp:2371</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a3074f2bd0509ebc050667fbec6c4471b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a3074f2bd0509ebc050667fbec6c4471b">llvm::RISCVTargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04063">RISCVISelLowering.cpp:4063</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a3290fe689aeeee1bcd394003549f2388"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a3290fe689aeeee1bcd394003549f2388">llvm::RISCVTargetLowering::shouldExtendTypeInLibCall</a></div><div class="ttdeci">bool shouldExtendTypeInLibCall(EVT Type) const override</div><div class="ttdoc">Returns true if arguments should be extended in lib calls.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04499">RISCVISelLowering.cpp:4499</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a329119aee0ed5977b813164639d4fc41"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a329119aee0ed5977b813164639d4fc41">llvm::RISCVTargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t Imm) const override</div><div class="ttdoc">Return true if the specified immediate is legal add immediate, that is the target has add instruction...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00551">RISCVISelLowering.cpp:551</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a39ed92e826ef5d0893f72b26fab78aa3"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a39ed92e826ef5d0893f72b26fab78aa3">llvm::RISCVTargetLowering::targetShrinkDemandedConstant</a></div><div class="ttdeci">bool targetShrinkDemandedConstant(SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, TargetLoweringOpt &amp;TLO) const override</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l02306">RISCVISelLowering.cpp:2306</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a4608dc92a33ef6d74921a28eaa20140d"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a4608dc92a33ef6d74921a28eaa20140d">llvm::RISCVTargetLowering::decomposeMulByConstant</a></div><div class="ttdeci">bool decomposeMulByConstant(LLVMContext &amp;Context, EVT VT, SDValue C) const override</div><div class="ttdoc">Return true if it is profitable to transform an integer multiplication-by-constant into simpler opera...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04516">RISCVISelLowering.cpp:4516</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a493000ba3c662fc283ecccf2392e4393"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a493000ba3c662fc283ecccf2392e4393">llvm::RISCVTargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">Return true if the addressing mode represented by AM is legal for this target, for a load/store of th...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00521">RISCVISelLowering.cpp:521</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a4bd73cc3f1ed5dbbd8dfb5f16db4fc13"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a4bd73cc3f1ed5dbbd8dfb5f16db4fc13">llvm::RISCVTargetLowering::hasBitPreservingFPLogic</a></div><div class="ttdeci">bool hasBitPreservingFPLogic(EVT VT) const override</div><div class="ttdoc">Return true if it is safe to transform an integer-domain bitwise operation into the equivalent floati...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00614">RISCVISelLowering.cpp:614</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a4ddb41240e143ed9cd13e031b83b93d4"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a4ddb41240e143ed9cd13e031b83b93d4">llvm::RISCVTargetLowering::shouldExpandShift</a></div><div class="ttdeci">bool shouldExpandShift(SelectionDAG &amp;DAG, SDNode *N) const override</div><div class="ttdoc">Return true if SHIFT instructions should be expanded to SHIFT_PARTS instructions, and false if a libr...</div><div class="ttdef"><b>Definition</b> <a href="#l00212">RISCVISelLowering.h:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a52376a753c8ddea8a93cc03bdecc4fcd"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a52376a753c8ddea8a93cc03bdecc4fcd">llvm::RISCVTargetLowering::isDesirableToCommuteWithShift</a></div><div class="ttdeci">bool isDesirableToCommuteWithShift(const SDNode *N, CombineLevel Level) const override</div><div class="ttdoc">Return true if it is profitable to move this shift by a constant amount though its operand,...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l02260">RISCVISelLowering.cpp:2260</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a575fde9315284d194030bd1f0052d126"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a575fde9315284d194030bd1f0052d126">llvm::RISCVTargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</div><div class="ttdoc">Returns true if the target can instruction select the specified FP immediate natively.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00601">RISCVISelLowering.cpp:601</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a5d405c34f429a4a2743342880ba9166f"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a5d405c34f429a4a2743342880ba9166f">llvm::RISCVTargetLowering::convertSelectOfConstantsToMath</a></div><div class="ttdeci">bool convertSelectOfConstantsToMath(EVT VT) const override</div><div class="ttdoc">Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops...</div><div class="ttdef"><b>Definition</b> <a href="#l00191">RISCVISelLowering.h:191</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a6cf51cce9a6839a2849aeadcc0312d31"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a6cf51cce9a6839a2849aeadcc0312d31">llvm::RISCVTargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">Return the ValueType of the result of SETCC operations.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00484">RISCVISelLowering.cpp:484</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a73c00997fdff9ed032df8ba7d094669d"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a73c00997fdff9ed032df8ba7d094669d">llvm::RISCVTargetLowering::CanLowerReturn</a></div><div class="ttdeci">bool CanLowerReturn(CallingConv::ID CallConv, MachineFunction &amp;MF, bool IsVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, LLVMContext &amp;Context) const override</div><div class="ttdoc">This hook should be implemented to check whether the return values described by the Outs array can fi...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l03922">RISCVISelLowering.cpp:3922</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a761aff074638e887486d1f4e268af59b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a761aff074638e887486d1f4e268af59b">llvm::RISCVTargetLowering::ComputeNumSignBitsForTargetNode</a></div><div class="ttdeci">unsigned ComputeNumSignBitsForTargetNode(SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</div><div class="ttdoc">This method can be implemented by targets that want to expose additional information about sign bits ...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l02416">RISCVISelLowering.cpp:2416</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a795d1a319e392883fc3a85c106126080"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a795d1a319e392883fc3a85c106126080">llvm::RISCVTargetLowering::getExceptionPointerRegister</a></div><div class="ttdeci">Register getExceptionPointerRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception address on entry to an ...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04489">RISCVISelLowering.cpp:4489</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a7a07b54d60a81306d5f8c4f12fe8d0cb"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a7a07b54d60a81306d5f8c4f12fe8d0cb">llvm::RISCVTargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">TargetLowering::AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04330">RISCVISelLowering.cpp:4330</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a7ade77bdee8e8fe0f6694d0ef8fda0ad"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a7ade77bdee8e8fe0f6694d0ef8fda0ad">llvm::RISCVTargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const TargetRegisterInfo *TRI, StringRef Constraint, MVT VT) const override</div><div class="ttdoc">Given a physical register constraint (e.g.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04139">RISCVISelLowering.cpp:4139</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a7e4ab7141931d00dc02d763a0e83b9c2"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a7e4ab7141931d00dc02d763a0e83b9c2">llvm::RISCVTargetLowering::emitMaskedAtomicCmpXchgIntrinsic</a></div><div class="ttdeci">Value * emitMaskedAtomicCmpXchgIntrinsic(IRBuilder&lt;&gt; &amp;Builder, AtomicCmpXchgInst *CI, Value *AlignedAddr, Value *CmpVal, Value *NewVal, Value *Mask, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a masked cmpxchg using a target-specific intrinsic.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04446">RISCVISelLowering.cpp:4446</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a8c03ac21b9348135d67887e1246f2845"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a8c03ac21b9348135d67887e1246f2845">llvm::RISCVTargetLowering::getRegisterByName</a></div><div class="ttdeci">Register getRegisterByName(const char *RegName, LLT VT, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns the register with the specified architectural or ABI name.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04552">RISCVISelLowering.cpp:4552</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a93d553082403c1d952f2e3c7d9d41926"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a93d553082403c1d952f2e3c7d9d41926">llvm::RISCVTargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked for operations that are unsupported by the target, which are registered to u...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00659">RISCVISelLowering.cpp:659</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a9ae8be871dd199c4ba70bd599afb181b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a9ae8be871dd199c4ba70bd599afb181b">llvm::RISCVTargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(const MachineFunction &amp;MF, EVT VT) const override</div><div class="ttdoc">Return true if an FMA operation is faster than a pair of fmul and fadd instructions.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04468">RISCVISelLowering.cpp:4468</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a9d311886d3860eb5d46a42c34af8a676"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a9d311886d3860eb5d46a42c34af8a676">llvm::RISCVTargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00593">RISCVISelLowering.cpp:593</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_a9f599da93ccc12e05a0126cfdc57b885"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#a9f599da93ccc12e05a0126cfdc57b885">llvm::RISCVTargetLowering::shouldExpandAtomicCmpXchgInIR</a></div><div class="ttdeci">TargetLowering::AtomicExpansionKind shouldExpandAtomicCmpXchgInIR(AtomicCmpXchgInst *CI) const override</div><div class="ttdoc">Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04438">RISCVISelLowering.cpp:4438</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa1602560392150aec86a4a59740a125b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa1602560392150aec86a4a59740a125b">llvm::RISCVTargetLowering::shouldSignExtendTypeInLibCall</a></div><div class="ttdeci">bool shouldSignExtendTypeInLibCall(EVT Type, bool IsSigned) const override</div><div class="ttdoc">Returns true if arguments should be sign-extended in lib calls.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04509">RISCVISelLowering.cpp:4509</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa24f483953cd0a16ecf41803d5094519"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa24f483953cd0a16ecf41803d5094519">llvm::RISCVTargetLowering::getExceptionSelectorRegister</a></div><div class="ttdeci">Register getExceptionSelectorRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception typeid on entry to a la...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04494">RISCVISelLowering.cpp:4494</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa268221b0c532cecb1b9675c614edac1"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa268221b0c532cecb1b9675c614edac1">llvm::RISCVTargetLowering::convertSetCCLogicToBitwiseLogic</a></div><div class="ttdeci">bool convertSetCCLogicToBitwiseLogic(EVT VT) const override</div><div class="ttdoc">Use bitwise logic to make pairs of compares more efficient.</div><div class="ttdef"><b>Definition</b> <a href="#l00188">RISCVISelLowering.h:188</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aa448af56b2936496312c0fd41d4fedad"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aa448af56b2936496312c0fd41d4fedad">llvm::RISCVTargetLowering::getExtendForAtomicCmpSwapArg</a></div><div class="ttdeci">ISD::NodeType getExtendForAtomicCmpSwapArg() const override</div><div class="ttdoc">Returns how the platform's atomic compare and swap expects its comparison value to be extended (ZERO_...</div><div class="ttdef"><b>Definition</b> <a href="#l00208">RISCVISelLowering.h:208</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aad4bf0b3b5f450239eea7bb4beb78ec2"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aad4bf0b3b5f450239eea7bb4beb78ec2">llvm::RISCVTargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t Imm) const override</div><div class="ttdoc">Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructi...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00547">RISCVISelLowering.cpp:547</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ab0ef42ac9229b8ec6d858ff1120fae35"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ab0ef42ac9229b8ec6d858ff1120fae35">llvm::RISCVTargetLowering::emitLeadingFence</a></div><div class="ttdeci">Instruction * emitLeadingFence(IRBuilder&lt;&gt; &amp;Builder, Instruction *Inst, AtomicOrdering Ord) const override</div><div class="ttdoc">Inserts in the IR a target-specific intrinsic specifying a fence.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04311">RISCVISelLowering.cpp:4311</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ab35804302abe0e34cefd161c0d00004c"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ab35804302abe0e34cefd161c0d00004c">llvm::RISCVTargetLowering::emitMaskedAtomicRMWIntrinsic</a></div><div class="ttdeci">Value * emitMaskedAtomicRMWIntrinsic(IRBuilder&lt;&gt; &amp;Builder, AtomicRMWInst *AI, Value *AlignedAddr, Value *Incr, Value *Mask, Value *ShiftAmt, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a masked atomicrmw using a target-specific intrinsic.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04394">RISCVISelLowering.cpp:4394</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_abae2fc34bf7e289e53e0abf82feea144"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#abae2fc34bf7e289e53e0abf82feea144">llvm::RISCVTargetLowering::LowerFormalArguments</a></div><div class="ttdeci">SDValue LowerFormalArguments(SDValue Chain, CallingConv::ID CallConv, bool IsVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;DL, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdoc">This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array,...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l03420">RISCVISelLowering.cpp:3420</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_abb4ac2d585a18a9b8db4ac7ffa41fc06"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#abb4ac2d585a18a9b8db4ac7ffa41fc06">llvm::RISCVTargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">This callback is invoked when a node result type is illegal for the target, and the operation was reg...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l01637">RISCVISelLowering.cpp:1637</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_abc0c3e45d7d6be3fd7f5038a7e9e16de"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#abc0c3e45d7d6be3fd7f5038a7e9e16de">llvm::RISCVTargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</div><div class="ttdoc">Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (tou...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00493">RISCVISelLowering.cpp:493</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ac3d6654267f6622c3b07624eb5ebef6b"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ac3d6654267f6622c3b07624eb5ebef6b">llvm::RISCVTargetLowering::LowerAsmOperandForConstraint</a></div><div class="ttdeci">void LowerAsmOperandForConstraint(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Lower the specified operand into the Ops vector.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04273">RISCVISelLowering.cpp:4273</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_aca527d26f925265f5d193625eeb7bf0c"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#aca527d26f925265f5d193625eeb7bf0c">llvm::RISCVTargetLowering::getConstraintType</a></div><div class="ttdeci">ConstraintType getConstraintType(StringRef Constraint) const override</div><div class="ttdoc">getConstraintType - Given a constraint letter, return the type of constraint it is for this target.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l04120">RISCVISelLowering.cpp:4120</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_acb0cc8e408b22de32fd6ce17ea481052"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#acb0cc8e408b22de32fd6ce17ea481052">llvm::RISCVTargetLowering::shouldConsiderGEPOffsetSplit</a></div><div class="ttdeci">bool shouldConsiderGEPOffsetSplit() const override</div><div class="ttdef"><b>Definition</b> <a href="#l00262">RISCVISelLowering.h:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ae41f44ed1e2576d6274ea2ea65056089"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ae41f44ed1e2576d6274ea2ea65056089">llvm::RISCVTargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Return true if it is beneficial to convert a load of a constant to just the constant itself.</div><div class="ttdef"><b>Definition</b> <a href="#l00257">RISCVISelLowering.h:257</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_ae7575cce492f2987db70732eafb6ea39"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#ae7575cce492f2987db70732eafb6ea39">llvm::RISCVTargetLowering::shouldInsertFencesForAtomic</a></div><div class="ttdeci">bool shouldInsertFencesForAtomic(const Instruction *I) const override</div><div class="ttdoc">Whether AtomicExpandPass should automatically insert fences and reduce ordering for this atomic.</div><div class="ttdef"><b>Definition</b> <a href="#l00193">RISCVISelLowering.h:193</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_af26aa4e5f1a77ea3525ca75f6ec63a1a"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#af26aa4e5f1a77ea3525ca75f6ec63a1a">llvm::RISCVTargetLowering::isSExtCheaperThanZExt</a></div><div class="ttdeci">bool isSExtCheaperThanZExt(EVT SrcVT, EVT DstVT) const override</div><div class="ttdoc">Return true if sign-extension from FromTy to ToTy is cheaper than zero-extension.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00589">RISCVISelLowering.cpp:589</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_af635bdefb1b223548ffe30e04acd5487"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#af635bdefb1b223548ffe30e04acd5487">llvm::RISCVTargetLowering::LowerCall</a></div><div class="ttdeci">SDValue LowerCall(TargetLowering::CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</div><div class="ttdoc">This hook must be implemented to lower calls into the specified DAG.</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l03645">RISCVISelLowering.cpp:3645</a></div></div>
<div class="ttc" id="aclassllvm_1_1RISCVTargetLowering_html_afb9e6641ac13027414901a6dbbd08a17"><div class="ttname"><a href="classllvm_1_1RISCVTargetLowering.html#afb9e6641ac13027414901a6dbbd08a17">llvm::RISCVTargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(SDValue Val, EVT VT2) const override</div><div class="ttdoc">Return true if zero-extending the specific node Val to type VT2 is free (either because it's implicit...</div><div class="ttdef"><b>Definition</b> <a href="RISCVISelLowering_8cpp_source.html#l00575">RISCVISelLowering.cpp:575</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition</b> <a href="SelectionDAGNodes_8h_source.html#l01078">SelectionDAGNodes.h:1078</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition</b> <a href="SelectionDAGNodes_8h_source.html#l00455">SelectionDAGNodes.h:455</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition</b> <a href="SelectionDAGNodes_8h_source.html#l00138">SelectionDAGNodes.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition</b> <a href="SelectionDAG_8h_source.html#l00223">SelectionDAG.h:223</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html_ac64ec73b0617befef1fb2eae78d12b5f"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html#ac64ec73b0617befef1fb2eae78d12b5f">llvm::SelectionDAG::getMachineFunction</a></div><div class="ttdeci">MachineFunction &amp; getMachineFunction() const</div><div class="ttdef"><b>Definition</b> <a href="SelectionDAG_8h_source.html#l00444">SelectionDAG.h:444</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition</b> <a href="SmallVector_8h_source.html#l00558">SmallVector.h:558</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition</b> <a href="StringRef_8h_source.html#l00057">StringRef.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.</div><div class="ttdef"><b>Definition</b> <a href="TargetLowering_8h_source.html#l00246">TargetLowering.h:246</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition</b> <a href="TargetLowering_8h_source.html#l03132">TargetLowering.h:3132</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Target_2TargetMachine_8h_source.html#l00077">TargetMachine.h:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition</b> <a href="TargetRegisterInfo_8h_source.html#l00229">TargetRegisterInfo.h:229</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition</b> <a href="Type_8h_source.html#l00046">Type.h:46</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition</b> <a href="Value_8h_source.html#l00075">Value.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00039">ilist_node.h:39</a></div></div>
<div class="ttc" id="aclassunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdoc">ISD::NodeType enum - This enum defines the target-independent operators for a SelectionDAG.</div><div class="ttdef"><b>Definition</b> <a href="ISDOpcodes_8h_source.html#l00040">ISDOpcodes.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdeci">@ BUILTIN_OP_END</div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list.</div><div class="ttdef"><b>Definition</b> <a href="ISDOpcodes_8h_source.html#l01187">ISDOpcodes.h:1186</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a5183f3d72924bc7c77ba8d3f5de9f602">llvm::ISD::SIGN_EXTEND</a></div><div class="ttdeci">@ SIGN_EXTEND</div><div class="ttdoc">Conversion operators.</div><div class="ttdef"><b>Definition</b> <a href="ISDOpcodes_8h_source.html#l00675">ISDOpcodes.h:675</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882">llvm::RISCVISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition</b> <a href="#l00024">RISCVISelLowering.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0151fd91dfddcfc99bb01b041c128e5e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0151fd91dfddcfc99bb01b041c128e5e">llvm::RISCVISD::SRLW</a></div><div class="ttdeci">@ SRLW</div><div class="ttdef"><b>Definition</b> <a href="#l00045">RISCVISelLowering.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a02503efde5e7e2b5b037d10199834356"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02503efde5e7e2b5b037d10199834356">llvm::RISCVISD::SplitF64</a></div><div class="ttdeci">@ SplitF64</div><div class="ttdef"><b>Definition</b> <a href="#l00039">RISCVISelLowering.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a02a655131d3e2e27d889e16c8af5de89"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a02a655131d3e2e27d889e16c8af5de89">llvm::RISCVISD::DIVW</a></div><div class="ttdeci">@ DIVW</div><div class="ttdef"><b>Definition</b> <a href="#l00049">RISCVISelLowering.h:49</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a06c7eac76d92e994d76000844bc58e38"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a06c7eac76d92e994d76000844bc58e38">llvm::RISCVISD::RET_FLAG</a></div><div class="ttdeci">@ RET_FLAG</div><div class="ttdef"><b>Definition</b> <a href="#l00026">RISCVISelLowering.h:26</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a09e6b13077c6bab69bd5253e14e48520"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a09e6b13077c6bab69bd5253e14e48520">llvm::RISCVISD::SELECT_CC</a></div><div class="ttdeci">@ SELECT_CC</div><div class="ttdoc">Select with condition operator - This selects between a true value and a false value (ops #3 and #4) ...</div><div class="ttdef"><b>Definition</b> <a href="#l00037">RISCVISelLowering.h:37</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0eddf77c4e0287a09acf158c434faf45"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0eddf77c4e0287a09acf158c434faf45">llvm::RISCVISD::SLLW</a></div><div class="ttdeci">@ SLLW</div><div class="ttdef"><b>Definition</b> <a href="#l00043">RISCVISelLowering.h:43</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0f4122002ace02e3d7d56dd7c605e7b0"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0f4122002ace02e3d7d56dd7c605e7b0">llvm::RISCVISD::SRET_FLAG</a></div><div class="ttdeci">@ SRET_FLAG</div><div class="ttdef"><b>Definition</b> <a href="#l00028">RISCVISelLowering.h:28</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a0f848bc02ab107ec1b753ac1292ac61e"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a0f848bc02ab107ec1b753ac1292ac61e">llvm::RISCVISD::VSLIDEUP</a></div><div class="ttdeci">@ VSLIDEUP</div><div class="ttdef"><b>Definition</b> <a href="#l00110">RISCVISelLowering.h:110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a18233d9b5f3c52b7c16ff71cc4a43cf5"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a18233d9b5f3c52b7c16ff71cc4a43cf5">llvm::RISCVISD::GORCI</a></div><div class="ttdeci">@ GORCI</div><div class="ttdef"><b>Definition</b> <a href="#l00085">RISCVISelLowering.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2110d341da649558c7c8621d5b404730"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2110d341da649558c7c8621d5b404730">llvm::RISCVISD::FSLW</a></div><div class="ttdeci">@ FSLW</div><div class="ttdef"><b>Definition</b> <a href="#l00059">RISCVISelLowering.h:59</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a2b2dd2bf0e3e0bdfa3ee4ea3fb024cf5"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a2b2dd2bf0e3e0bdfa3ee4ea3fb024cf5">llvm::RISCVISD::ROLW</a></div><div class="ttdeci">@ ROLW</div><div class="ttdef"><b>Definition</b> <a href="#l00054">RISCVISelLowering.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a35a1690fd8f9d447812d379c8374fc8d"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a35a1690fd8f9d447812d379c8374fc8d">llvm::RISCVISD::TAIL</a></div><div class="ttdeci">@ TAIL</div><div class="ttdef"><b>Definition</b> <a href="#l00040">RISCVISelLowering.h:40</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a3e10c313b47b4720781cb4b40915b03a"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3e10c313b47b4720781cb4b40915b03a">llvm::RISCVISD::SPLAT_VECTOR_I64</a></div><div class="ttdeci">@ SPLAT_VECTOR_I64</div><div class="ttdef"><b>Definition</b> <a href="#l00094">RISCVISelLowering.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a3f464ec6c3904381aa268a2d3ac5d41c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a3f464ec6c3904381aa268a2d3ac5d41c">llvm::RISCVISD::RORW</a></div><div class="ttdeci">@ RORW</div><div class="ttdef"><b>Definition</b> <a href="#l00055">RISCVISelLowering.h:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a44936a9406f5a7b50871b7d930686f13"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a44936a9406f5a7b50871b7d930686f13">llvm::RISCVISD::VMV_X_S</a></div><div class="ttdeci">@ VMV_X_S</div><div class="ttdef"><b>Definition</b> <a href="#l00091">RISCVISelLowering.h:91</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a4a0e3d797963a6ee7da58299c0b192f0"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a4a0e3d797963a6ee7da58299c0b192f0">llvm::RISCVISD::VLEFF_MASK</a></div><div class="ttdeci">@ VLEFF_MASK</div><div class="ttdef"><b>Definition</b> <a href="#l00101">RISCVISelLowering.h:101</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a5cc4bfacc0846dd7b52f654e4a394c39"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a5cc4bfacc0846dd7b52f654e4a394c39">llvm::RISCVISD::VLSEGFF</a></div><div class="ttdeci">@ VLSEGFF</div><div class="ttdef"><b>Definition</b> <a href="#l00103">RISCVISelLowering.h:103</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a64927d70afbf447d7c36fa86496df0a3">llvm::RISCVISD::SRAW</a></div><div class="ttdeci">@ SRAW</div><div class="ttdef"><b>Definition</b> <a href="#l00044">RISCVISelLowering.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a6e91598383655c50f2b6cdf802e44a6c"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a6e91598383655c50f2b6cdf802e44a6c">llvm::RISCVISD::READ_VL</a></div><div class="ttdeci">@ READ_VL</div><div class="ttdef"><b>Definition</b> <a href="#l00106">RISCVISelLowering.h:106</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a706088c700a61880a610f9ba149a6d03"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a706088c700a61880a610f9ba149a6d03">llvm::RISCVISD::BuildPairF64</a></div><div class="ttdeci">@ BuildPairF64</div><div class="ttdef"><b>Definition</b> <a href="#l00038">RISCVISelLowering.h:38</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a7a1145e47f8ce912d32ec596333e1135"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a7a1145e47f8ce912d32ec596333e1135">llvm::RISCVISD::VID</a></div><div class="ttdeci">@ VID</div><div class="ttdef"><b>Definition</b> <a href="#l00113">RISCVISelLowering.h:113</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a8133bf609ca1e40ecb0622ed5e559fcc"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a8133bf609ca1e40ecb0622ed5e559fcc">llvm::RISCVISD::FMV_H_X</a></div><div class="ttdeci">@ FMV_H_X</div><div class="ttdef"><b>Definition</b> <a href="#l00070">RISCVISelLowering.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a89c418ba8e614b799fb56ee233103cf8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a89c418ba8e614b799fb56ee233103cf8">llvm::RISCVISD::READ_CYCLE_WIDE</a></div><div class="ttdeci">@ READ_CYCLE_WIDE</div><div class="ttdef"><b>Definition</b> <a href="#l00076">RISCVISelLowering.h:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a986caa9afda2b8fd5a8280066c71f63b"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a986caa9afda2b8fd5a8280066c71f63b">llvm::RISCVISD::CALL</a></div><div class="ttdeci">@ CALL</div><div class="ttdef"><b>Definition</b> <a href="#l00030">RISCVISelLowering.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a992168b231b64dd1e1cd95a2c48b2091"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a992168b231b64dd1e1cd95a2c48b2091">llvm::RISCVISD::READ_VLENB</a></div><div class="ttdeci">@ READ_VLENB</div><div class="ttdef"><b>Definition</b> <a href="#l00096">RISCVISelLowering.h:96</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a9dbce3b8b9c6cb9587f3a81945d8c43d"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9dbce3b8b9c6cb9587f3a81945d8c43d">llvm::RISCVISD::MRET_FLAG</a></div><div class="ttdeci">@ MRET_FLAG</div><div class="ttdef"><b>Definition</b> <a href="#l00029">RISCVISelLowering.h:29</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882a9f3e18a0fc8f727572d80995515c7172"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882a9f3e18a0fc8f727572d80995515c7172">llvm::RISCVISD::FIRST_NUMBER</a></div><div class="ttdeci">@ FIRST_NUMBER</div><div class="ttdef"><b>Definition</b> <a href="#l00025">RISCVISelLowering.h:25</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aa0d228ddcaeb14bea8468fc5411f82e0"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aa0d228ddcaeb14bea8468fc5411f82e0">llvm::RISCVISD::URET_FLAG</a></div><div class="ttdeci">@ URET_FLAG</div><div class="ttdef"><b>Definition</b> <a href="#l00027">RISCVISelLowering.h:27</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882aaa8282d121a7c90d423b69857cff8e36"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882aaa8282d121a7c90d423b69857cff8e36">llvm::RISCVISD::VLSEGFF_MASK</a></div><div class="ttdeci">@ VLSEGFF_MASK</div><div class="ttdef"><b>Definition</b> <a href="#l00104">RISCVISelLowering.h:104</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ab4c9e20a9f1c79840fce2a9045c0045f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab4c9e20a9f1c79840fce2a9045c0045f">llvm::RISCVISD::FMV_X_ANYEXTH</a></div><div class="ttdeci">@ FMV_X_ANYEXTH</div><div class="ttdef"><b>Definition</b> <a href="#l00071">RISCVISelLowering.h:71</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ab57f7ddf2bc952eed60c1816a2689fb2"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab57f7ddf2bc952eed60c1816a2689fb2">llvm::RISCVISD::TRUNCATE_VECTOR</a></div><div class="ttdeci">@ TRUNCATE_VECTOR</div><div class="ttdef"><b>Definition</b> <a href="#l00098">RISCVISelLowering.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ab768516087ebfc28df3ef784188524a8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab768516087ebfc28df3ef784188524a8">llvm::RISCVISD::VLEFF</a></div><div class="ttdeci">@ VLEFF</div><div class="ttdef"><b>Definition</b> <a href="#l00100">RISCVISelLowering.h:100</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ab851a2229c6f3bed2846e80a05fd3029"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ab851a2229c6f3bed2846e80a05fd3029">llvm::RISCVISD::GREVIW</a></div><div class="ttdeci">@ GREVIW</div><div class="ttdef"><b>Definition</b> <a href="#l00084">RISCVISelLowering.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad1e822148613208ad3454a5846320c3b"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad1e822148613208ad3454a5846320c3b">llvm::RISCVISD::DIVUW</a></div><div class="ttdeci">@ DIVUW</div><div class="ttdef"><b>Definition</b> <a href="#l00050">RISCVISelLowering.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882ad4ef04500fd2f581d7d36ab50672b211"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882ad4ef04500fd2f581d7d36ab50672b211">llvm::RISCVISD::GREVI</a></div><div class="ttdeci">@ GREVI</div><div class="ttdef"><b>Definition</b> <a href="#l00083">RISCVISelLowering.h:83</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882adcdd29ca8504487f10692af6034cb64f"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882adcdd29ca8504487f10692af6034cb64f">llvm::RISCVISD::REMUW</a></div><div class="ttdeci">@ REMUW</div><div class="ttdef"><b>Definition</b> <a href="#l00051">RISCVISelLowering.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882af38db08bdd40d328949532bc9e04ecb8"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af38db08bdd40d328949532bc9e04ecb8">llvm::RISCVISD::GORCIW</a></div><div class="ttdeci">@ GORCIW</div><div class="ttdef"><b>Definition</b> <a href="#l00086">RISCVISelLowering.h:86</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882af4347ca9a3c2ae585af46b9d13745eb7"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af4347ca9a3c2ae585af46b9d13745eb7">llvm::RISCVISD::VSLIDEDOWN</a></div><div class="ttdeci">@ VSLIDEDOWN</div><div class="ttdef"><b>Definition</b> <a href="#l00111">RISCVISelLowering.h:111</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882af4707e0cbdd66af52d6f4ea39d7c2cdf"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af4707e0cbdd66af52d6f4ea39d7c2cdf">llvm::RISCVISD::FMV_W_X_RV64</a></div><div class="ttdeci">@ FMV_W_X_RV64</div><div class="ttdef"><b>Definition</b> <a href="#l00072">RISCVISelLowering.h:72</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882af9849f6778d9f9f38cb75119cd6084ac"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882af9849f6778d9f9f38cb75119cd6084ac">llvm::RISCVISD::FSRW</a></div><div class="ttdeci">@ FSRW</div><div class="ttdef"><b>Definition</b> <a href="#l00058">RISCVISelLowering.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVISD_html_ab68e2d65ea9915ffaac8334a3b8bf882afbbe6bca566a163966259135ca1be0ec"><div class="ttname"><a href="namespacellvm_1_1RISCVISD.html#ab68e2d65ea9915ffaac8334a3b8bf882afbbe6bca566a163966259135ca1be0ec">llvm::RISCVISD::FMV_X_ANYEXTW_RV64</a></div><div class="ttdeci">@ FMV_X_ANYEXTW_RV64</div><div class="ttdef"><b>Definition</b> <a href="#l00073">RISCVISelLowering.h:73</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition</b> <a href="SIMachineScheduler_8h_source.html#l00034">SIMachineScheduler.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9bccbe67aaab722783ca4e7c504aaaa7"><div class="ttname"><a href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM's memory model.</div><div class="ttdef"><b>Definition</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa6d856e4879bb775617f8c3634773b7a"><div class="ttname"><a href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">llvm::CombineLevel</a></div><div class="ttdeci">CombineLevel</div><div class="ttdef"><b>Definition</b> <a href="DAGCombine_8h_source.html#l00015">DAGCombine.h:15</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition</b> <a href="ValueTypes_8h_source.html#l00035">ValueTypes.h:35</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ad958859a7af278dd5ea2b593c2b25050"><div class="ttname"><a href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">llvm::EVT::isScalarInteger</a></div><div class="ttdeci">bool isScalarInteger() const</div><div class="ttdoc">Return true if this is an integer, but not a vector.</div><div class="ttdef"><b>Definition</b> <a href="ValueTypes_8h_source.html#l00141">ValueTypes.h:141</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo</a></div><div class="ttdef"><b>Definition</b> <a href="#l00329">RISCVISelLowering.h:329</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html_a219cc79bb04a3db82abf22b9ac6008b9"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#a219cc79bb04a3db82abf22b9ac6008b9">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo::IntrinsicID</a></div><div class="ttdeci">unsigned int IntrinsicID</div><div class="ttdef"><b>Definition</b> <a href="#l00330">RISCVISelLowering.h:330</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo_html_ab014bc4ef22ec11347f1316590806f9d"><div class="ttname"><a href="structllvm_1_1RISCVVIntrinsicsTable_1_1RISCVVIntrinsicInfo.html#ab014bc4ef22ec11347f1316590806f9d">llvm::RISCVVIntrinsicsTable::RISCVVIntrinsicInfo::ExtendedOperand</a></div><div class="ttdeci">unsigned int ExtendedOperand</div><div class="ttdef"><b>Definition</b> <a href="#l00331">RISCVISelLowering.h:331</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg_html"><div class="ttname"><a href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html">llvm::RISCVZvlssegTable::RISCVZvlsseg</a></div><div class="ttdef"><b>Definition</b> <a href="#l00343">RISCVISelLowering.h:343</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg_html_a2c3f160acbd35cd077becc12dd22bde9"><div class="ttname"><a href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#a2c3f160acbd35cd077becc12dd22bde9">llvm::RISCVZvlssegTable::RISCVZvlsseg::Pseudo</a></div><div class="ttdeci">unsigned int Pseudo</div><div class="ttdef"><b>Definition</b> <a href="#l00348">RISCVISelLowering.h:348</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg_html_a55af13686e2d5e2d8daeb3b6e3b9df42"><div class="ttname"><a href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#a55af13686e2d5e2d8daeb3b6e3b9df42">llvm::RISCVZvlssegTable::RISCVZvlsseg::SEW</a></div><div class="ttdeci">unsigned int SEW</div><div class="ttdef"><b>Definition</b> <a href="#l00345">RISCVISelLowering.h:345</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg_html_a90f629f64d1793ecb3292d08e8a5f174"><div class="ttname"><a href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#a90f629f64d1793ecb3292d08e8a5f174">llvm::RISCVZvlssegTable::RISCVZvlsseg::IntrinsicID</a></div><div class="ttdeci">unsigned int IntrinsicID</div><div class="ttdef"><b>Definition</b> <a href="#l00344">RISCVISelLowering.h:344</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg_html_a919c60c89a1ee283fcb2dd944db45cbc"><div class="ttname"><a href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#a919c60c89a1ee283fcb2dd944db45cbc">llvm::RISCVZvlssegTable::RISCVZvlsseg::IndexLMUL</a></div><div class="ttdeci">unsigned int IndexLMUL</div><div class="ttdef"><b>Definition</b> <a href="#l00347">RISCVISelLowering.h:347</a></div></div>
<div class="ttc" id="astructllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg_html_afd818439f08f741731ccfced9832bbfa"><div class="ttname"><a href="structllvm_1_1RISCVZvlssegTable_1_1RISCVZvlsseg.html#afd818439f08f741731ccfced9832bbfa">llvm::RISCVZvlssegTable::RISCVZvlsseg::LMUL</a></div><div class="ttdeci">unsigned int LMUL</div><div class="ttdef"><b>Definition</b> <a href="#l00346">RISCVISelLowering.h:346</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetLowering_1_1CallLoweringInfo_html"><div class="ttname"><a href="structllvm_1_1TargetLowering_1_1CallLoweringInfo.html">llvm::TargetLowering::CallLoweringInfo</a></div><div class="ttdoc">This structure contains all information that is necessary for lowering calls.</div><div class="ttdef"><b>Definition</b> <a href="TargetLowering_8h_source.html#l03683">TargetLowering.h:3683</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:03:55 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
