Analysis & Synthesis report for Box_Muller
Wed Apr 13 15:59:22 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Source assignments for f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated
 14. Source assignments for f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated
 15. Source assignments for sincos:sc|sincosLUT:c1|altsyncram:altsyncram_component|altsyncram_egq3:auto_generated
 16. Parameter Settings for User Entity Instance: f_block:f1|addressing_unit:AU0|AU_MUX:mux0|LPM_MUX:LPM_MUX_component
 17. Parameter Settings for User Entity Instance: f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: sincos:sc|sincosLUT:c1|altsyncram:altsyncram_component
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "f_block:f1|addressing_unit:AU0|AU_MUX:mux0"
 22. Port Connectivity Checks: "f_block:f1"
 23. Port Connectivity Checks: "LFSR_33:LF33"
 24. Port Connectivity Checks: "LFSR_16:LF16"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 13 15:59:22 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Box_Muller                                  ;
; Top-level Entity Name              ; Box_Muller                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 110                                         ;
;     Total combinational functions  ; 58                                          ;
;     Dedicated logic registers      ; 107                                         ;
; Total registers                    ; 107                                         ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; Box_Muller         ; Box_Muller         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; sincos/sincosLUT.vhd             ; yes             ; User Wizard-Generated File             ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd   ;         ;
; f_a_lut.vhd                      ; yes             ; User Wizard-Generated File             ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd            ;         ;
; Box_Muller.vhd                   ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd         ;         ;
; LOD_2b.vhd                       ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD_2b.vhd             ;         ;
; LOD.vhd                          ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd                ;         ;
; ones_counter.vhd                 ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/ones_counter.vhd       ;         ;
; AU_MUX.vhd                       ; yes             ; User Wizard-Generated File             ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd             ;         ;
; addressing_unit.vhd              ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit.vhd    ;         ;
; f_b_lut.vhd                      ; yes             ; User Wizard-Generated File             ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd            ;         ;
; f_block.vhd                      ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd            ;         ;
; sincos/sincos.vhd                ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd      ;         ;
; LFSR_16.vhd                      ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_16.vhd            ;         ;
; LFSR_33.vhd                      ; yes             ; User VHDL File                         ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_33.vhd            ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf             ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc          ;         ;
; muxlut.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mux_g9e.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/mux_g9e.tdf         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_g3s3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf ;         ;
; ../Matlab/a_coeff.mif            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/Matlab/a_coeff.mif          ;         ;
; db/altsyncram_h3s3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf ;         ;
; ../Matlab/b_coeff.mif            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/Matlab/b_coeff.mif          ;         ;
; db/altsyncram_egq3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_egq3.tdf ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 110        ;
;                                             ;            ;
; Total combinational functions               ; 58         ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 5          ;
;     -- 3 input functions                    ; 31         ;
;     -- <=2 input functions                  ; 22         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 28         ;
;     -- arithmetic mode                      ; 30         ;
;                                             ;            ;
; Total registers                             ; 107        ;
;     -- Dedicated logic registers            ; 107        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 34         ;
; Total memory bits                           ; 16384      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; gclk~input ;
; Maximum fan-out                             ; 123        ;
; Total fan-out                               ; 761        ;
; Average fan-out                             ; 3.06       ;
+---------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                               ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+-----------------+--------------+
; |Box_Muller                                  ; 58 (1)              ; 107 (32)                  ; 16384       ; 0            ; 0       ; 0         ; 34   ; 0            ; |Box_Muller                                                                                       ; Box_Muller      ; work         ;
;    |LFSR_16:LF16|                            ; 5 (5)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Box_Muller|LFSR_16:LF16                                                                          ; LFSR_16         ; work         ;
;    |sincos:sc|                               ; 52 (52)             ; 66 (66)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Box_Muller|sincos:sc                                                                             ; sincos          ; work         ;
;       |sincosLUT:c1|                         ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Box_Muller|sincos:sc|sincosLUT:c1                                                                ; sincosLUT       ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Box_Muller|sincos:sc|sincosLUT:c1|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_egq3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Box_Muller|sincos:sc|sincosLUT:c1|altsyncram:altsyncram_component|altsyncram_egq3:auto_generated ; altsyncram_egq3 ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+--------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+
; sincos:sc|sincosLUT:c1|altsyncram:altsyncram_component|altsyncram_egq3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; sin_cos.mif ;
+--------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-----------------+
; Altera ; LPM_MUX      ; 18.1    ; N/A          ; N/A          ; |Box_Muller|f_block:f1|addressing_unit:AU0|AU_MUX:mux0 ; AU_MUX.vhd      ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Box_Muller|f_block:f1|f_a_lut:LUT_a                   ; f_a_lut.vhd     ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |Box_Muller|f_block:f1|f_b_lut:LUT_b                   ; f_b_lut.vhd     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; LFSR_33:LF33|shift_register[0..32]     ; Lost fanout                            ;
; sincos:sc|dSin[0]                      ; Merged with sincos:sc|dCos[0]          ;
; sincos:sc|dSin[1]                      ; Merged with sincos:sc|dCos[1]          ;
; sincos:sc|dSin[2]                      ; Merged with sincos:sc|dCos[2]          ;
; sincos:sc|dSin[3]                      ; Merged with sincos:sc|dCos[3]          ;
; sincos:sc|dSin[4]                      ; Merged with sincos:sc|dCos[4]          ;
; sincos:sc|dSin[5]                      ; Merged with sincos:sc|dCos[5]          ;
; sincos:sc|dSin[6]                      ; Merged with sincos:sc|dCos[6]          ;
; sincos:sc|dSin[7]                      ; Merged with sincos:sc|dCos[7]          ;
; sincos:sc|dSin[8]                      ; Merged with sincos:sc|dCos[8]          ;
; sincos:sc|dSin[9]                      ; Merged with sincos:sc|dCos[9]          ;
; LFSR_16:LF16|shift_register[9]         ; Merged with sincos:sc|d[0]             ;
; LFSR_16:LF16|shift_register[10]        ; Merged with sincos:sc|d[1]             ;
; LFSR_16:LF16|shift_register[11]        ; Merged with sincos:sc|d[2]             ;
; LFSR_16:LF16|shift_register[12]        ; Merged with sincos:sc|d[3]             ;
; LFSR_16:LF16|shift_register[13]        ; Merged with sincos:sc|d[4]             ;
; sincos:sc|dCos[0]                      ; Merged with sincos:sc|d[5]             ;
; LFSR_16:LF16|shift_register[14]        ; Merged with sincos:sc|d[5]             ;
; sincos:sc|dCos[1]                      ; Merged with sincos:sc|d[6]             ;
; LFSR_16:LF16|shift_register[15]        ; Merged with sincos:sc|d[6]             ;
; sincos:sc|dCos[2]                      ; Merged with sincos:sc|d[7]             ;
; sincos:sc|dCos[3]                      ; Merged with sincos:sc|d[8]             ;
; sincos:sc|dCos[4]                      ; Merged with sincos:sc|d[9]             ;
; sincos:sc|dCos[5]                      ; Merged with sincos:sc|n                ;
; sincos:sc|dCos[6]                      ; Merged with sincos:sc|m                ;
; sincos:sc|dSinpLUT[6]                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 58 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                            ;
+--------------------------------+--------------------+------------------------------------------------------------------+
; Register name                  ; Reason for Removal ; Registers Removed due to This Register                           ;
+--------------------------------+--------------------+------------------------------------------------------------------+
; LFSR_33:LF33|shift_register[0] ; Lost Fanouts       ; LFSR_33:LF33|shift_register[15], LFSR_33:LF33|shift_register[28] ;
+--------------------------------+--------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 107   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for sincos:sc|sincosLUT:c1|altsyncram:altsyncram_component|altsyncram_egq3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_block:f1|addressing_unit:AU0|AU_MUX:mux0|LPM_MUX:LPM_MUX_component ;
+------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                      ;
+------------------------+--------------+---------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH              ; 2            ; Signed Integer                                                            ;
; LPM_SIZE               ; 64           ; Signed Integer                                                            ;
; LPM_WIDTHS             ; 6            ; Signed Integer                                                            ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                                            ;
; CBXI_PARAMETER         ; mux_g9e      ; Untyped                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                   ;
+------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                     ;
+------------------------------------+-----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                  ;
; WIDTH_A                            ; 16                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 8                     ; Signed Integer                           ;
; NUMWORDS_A                         ; 256                   ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                  ;
; WIDTH_B                            ; 1                     ; Signed Integer                           ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                           ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                  ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                  ;
; INIT_FILE                          ; ../Matlab/a_coeff.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                           ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_g3s3       ; Untyped                                  ;
+------------------------------------+-----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                     ;
+------------------------------------+-----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                  ;
; WIDTH_A                            ; 16                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 8                     ; Signed Integer                           ;
; NUMWORDS_A                         ; 256                   ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0                ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                  ;
; WIDTH_B                            ; 1                     ; Signed Integer                           ;
; WIDTHAD_B                          ; 1                     ; Signed Integer                           ;
; NUMWORDS_B                         ; 0                     ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                     ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                  ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                  ;
; INIT_FILE                          ; ../Matlab/b_coeff.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                     ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                     ; Signed Integer                           ;
; DEVICE_FAMILY                      ; Cyclone IV E          ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_h3s3       ; Untyped                                  ;
+------------------------------------+-----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sincos:sc|sincosLUT:c1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 16                   ; Signed Integer                          ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                          ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                 ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; sin_cos.mif          ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_egq3      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 3                                                        ;
; Entity Instance                           ; f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 16                                                       ;
;     -- NUMWORDS_A                         ; 256                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 0                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                      ;
;     -- WIDTH_A                            ; 16                                                       ;
;     -- NUMWORDS_A                         ; 256                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 0                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
; Entity Instance                           ; sincos:sc|sincosLUT:c1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 16                                                       ;
;     -- NUMWORDS_B                         ; 1024                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                   ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "f_block:f1|addressing_unit:AU0|AU_MUX:mux0" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; data0x     ; Input ; Info     ; Stuck at GND                           ;
; data1x[0]  ; Input ; Info     ; Stuck at GND                           ;
; data60x[0] ; Input ; Info     ; Stuck at GND                           ;
; data61x    ; Input ; Info     ; Stuck at GND                           ;
; data62x    ; Input ; Info     ; Stuck at GND                           ;
; data63x    ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "f_block:f1"                                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; f_res ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LFSR_33:LF33"                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; output[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LFSR_16:LF16"                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; output[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 107                         ;
;     plain             ; 107                         ;
; cycloneiii_lcell_comb ; 58                          ;
;     arith             ; 30                          ;
;         3 data inputs ; 30                          ;
;     normal            ; 28                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 5                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 3.50                        ;
; Average LUT depth     ; 1.48                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 13 15:58:52 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Box_Muller -c Box_Muller
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sincos/sincoslut.vhd
    Info (12022): Found design unit 1: sincoslut-SYN File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd Line: 55
    Info (12023): Found entity 1: sincosLUT File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file f_a_lut.vhd
    Info (12022): Found design unit 1: f_a_lut-SYN File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd Line: 52
    Info (12023): Found entity 1: f_a_lut File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file box_muller.vhd
    Info (12022): Found design unit 1: Box_Muller-behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd Line: 15
    Info (12023): Found entity 1: Box_Muller File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lod_2b.vhd
    Info (12022): Found design unit 1: LOD_2b-behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD_2b.vhd Line: 13
    Info (12023): Found entity 1: LOD_2b File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD_2b.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file lod.vhd
    Info (12022): Found design unit 1: LOD-behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd Line: 13
    Info (12023): Found entity 1: LOD File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ones_counter.vhd
    Info (12022): Found design unit 1: ones_counter-behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/ones_counter.vhd Line: 13
    Info (12023): Found entity 1: ones_counter File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/ones_counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file au_mux.vhd
    Info (12022): Found design unit 1: au_mux-SYN File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd Line: 115
    Info (12023): Found entity 1: AU_MUX File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file addressing_unit.vhd
    Info (12022): Found design unit 1: addressing_unit-behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit.vhd Line: 14
    Info (12023): Found entity 1: addressing_unit File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file f_b_lut.vhd
    Info (12022): Found design unit 1: f_b_lut-SYN File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd Line: 52
    Info (12023): Found entity 1: f_b_lut File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file f_block.vhd
    Info (12022): Found design unit 1: f_block-behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd Line: 15
    Info (12023): Found entity 1: f_block File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file f_block_tb.vhd
    Info (12022): Found design unit 1: f_block_tb-behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block_tb.vhd Line: 9
    Info (12023): Found entity 1: f_block_tb File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file addressing_unit_tb.vhd
    Info (12022): Found design unit 1: addressing_unit_tb-behavior File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit_tb.vhd Line: 9
    Info (12023): Found entity 1: addressing_unit_tb File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sincos/sincos.vhd
    Info (12022): Found design unit 1: sincos-Behavioural File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd Line: 15
    Info (12023): Found entity 1: sincos File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lfsr_16.vhd
    Info (12022): Found design unit 1: LFSR_16-Behavioral File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_16.vhd Line: 11
    Info (12023): Found entity 1: LFSR_16 File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file testbench_lfsr_16.vhd
    Info (12022): Found design unit 1: TestBench_LFSR_16-LFSR_16_arch File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/TestBench_LFSR_16.vhd Line: 6
    Info (12023): Found entity 1: TestBench_LFSR_16 File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/TestBench_LFSR_16.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file lfsr_33.vhd
    Info (12022): Found design unit 1: LFSR_33-Behavioral File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_33.vhd Line: 11
    Info (12023): Found entity 1: LFSR_33 File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LFSR_33.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file testbench_lfsr_33.vhd
    Info (12022): Found design unit 1: TestBench_LFSR_33-LFSR_33_arch File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/TestBench_LFSR_33.vhd Line: 6
    Info (12023): Found entity 1: TestBench_LFSR_33 File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/TestBench_LFSR_33.vhd Line: 4
Info (12127): Elaborating entity "Box_Muller" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Box_Muller.vhd(55): object "fblockMul" assigned a value but never read File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd Line: 55
Critical Warning (10920): VHDL Incomplete Partial Association warning at Box_Muller.vhd(58): port or argument "OUTPUT" has 4/16 unassociated elements File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd Line: 58
Critical Warning (10920): VHDL Incomplete Partial Association warning at Box_Muller.vhd(59): port or argument "OUTPUT" has 1/33 unassociated elements File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd Line: 59
Info (12128): Elaborating entity "LFSR_16" for hierarchy "LFSR_16:LF16" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd Line: 58
Info (12128): Elaborating entity "LFSR_33" for hierarchy "LFSR_33:LF33" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd Line: 59
Info (12128): Elaborating entity "f_block" for hierarchy "f_block:f1" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd Line: 60
Info (12128): Elaborating entity "addressing_unit" for hierarchy "f_block:f1|addressing_unit:AU0" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd Line: 54
Info (12128): Elaborating entity "AU_MUX" for hierarchy "f_block:f1|addressing_unit:AU0|AU_MUX:mux0" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit.vhd Line: 97
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "f_block:f1|addressing_unit:AU0|AU_MUX:mux0|LPM_MUX:LPM_MUX_component" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd Line: 381
Info (12130): Elaborated megafunction instantiation "f_block:f1|addressing_unit:AU0|AU_MUX:mux0|LPM_MUX:LPM_MUX_component" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd Line: 381
Info (12133): Instantiated megafunction "f_block:f1|addressing_unit:AU0|AU_MUX:mux0|LPM_MUX:LPM_MUX_component" with the following parameter: File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/AU_MUX.vhd Line: 381
    Info (12134): Parameter "LPM_WIDTH" = "2"
    Info (12134): Parameter "LPM_SIZE" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "6"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_g9e.tdf
    Info (12023): Found entity 1: mux_g9e File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/mux_g9e.tdf Line: 22
Info (12128): Elaborating entity "mux_g9e" for hierarchy "f_block:f1|addressing_unit:AU0|AU_MUX:mux0|LPM_MUX:LPM_MUX_component|mux_g9e:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf Line: 86
Info (12128): Elaborating entity "LOD" for hierarchy "f_block:f1|addressing_unit:AU0|LOD:LOD0" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/addressing_unit.vhd Line: 115
Info (12128): Elaborating entity "LOD_2b" for hierarchy "f_block:f1|addressing_unit:AU0|LOD:LOD0|LOD_2b:\gen_LOD:0:detector" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd Line: 35
Info (12128): Elaborating entity "ones_counter" for hierarchy "f_block:f1|addressing_unit:AU0|LOD:LOD0|ones_counter:oc0" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/LOD.vhd Line: 41
Info (12128): Elaborating entity "f_a_lut" for hierarchy "f_block:f1|f_a_lut:LUT_a" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd Line: 55
Info (12128): Elaborating entity "altsyncram" for hierarchy "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd Line: 59
Info (12133): Instantiated megafunction "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../Matlab/a_coeff.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g3s3.tdf
    Info (12023): Found entity 1: altsyncram_g3s3 File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g3s3" for hierarchy "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (248) in the Memory Initialization File "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/Matlab/a_coeff.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_a_lut.vhd Line: 59
Info (12128): Elaborating entity "f_b_lut" for hierarchy "f_block:f1|f_b_lut:LUT_b" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_block.vhd Line: 56
Info (12128): Elaborating entity "altsyncram" for hierarchy "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd Line: 59
Info (12133): Instantiated megafunction "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../Matlab/b_coeff.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h3s3.tdf
    Info (12023): Found entity 1: altsyncram_h3s3 File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_h3s3" for hierarchy "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (248) in the Memory Initialization File "C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/Matlab/b_coeff.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/f_b_lut.vhd Line: 59
Info (12128): Elaborating entity "sincos" for hierarchy "sincos:sc" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd Line: 61
Info (12128): Elaborating entity "sincosLUT" for hierarchy "sincos:sc|sincosLUT:c1" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincos.vhd Line: 43
Info (12128): Elaborating entity "altsyncram" for hierarchy "sincos:sc|sincosLUT:c1|altsyncram:altsyncram_component" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd Line: 70
Info (12130): Elaborated megafunction instantiation "sincos:sc|sincosLUT:c1|altsyncram:altsyncram_component" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd Line: 70
Info (12133): Instantiated megafunction "sincos:sc|sincosLUT:c1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/sincos/sincosLUT.vhd Line: 70
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "sin_cos.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_egq3.tdf
    Info (12023): Found entity 1: altsyncram_egq3 File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_egq3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_egq3" for hierarchy "sincos:sc|sincosLUT:c1|altsyncram:altsyncram_component|altsyncram_egq3:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 34
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 57
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 80
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[3]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 103
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 126
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[5]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 149
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 172
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 195
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[8]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 218
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 241
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 264
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[11]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 287
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 310
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[13]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 333
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[14]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 356
        Warning (14320): Synthesized away node "f_block:f1|f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[15]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_h3s3.tdf Line: 379
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[0]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 34
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[1]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 57
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[2]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 80
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[3]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 103
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[4]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 126
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[5]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 149
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[6]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 172
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[7]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 195
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[8]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 218
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[9]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 241
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[10]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 264
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[11]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 287
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[12]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 310
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[13]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 333
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[14]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 356
        Warning (14320): Synthesized away node "f_block:f1|f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[15]" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/db/altsyncram_g3s3.tdf Line: 379
Info (286030): Timing-Driven Synthesis is running
Info (17049): 33 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "greset" File: C:/Users/fivan/Documents/GitHub/P8_code/Box_Muller/VHDL/Box_Muller.vhd Line: 8
Info (21057): Implemented 170 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 120 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 4832 megabytes
    Info: Processing ended: Wed Apr 13 15:59:22 2022
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:24


