<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.asm.amd64/src/org/graalvm/compiler/asm/amd64/AMD64BaseAssembler.java</title>
    <link rel="stylesheet" href="../../../../../../../../../../../style.css" />
  </head>
<body>
<center><a href="AMD64Assembler.java.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64MacroAssembler.java.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/jdk.internal.vm.compiler/share/classes/org.graalvm.compiler.asm.amd64/src/org/graalvm/compiler/asm/amd64/AMD64BaseAssembler.java</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2018, 2019, Oracle and/or its affiliates. All rights reserved.</span>
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  */
</pre>
<hr />
<pre>
 274         private static final int REXRX = 0x46;
 275         private static final int REXRXB = 0x47;
 276         private static final int REXW = 0x48;
 277         private static final int REXWB = 0x49;
 278         private static final int REXWX = 0x4A;
 279         private static final int REXWXB = 0x4B;
 280         private static final int REXWR = 0x4C;
 281         private static final int REXWRB = 0x4D;
 282         private static final int REXWRX = 0x4E;
 283         private static final int REXWRXB = 0x4F;
 284 
 285         private static final int VEX2 = 0xC5;
 286         private static final int VEX3 = 0xC4;
 287         private static final int EVEX = 0x62;
 288     }
 289 
 290     protected final void rexw() {
 291         emitByte(Prefix.REXW);
 292     }
 293 




 294     protected final void prefix(Register reg) {
 295         prefix(reg, false);
 296     }
 297 
 298     protected final void prefix(Register reg, boolean byteinst) {

 299         int regEnc = reg.encoding;
 300         if (regEnc &gt;= 8) {
 301             emitByte(Prefix.REXB);
 302         } else if (byteinst &amp;&amp; regEnc &gt;= 4) {
 303             emitByte(Prefix.REX);
 304         }
 305     }
 306 
 307     protected final void prefixq(Register reg) {

 308         if (reg.encoding &lt; 8) {
 309             emitByte(Prefix.REXW);
 310         } else {
 311             emitByte(Prefix.REXWB);
 312         }
 313     }
 314 
 315     protected final void prefix(Register dst, Register src) {
 316         prefix(dst, false, src, false);
 317     }
 318 
 319     protected final void prefix(Register dst, boolean dstIsByte, Register src, boolean srcIsByte) {

 320         int dstEnc = dst.encoding;
 321         int srcEnc = src.encoding;
 322         if (dstEnc &lt; 8) {
 323             if (srcEnc &gt;= 8) {
 324                 emitByte(Prefix.REXB);
 325             } else if ((srcIsByte &amp;&amp; srcEnc &gt;= 4) || (dstIsByte &amp;&amp; dstEnc &gt;= 4)) {
 326                 emitByte(Prefix.REX);
 327             }
 328         } else {
 329             if (srcEnc &lt; 8) {
 330                 emitByte(Prefix.REXR);
 331             } else {
 332                 emitByte(Prefix.REXRB);
 333             }
 334         }
 335     }
 336 
 337     /**
 338      * Creates prefix for the operands. If the given operands exceed 3 bits, the 4th bit is encoded
 339      * in the prefix.
 340      */
 341     protected final void prefixq(Register reg, Register rm) {

 342         int regEnc = reg.encoding;
 343         int rmEnc = rm.encoding;
 344         if (regEnc &lt; 8) {
 345             if (rmEnc &lt; 8) {
 346                 emitByte(Prefix.REXW);
 347             } else {
 348                 emitByte(Prefix.REXWB);
 349             }
 350         } else {
 351             if (rmEnc &lt; 8) {
 352                 emitByte(Prefix.REXWR);
 353             } else {
 354                 emitByte(Prefix.REXWRB);
 355             }
 356         }
 357     }
 358 
<span class="line-modified"> 359     private static boolean needsRex(Register reg) {</span>

 360         return reg.encoding &gt;= MinEncodingNeedsRex;
 361     }
 362 




 363     protected final void prefix(AMD64Address adr) {
 364         if (needsRex(adr.getBase())) {
 365             if (needsRex(adr.getIndex())) {
 366                 emitByte(Prefix.REXXB);
 367             } else {
 368                 emitByte(Prefix.REXB);
 369             }
 370         } else {
 371             if (needsRex(adr.getIndex())) {
 372                 emitByte(Prefix.REXX);
 373             }
 374         }
 375     }
 376 
 377     protected final void prefixq(AMD64Address adr) {
 378         if (needsRex(adr.getBase())) {
 379             if (needsRex(adr.getIndex())) {
 380                 emitByte(Prefix.REXWXB);
 381             } else {
 382                 emitByte(Prefix.REXWB);
 383             }
 384         } else {
 385             if (needsRex(adr.getIndex())) {
 386                 emitByte(Prefix.REXWX);
 387             } else {
 388                 emitByte(Prefix.REXW);
 389             }
 390         }
 391     }
 392 
 393     protected void prefixb(AMD64Address adr, Register reg) {
 394         prefix(adr, reg, true);
 395     }
 396 
 397     protected void prefix(AMD64Address adr, Register reg) {
 398         prefix(adr, reg, false);
 399     }
 400 
 401     protected void prefix(AMD64Address adr, Register reg, boolean byteinst) {

 402         if (reg.encoding &lt; 8) {
 403             if (needsRex(adr.getBase())) {
 404                 if (needsRex(adr.getIndex())) {
 405                     emitByte(Prefix.REXXB);
 406                 } else {
 407                     emitByte(Prefix.REXB);
 408                 }
 409             } else {
 410                 if (needsRex(adr.getIndex())) {
 411                     emitByte(Prefix.REXX);
 412                 } else if (byteinst &amp;&amp; reg.encoding &gt;= 4) {
 413                     emitByte(Prefix.REX);
 414                 }
 415             }
 416         } else {
 417             if (needsRex(adr.getBase())) {
 418                 if (needsRex(adr.getIndex())) {
 419                     emitByte(Prefix.REXRXB);
 420                 } else {
 421                     emitByte(Prefix.REXRB);
 422                 }
 423             } else {
 424                 if (needsRex(adr.getIndex())) {
 425                     emitByte(Prefix.REXRX);
 426                 } else {
 427                     emitByte(Prefix.REXR);
 428                 }
 429             }
 430         }
 431     }
 432 
 433     protected void prefixq(AMD64Address adr, Register src) {

 434         if (src.encoding &lt; 8) {
 435             if (needsRex(adr.getBase())) {
 436                 if (needsRex(adr.getIndex())) {
 437                     emitByte(Prefix.REXWXB);
 438                 } else {
 439                     emitByte(Prefix.REXWB);
 440                 }
 441             } else {
 442                 if (needsRex(adr.getIndex())) {
 443                     emitByte(Prefix.REXWX);
 444                 } else {
 445                     emitByte(Prefix.REXW);
 446                 }
 447             }
 448         } else {
 449             if (needsRex(adr.getBase())) {
 450                 if (needsRex(adr.getIndex())) {
 451                     emitByte(Prefix.REXWRXB);
 452                 } else {
 453                     emitByte(Prefix.REXWRB);
 454                 }
 455             } else {
 456                 if (needsRex(adr.getIndex())) {
 457                     emitByte(Prefix.REXWRX);
 458                 } else {
 459                     emitByte(Prefix.REXWR);
 460                 }
 461             }
 462         }
 463     }
 464 
 465     /**
 466      * Get RXB bits for register-register instruction. In that encoding, ModRM.rm contains a
 467      * register index. The R bit extends the ModRM.reg field and the B bit extends the ModRM.rm
 468      * field. The X bit must be 0.
 469      */
 470     protected static int getRXB(Register reg, Register rm) {

 471         int rxb = (reg == null ? 0 : reg.encoding &amp; 0x08) &gt;&gt; 1;
 472         rxb |= (rm == null ? 0 : rm.encoding &amp; 0x08) &gt;&gt; 3;
 473         return rxb;
 474     }
 475 
 476     /**
 477      * Get RXB bits for register-memory instruction. The R bit extends the ModRM.reg field. There
 478      * are two cases for the memory operand:&lt;br&gt;
 479      * ModRM.rm contains the base register: In that case, B extends the ModRM.rm field and X = 0.
 480      * &lt;br&gt;
 481      * There is an SIB byte: In that case, X extends SIB.index and B extends SIB.base.
 482      */
 483     protected static int getRXB(Register reg, AMD64Address rm) {

 484         int rxb = (reg == null ? 0 : reg.encoding &amp; 0x08) &gt;&gt; 1;
<span class="line-modified"> 485         if (!rm.getIndex().equals(Register.None)) {</span>
 486             rxb |= (rm.getIndex().encoding &amp; 0x08) &gt;&gt; 2;
 487         }
<span class="line-modified"> 488         if (!rm.getBase().equals(Register.None)) {</span>
 489             rxb |= (rm.getBase().encoding &amp; 0x08) &gt;&gt; 3;
 490         }
 491         return rxb;
 492     }
 493 
 494     /**
 495      * Emit the ModR/M byte for one register operand and an opcode extension in the R field.
 496      * &lt;p&gt;
 497      * Format: [ 11 reg r/m ]
 498      */
 499     protected final void emitModRM(int reg, Register rm) {
 500         assert (reg &amp; 0x07) == reg;

 501         emitByte(0xC0 | (reg &lt;&lt; 3) | (rm.encoding &amp; 0x07));
 502     }
 503 
 504     /**
 505      * Emit the ModR/M byte for two register operands.
 506      * &lt;p&gt;
 507      * Format: [ 11 reg r/m ]
 508      */
 509     protected final void emitModRM(Register reg, Register rm) {

 510         emitModRM(reg.encoding &amp; 0x07, rm);
 511     }
 512 
 513     public static final int DEFAULT_DISP8_SCALE = 1;
 514 
 515     /**
 516      * Emits the ModR/M byte and optionally the SIB byte for one register and one memory operand.
 517      *
 518      * @param force4Byte use 4 byte encoding for displacements that would normally fit in a byte
 519      */
 520     protected final void emitOperandHelper(Register reg, AMD64Address addr, boolean force4Byte, int additionalInstructionSize) {
<span class="line-modified"> 521         assert !reg.equals(Register.None);</span>
 522         emitOperandHelper(encode(reg), addr, force4Byte, additionalInstructionSize, DEFAULT_DISP8_SCALE);
 523     }
 524 
 525     protected final void emitOperandHelper(int reg, AMD64Address addr, int additionalInstructionSize) {
 526         emitOperandHelper(reg, addr, false, additionalInstructionSize, DEFAULT_DISP8_SCALE);
 527     }
 528 
 529     protected final void emitOperandHelper(Register reg, AMD64Address addr, int additionalInstructionSize) {
<span class="line-modified"> 530         assert !reg.equals(Register.None);</span>
 531         emitOperandHelper(encode(reg), addr, false, additionalInstructionSize, DEFAULT_DISP8_SCALE);
 532     }
 533 
 534     protected final void emitOperandHelper(Register reg, AMD64Address addr, int additionalInstructionSize, int evexDisp8Scale) {
<span class="line-modified"> 535         assert !reg.equals(Register.None);</span>
 536         emitOperandHelper(encode(reg), addr, false, additionalInstructionSize, evexDisp8Scale);
 537     }
 538 
 539     /**
 540      * Emits the ModR/M byte and optionally the SIB byte for one memory operand and an opcode
 541      * extension in the R field.
 542      *
 543      * @param force4Byte use 4 byte encoding for displacements that would normally fit in a byte
 544      * @param additionalInstructionSize the number of bytes that will be emitted after the operand,
 545      *            so that the start position of the next instruction can be computed even though
 546      *            this instruction has not been completely emitted yet.
 547      * @param evexDisp8Scale the scaling factor for computing the compressed displacement of
 548      *            EVEX-encoded instructions. This scaling factor only matters when the emitted
 549      *            instruction uses one-byte-displacement form.
 550      */
 551     private void emitOperandHelper(int reg, AMD64Address addr, boolean force4Byte, int additionalInstructionSize, int evexDisp8Scale) {
 552         assert (reg &amp; 0x07) == reg;
 553         int regenc = reg &lt;&lt; 3;
 554 
 555         Register base = addr.getBase();
 556         Register index = addr.getIndex();
 557 
 558         Scale scale = addr.getScale();
 559         int disp = addr.getDisplacement();
 560 
 561         if (base.equals(AMD64.rip)) { // also matches addresses returned by getPlaceholder()
<span class="line-modified"> 562             // [00 000 101] disp32</span>
 563             assert index.equals(Register.None) : &quot;cannot use RIP relative addressing with index register&quot;;
 564             emitByte(0x05 | regenc);
 565             if (codePatchingAnnotationConsumer != null &amp;&amp; addr.instructionStartPosition &gt;= 0) {
 566                 codePatchingAnnotationConsumer.accept(new OperandDataAnnotation(addr.instructionStartPosition, position(), 4, position() + 4 + additionalInstructionSize));
 567             }
 568             emitInt(disp);
 569         } else if (base.isValid()) {
 570             boolean overriddenForce4Byte = force4Byte;
 571             int baseenc = base.isValid() ? encode(base) : 0;
 572 
 573             if (index.isValid()) {
 574                 int indexenc = encode(index) &lt;&lt; 3;
 575                 // [base + indexscale + disp]
 576                 if (disp == 0 &amp;&amp; !base.equals(rbp) &amp;&amp; !base.equals(r13)) {
 577                     // [base + indexscale]
 578                     // [00 reg 100][ss index base]
 579                     assert !index.equals(rsp) : &quot;illegal addressing mode&quot;;
 580                     emitByte(0x04 | regenc);
 581                     emitByte(scale.log2 &lt;&lt; 6 | indexenc | baseenc);
 582                 } else {
</pre>
<hr />
<pre>
1020             if (scalingFactor == NOT_SUPPORTED_VECTOR_LENGTH) {
1021                 throw GraalError.shouldNotReachHere(&quot;Invalid scaling factor.&quot;);
1022             }
1023             return scalingFactor;
1024         }
1025 
1026         public int getDisp8ScalingFactor(AVXSize size) {
1027             switch (size) {
1028                 case XMM:
1029                     return verifyScalingFactor(scalingFactorVL128);
1030                 case YMM:
1031                     return verifyScalingFactor(scalingFactorVL256);
1032                 case ZMM:
1033                     return verifyScalingFactor(scalingFactorVL512);
1034                 default:
1035                     throw GraalError.shouldNotReachHere(&quot;Unsupported vector size.&quot;);
1036             }
1037         }
1038     }
1039 











1040  // @formatter:off
1041  //
1042  // Instruction Format and EVEX illustrated below (optional []):
1043  //
1044  // #of bytes:      4       1       1       1       1,2,4       1
1045  // [Prefixes]    EVEX   OpCode   ModR/M  [SIB]   [Disp8*N] [Immediate]
1046  //                                              [Disp16,32]
1047  //
1048  // The EVEX prefix is a 4-byte prefix, with the first two bytes derived from unused encoding
1049  // form of the 32-bit-mode-only BOUND instruction. The layout of the EVEX prefix is shown in
1050  // the figure below. The first byte must be 0x62, followed by three pay-load bytes, denoted
1051  // as P1, P2, and P3 individually or collectively as P[23:0] (see below).
1052  //
1053  // EVEX: 0x62 | P1 | P2 | P3
1054  //
1055  //     7   6   5   4   3   2   1   0
1056  // P1  R   X   B   R&#39;  0   0   m   m      P[ 7: 0]
1057  // P2  W   v   v   v   v   1   p   p      P[15: 8]
1058  // P3  z   L&#39;  L   b   V&#39;  a   a   a      P[23:16]
1059  //
</pre>
</td>
<td>
<hr />
<pre>
   1 /*
<span class="line-modified">   2  * Copyright (c) 2018, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  */
</pre>
<hr />
<pre>
 274         private static final int REXRX = 0x46;
 275         private static final int REXRXB = 0x47;
 276         private static final int REXW = 0x48;
 277         private static final int REXWB = 0x49;
 278         private static final int REXWX = 0x4A;
 279         private static final int REXWXB = 0x4B;
 280         private static final int REXWR = 0x4C;
 281         private static final int REXWRB = 0x4D;
 282         private static final int REXWRX = 0x4E;
 283         private static final int REXWRXB = 0x4F;
 284 
 285         private static final int VEX2 = 0xC5;
 286         private static final int VEX3 = 0xC4;
 287         private static final int EVEX = 0x62;
 288     }
 289 
 290     protected final void rexw() {
 291         emitByte(Prefix.REXW);
 292     }
 293 
<span class="line-added"> 294     private static boolean isInvalidEncoding(Register reg) {</span>
<span class="line-added"> 295         return Register.None.equals(reg) || AMD64.rip.equals(reg);</span>
<span class="line-added"> 296     }</span>
<span class="line-added"> 297 </span>
 298     protected final void prefix(Register reg) {
 299         prefix(reg, false);
 300     }
 301 
 302     protected final void prefix(Register reg, boolean byteinst) {
<span class="line-added"> 303         assert !isInvalidEncoding(reg);</span>
 304         int regEnc = reg.encoding;
 305         if (regEnc &gt;= 8) {
 306             emitByte(Prefix.REXB);
 307         } else if (byteinst &amp;&amp; regEnc &gt;= 4) {
 308             emitByte(Prefix.REX);
 309         }
 310     }
 311 
 312     protected final void prefixq(Register reg) {
<span class="line-added"> 313         assert !isInvalidEncoding(reg);</span>
 314         if (reg.encoding &lt; 8) {
 315             emitByte(Prefix.REXW);
 316         } else {
 317             emitByte(Prefix.REXWB);
 318         }
 319     }
 320 
 321     protected final void prefix(Register dst, Register src) {
 322         prefix(dst, false, src, false);
 323     }
 324 
 325     protected final void prefix(Register dst, boolean dstIsByte, Register src, boolean srcIsByte) {
<span class="line-added"> 326         assert !isInvalidEncoding(dst) &amp;&amp; !isInvalidEncoding(src);</span>
 327         int dstEnc = dst.encoding;
 328         int srcEnc = src.encoding;
 329         if (dstEnc &lt; 8) {
 330             if (srcEnc &gt;= 8) {
 331                 emitByte(Prefix.REXB);
 332             } else if ((srcIsByte &amp;&amp; srcEnc &gt;= 4) || (dstIsByte &amp;&amp; dstEnc &gt;= 4)) {
 333                 emitByte(Prefix.REX);
 334             }
 335         } else {
 336             if (srcEnc &lt; 8) {
 337                 emitByte(Prefix.REXR);
 338             } else {
 339                 emitByte(Prefix.REXRB);
 340             }
 341         }
 342     }
 343 
 344     /**
 345      * Creates prefix for the operands. If the given operands exceed 3 bits, the 4th bit is encoded
 346      * in the prefix.
 347      */
 348     protected final void prefixq(Register reg, Register rm) {
<span class="line-added"> 349         assert !isInvalidEncoding(reg) &amp;&amp; !isInvalidEncoding(rm);</span>
 350         int regEnc = reg.encoding;
 351         int rmEnc = rm.encoding;
 352         if (regEnc &lt; 8) {
 353             if (rmEnc &lt; 8) {
 354                 emitByte(Prefix.REXW);
 355             } else {
 356                 emitByte(Prefix.REXWB);
 357             }
 358         } else {
 359             if (rmEnc &lt; 8) {
 360                 emitByte(Prefix.REXWR);
 361             } else {
 362                 emitByte(Prefix.REXWRB);
 363             }
 364         }
 365     }
 366 
<span class="line-modified"> 367     protected static boolean needsRex(Register reg) {</span>
<span class="line-added"> 368         // rip is excluded implicitly.</span>
 369         return reg.encoding &gt;= MinEncodingNeedsRex;
 370     }
 371 
<span class="line-added"> 372     protected static boolean needsRex(Register src, boolean srcIsByte) {</span>
<span class="line-added"> 373         return srcIsByte ? src.encoding &gt;= 4 : needsRex(src);</span>
<span class="line-added"> 374     }</span>
<span class="line-added"> 375 </span>
 376     protected final void prefix(AMD64Address adr) {
 377         if (needsRex(adr.getBase())) {
 378             if (needsRex(adr.getIndex())) {
 379                 emitByte(Prefix.REXXB);
 380             } else {
 381                 emitByte(Prefix.REXB);
 382             }
 383         } else {
 384             if (needsRex(adr.getIndex())) {
 385                 emitByte(Prefix.REXX);
 386             }
 387         }
 388     }
 389 
 390     protected final void prefixq(AMD64Address adr) {
 391         if (needsRex(adr.getBase())) {
 392             if (needsRex(adr.getIndex())) {
 393                 emitByte(Prefix.REXWXB);
 394             } else {
 395                 emitByte(Prefix.REXWB);
 396             }
 397         } else {
 398             if (needsRex(adr.getIndex())) {
 399                 emitByte(Prefix.REXWX);
 400             } else {
 401                 emitByte(Prefix.REXW);
 402             }
 403         }
 404     }
 405 
 406     protected void prefixb(AMD64Address adr, Register reg) {
 407         prefix(adr, reg, true);
 408     }
 409 
 410     protected void prefix(AMD64Address adr, Register reg) {
 411         prefix(adr, reg, false);
 412     }
 413 
 414     protected void prefix(AMD64Address adr, Register reg, boolean byteinst) {
<span class="line-added"> 415         assert !isInvalidEncoding(reg);</span>
 416         if (reg.encoding &lt; 8) {
 417             if (needsRex(adr.getBase())) {
 418                 if (needsRex(adr.getIndex())) {
 419                     emitByte(Prefix.REXXB);
 420                 } else {
 421                     emitByte(Prefix.REXB);
 422                 }
 423             } else {
 424                 if (needsRex(adr.getIndex())) {
 425                     emitByte(Prefix.REXX);
 426                 } else if (byteinst &amp;&amp; reg.encoding &gt;= 4) {
 427                     emitByte(Prefix.REX);
 428                 }
 429             }
 430         } else {
 431             if (needsRex(adr.getBase())) {
 432                 if (needsRex(adr.getIndex())) {
 433                     emitByte(Prefix.REXRXB);
 434                 } else {
 435                     emitByte(Prefix.REXRB);
 436                 }
 437             } else {
 438                 if (needsRex(adr.getIndex())) {
 439                     emitByte(Prefix.REXRX);
 440                 } else {
 441                     emitByte(Prefix.REXR);
 442                 }
 443             }
 444         }
 445     }
 446 
 447     protected void prefixq(AMD64Address adr, Register src) {
<span class="line-added"> 448         assert !isInvalidEncoding(src);</span>
 449         if (src.encoding &lt; 8) {
 450             if (needsRex(adr.getBase())) {
 451                 if (needsRex(adr.getIndex())) {
 452                     emitByte(Prefix.REXWXB);
 453                 } else {
 454                     emitByte(Prefix.REXWB);
 455                 }
 456             } else {
 457                 if (needsRex(adr.getIndex())) {
 458                     emitByte(Prefix.REXWX);
 459                 } else {
 460                     emitByte(Prefix.REXW);
 461                 }
 462             }
 463         } else {
 464             if (needsRex(adr.getBase())) {
 465                 if (needsRex(adr.getIndex())) {
 466                     emitByte(Prefix.REXWRXB);
 467                 } else {
 468                     emitByte(Prefix.REXWRB);
 469                 }
 470             } else {
 471                 if (needsRex(adr.getIndex())) {
 472                     emitByte(Prefix.REXWRX);
 473                 } else {
 474                     emitByte(Prefix.REXWR);
 475                 }
 476             }
 477         }
 478     }
 479 
 480     /**
 481      * Get RXB bits for register-register instruction. In that encoding, ModRM.rm contains a
 482      * register index. The R bit extends the ModRM.reg field and the B bit extends the ModRM.rm
 483      * field. The X bit must be 0.
 484      */
 485     protected static int getRXB(Register reg, Register rm) {
<span class="line-added"> 486         assert !isInvalidEncoding(rm) &amp;&amp; !isInvalidEncoding(reg);</span>
 487         int rxb = (reg == null ? 0 : reg.encoding &amp; 0x08) &gt;&gt; 1;
 488         rxb |= (rm == null ? 0 : rm.encoding &amp; 0x08) &gt;&gt; 3;
 489         return rxb;
 490     }
 491 
 492     /**
 493      * Get RXB bits for register-memory instruction. The R bit extends the ModRM.reg field. There
 494      * are two cases for the memory operand:&lt;br&gt;
 495      * ModRM.rm contains the base register: In that case, B extends the ModRM.rm field and X = 0.
 496      * &lt;br&gt;
 497      * There is an SIB byte: In that case, X extends SIB.index and B extends SIB.base.
 498      */
 499     protected static int getRXB(Register reg, AMD64Address rm) {
<span class="line-added"> 500         assert !isInvalidEncoding(reg);</span>
 501         int rxb = (reg == null ? 0 : reg.encoding &amp; 0x08) &gt;&gt; 1;
<span class="line-modified"> 502         if (!isInvalidEncoding(rm.getIndex())) {</span>
 503             rxb |= (rm.getIndex().encoding &amp; 0x08) &gt;&gt; 2;
 504         }
<span class="line-modified"> 505         if (!isInvalidEncoding(rm.getBase())) {</span>
 506             rxb |= (rm.getBase().encoding &amp; 0x08) &gt;&gt; 3;
 507         }
 508         return rxb;
 509     }
 510 
 511     /**
 512      * Emit the ModR/M byte for one register operand and an opcode extension in the R field.
 513      * &lt;p&gt;
 514      * Format: [ 11 reg r/m ]
 515      */
 516     protected final void emitModRM(int reg, Register rm) {
 517         assert (reg &amp; 0x07) == reg;
<span class="line-added"> 518         assert !isInvalidEncoding(rm);</span>
 519         emitByte(0xC0 | (reg &lt;&lt; 3) | (rm.encoding &amp; 0x07));
 520     }
 521 
 522     /**
 523      * Emit the ModR/M byte for two register operands.
 524      * &lt;p&gt;
 525      * Format: [ 11 reg r/m ]
 526      */
 527     protected final void emitModRM(Register reg, Register rm) {
<span class="line-added"> 528         assert !isInvalidEncoding(reg);</span>
 529         emitModRM(reg.encoding &amp; 0x07, rm);
 530     }
 531 
 532     public static final int DEFAULT_DISP8_SCALE = 1;
 533 
 534     /**
 535      * Emits the ModR/M byte and optionally the SIB byte for one register and one memory operand.
 536      *
 537      * @param force4Byte use 4 byte encoding for displacements that would normally fit in a byte
 538      */
 539     protected final void emitOperandHelper(Register reg, AMD64Address addr, boolean force4Byte, int additionalInstructionSize) {
<span class="line-modified"> 540         assert !isInvalidEncoding(reg);</span>
 541         emitOperandHelper(encode(reg), addr, force4Byte, additionalInstructionSize, DEFAULT_DISP8_SCALE);
 542     }
 543 
 544     protected final void emitOperandHelper(int reg, AMD64Address addr, int additionalInstructionSize) {
 545         emitOperandHelper(reg, addr, false, additionalInstructionSize, DEFAULT_DISP8_SCALE);
 546     }
 547 
 548     protected final void emitOperandHelper(Register reg, AMD64Address addr, int additionalInstructionSize) {
<span class="line-modified"> 549         assert !isInvalidEncoding(reg);</span>
 550         emitOperandHelper(encode(reg), addr, false, additionalInstructionSize, DEFAULT_DISP8_SCALE);
 551     }
 552 
 553     protected final void emitOperandHelper(Register reg, AMD64Address addr, int additionalInstructionSize, int evexDisp8Scale) {
<span class="line-modified"> 554         assert !isInvalidEncoding(reg);</span>
 555         emitOperandHelper(encode(reg), addr, false, additionalInstructionSize, evexDisp8Scale);
 556     }
 557 
 558     /**
 559      * Emits the ModR/M byte and optionally the SIB byte for one memory operand and an opcode
 560      * extension in the R field.
 561      *
 562      * @param force4Byte use 4 byte encoding for displacements that would normally fit in a byte
 563      * @param additionalInstructionSize the number of bytes that will be emitted after the operand,
 564      *            so that the start position of the next instruction can be computed even though
 565      *            this instruction has not been completely emitted yet.
 566      * @param evexDisp8Scale the scaling factor for computing the compressed displacement of
 567      *            EVEX-encoded instructions. This scaling factor only matters when the emitted
 568      *            instruction uses one-byte-displacement form.
 569      */
 570     private void emitOperandHelper(int reg, AMD64Address addr, boolean force4Byte, int additionalInstructionSize, int evexDisp8Scale) {
 571         assert (reg &amp; 0x07) == reg;
 572         int regenc = reg &lt;&lt; 3;
 573 
 574         Register base = addr.getBase();
 575         Register index = addr.getIndex();
 576 
 577         Scale scale = addr.getScale();
 578         int disp = addr.getDisplacement();
 579 
 580         if (base.equals(AMD64.rip)) { // also matches addresses returned by getPlaceholder()
<span class="line-modified"> 581             // [00 reg 101] disp32</span>
 582             assert index.equals(Register.None) : &quot;cannot use RIP relative addressing with index register&quot;;
 583             emitByte(0x05 | regenc);
 584             if (codePatchingAnnotationConsumer != null &amp;&amp; addr.instructionStartPosition &gt;= 0) {
 585                 codePatchingAnnotationConsumer.accept(new OperandDataAnnotation(addr.instructionStartPosition, position(), 4, position() + 4 + additionalInstructionSize));
 586             }
 587             emitInt(disp);
 588         } else if (base.isValid()) {
 589             boolean overriddenForce4Byte = force4Byte;
 590             int baseenc = base.isValid() ? encode(base) : 0;
 591 
 592             if (index.isValid()) {
 593                 int indexenc = encode(index) &lt;&lt; 3;
 594                 // [base + indexscale + disp]
 595                 if (disp == 0 &amp;&amp; !base.equals(rbp) &amp;&amp; !base.equals(r13)) {
 596                     // [base + indexscale]
 597                     // [00 reg 100][ss index base]
 598                     assert !index.equals(rsp) : &quot;illegal addressing mode&quot;;
 599                     emitByte(0x04 | regenc);
 600                     emitByte(scale.log2 &lt;&lt; 6 | indexenc | baseenc);
 601                 } else {
</pre>
<hr />
<pre>
1039             if (scalingFactor == NOT_SUPPORTED_VECTOR_LENGTH) {
1040                 throw GraalError.shouldNotReachHere(&quot;Invalid scaling factor.&quot;);
1041             }
1042             return scalingFactor;
1043         }
1044 
1045         public int getDisp8ScalingFactor(AVXSize size) {
1046             switch (size) {
1047                 case XMM:
1048                     return verifyScalingFactor(scalingFactorVL128);
1049                 case YMM:
1050                     return verifyScalingFactor(scalingFactorVL256);
1051                 case ZMM:
1052                     return verifyScalingFactor(scalingFactorVL512);
1053                 default:
1054                     throw GraalError.shouldNotReachHere(&quot;Unsupported vector size.&quot;);
1055             }
1056         }
1057     }
1058 
<span class="line-added">1059     public static final class EVEXComparisonPredicate {</span>
<span class="line-added">1060         public static final int EQ = 0;</span>
<span class="line-added">1061         public static final int LT = 1;</span>
<span class="line-added">1062         public static final int LE = 2;</span>
<span class="line-added">1063         public static final int FALSE = 3;</span>
<span class="line-added">1064         public static final int NEQ = 4;</span>
<span class="line-added">1065         public static final int NLT = 5;</span>
<span class="line-added">1066         public static final int NLE = 6;</span>
<span class="line-added">1067         public static final int TRUE = 7;</span>
<span class="line-added">1068     }</span>
<span class="line-added">1069 </span>
1070  // @formatter:off
1071  //
1072  // Instruction Format and EVEX illustrated below (optional []):
1073  //
1074  // #of bytes:      4       1       1       1       1,2,4       1
1075  // [Prefixes]    EVEX   OpCode   ModR/M  [SIB]   [Disp8*N] [Immediate]
1076  //                                              [Disp16,32]
1077  //
1078  // The EVEX prefix is a 4-byte prefix, with the first two bytes derived from unused encoding
1079  // form of the 32-bit-mode-only BOUND instruction. The layout of the EVEX prefix is shown in
1080  // the figure below. The first byte must be 0x62, followed by three pay-load bytes, denoted
1081  // as P1, P2, and P3 individually or collectively as P[23:0] (see below).
1082  //
1083  // EVEX: 0x62 | P1 | P2 | P3
1084  //
1085  //     7   6   5   4   3   2   1   0
1086  // P1  R   X   B   R&#39;  0   0   m   m      P[ 7: 0]
1087  // P2  W   v   v   v   v   1   p   p      P[15: 8]
1088  // P3  z   L&#39;  L   b   V&#39;  a   a   a      P[23:16]
1089  //
</pre>
</td>
</tr>
</table>
<center><a href="AMD64Assembler.java.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../../../../../../../../index.html" target="_top">index</a> <a href="AMD64MacroAssembler.java.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>