// Seed: 1437810130
module module_0;
  assign id_1 = id_1 - id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1[1] = id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_6[1] = id_6;
endmodule
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    input wor id_3,
    input tri0 id_4,
    output wor id_5,
    input supply0 id_6,
    input tri0 id_7,
    output wire id_8,
    input supply0 id_9,
    output supply1 id_10,
    output tri1 id_11,
    output wor id_12,
    output tri1 id_13,
    output wand id_14
    , id_31,
    input supply1 id_15,
    input tri id_16,
    input supply1 id_17,
    input wor id_18,
    input tri id_19,
    output uwire id_20,
    input tri0 id_21,
    input wand id_22,
    output tri0 id_23,
    input wand id_24,
    input wire module_2,
    input wor id_26,
    input tri0 id_27,
    input supply1 id_28,
    input tri1 id_29
);
  id_32(
      .id_0(),
      .id_1(id_24),
      .id_2(id_8),
      .id_3(id_9),
      .id_4(1),
      .id_5(id_15),
      .id_6(id_9),
      .id_7(1'b0),
      .id_8(1),
      .id_9(id_8)
  );
  module_0 modCall_1 ();
endmodule
