module fsm_module (
    input clk,
    input reset,
    input [7:0] data_in,
    output reg [7:0] data_out,
    output reg [2:0] current_state,
    output reg [2:0] next_state
);

parameter S0 = 3'b000;
parameter S1 = 3'b001;
parameter S2 = 3'b010;
parameter S3 = 3'b011;
parameter M = 3'b100;

reg [7:0] sum;
reg [2:0] state;

always @(posedge clk) begin
    if (reset) begin
        sum <= 0;
        state <= S0;
    end else begin
        case (state)
            S0: begin
                sum <= data_in;
                state <= S1;
            end
            S1: begin
                sum <= sum + data_in;
                if (sum > 255) begin
                    state <= S2;
                end else begin
                    state <= S1;
                end
            end
            S2: begin
                sum <= sum + data_in;
                if (sum > 255) begin
                    state <= S3;
                end else begin
                    state <= S2;
                end
            end
            S3: begin
                sum <= sum + data_in;
                if (sum > 255) begin
                    sum <= sum - 256;
                end
                state <= M;
            end
            M: begin
                state <= M;
            end
        endcase
    end
end

assign data_out = sum;
assign current_state = state;
assign next_state = (state == M) ? S0 : state + 1;

endmodule