<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="FIRcompiled_sim/altera_avalon_sc_fifo.v" type="VERILOG" />
 <file path="FIRcompiled_sim/auk_dspip_math_pkg_hpfir.vhd" type="VHDL" />
 <file path="FIRcompiled_sim/auk_dspip_lib_pkg_hpfir.vhd" type="VHDL" />
 <file
   path="FIRcompiled_sim/auk_dspip_avalon_streaming_controller_hpfir.vhd"
   type="VHDL" />
 <file
   path="FIRcompiled_sim/auk_dspip_avalon_streaming_sink_hpfir.vhd"
   type="VHDL" />
 <file
   path="FIRcompiled_sim/auk_dspip_avalon_streaming_source_hpfir.vhd"
   type="VHDL" />
 <file path="FIRcompiled_sim/auk_dspip_roundsat_hpfir.vhd" type="VHDL" />
 <file path="FIRcompiled_sim/dspba_library_package.vhd" type="VHDL" />
 <file path="FIRcompiled_sim/dspba_library.vhd" type="VHDL" />
 <file path="FIRcompiled_sim/FIRcompiled_rtl.vhd" type="VHDL" />
 <file path="FIRcompiled_sim/FIRcompiled_ast.vhd" type="VHDL" />
 <file path="FIRcompiled_sim/FIRcompiled.vhd" type="VHDL" />
 <file path="FIRcompiled_sim/FIRcompiled_nativelink.tcl" type="OTHER" />
 <file path="FIRcompiled_sim/FIRcompiled_msim.tcl" type="OTHER" />
 <file path="FIRcompiled_sim/FIRcompiled_tb.vhd" type="VHDL" />
 <file path="FIRcompiled_sim/FIRcompiled_mlab.m" type="OTHER" />
 <file path="FIRcompiled_sim/FIRcompiled_model.m" type="OTHER" />
 <file path="FIRcompiled_sim/FIRcompiled_coef_int.txt" type="OTHER" />
 <file path="FIRcompiled_sim/FIRcompiled_input.txt" type="OTHER" />
 <file path="FIRcompiled_sim/FIRcompiled_param.txt" type="OTHER" />
 <topLevel name="FIRcompiled" />
 <deviceFamily name="cycloneiii" />
</simPackage>
