

================================================================
== Vitis HLS Report for 'stencil_stage_4'
================================================================
* Date:           Mon Feb 23 00:29:42 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.855 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_548_1  |    65795|    65795|         4|          1|          1|  65793|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.74>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_0_0_028_21310 = alloca i32 1"   --->   Operation 7 'alloca' 'p_0_0_028_21310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_028_11112 = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_028_11112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_028914 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_028914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k_0215 = alloca i32 1"   --->   Operation 10 'alloca' 'k_0215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%curr_11149 = alloca i32 1"   --->   Operation 11 'alloca' 'curr_11149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0261211 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0261211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_0_0271013 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_0_0271013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_4, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %inter_strm_3, void @empty_4, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%line_buf = alloca i64 1" [top.cpp:540]   --->   Operation 16 'alloca' 'line_buf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%line_buf_1 = alloca i64 1" [top.cpp:540]   --->   Operation 17 'alloca' 'line_buf_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (0.48ns)   --->   "%store_ln0 = store i17 0, i17 %k_0215"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln548 = br void %for.body.split" [top.cpp:548]   --->   Operation 19 'br' 'br_ln548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%k_0215_load = load i17 %k_0215" [top.cpp:548]   --->   Operation 20 'load' 'k_0215_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln548 = trunc i17 %k_0215_load" [top.cpp:548]   --->   Operation 21 'trunc' 'trunc_ln548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = trunc i17 %k_0215_load" [top.cpp:548]   --->   Operation 22 'trunc' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %k_0215_load, i32 16" [top.cpp:552]   --->   Operation 23 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln566 = zext i8 %j" [top.cpp:566]   --->   Operation 24 'zext' 'zext_ln566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr i24 %line_buf, i64 0, i64 %zext_ln566" [top.cpp:566]   --->   Operation 25 'getelementptr' 'line_buf_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%line_buf_1_addr = getelementptr i24 %line_buf_1, i64 0, i64 %zext_ln566" [top.cpp:567]   --->   Operation 26 'getelementptr' 'line_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.35ns)   --->   "%line_buf_load = load i8 %line_buf_addr" [top.cpp:566]   --->   Operation 27 'load' 'line_buf_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 28 [2/2] (1.35ns)   --->   "%line_buf_1_load = load i8 %line_buf_1_addr" [top.cpp:567]   --->   Operation 28 'load' 'line_buf_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%k = add i17 %k_0215_load, i17 1" [top.cpp:548]   --->   Operation 29 'add' 'k' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%br_ln552 = br i1 %tmp_46, void %if.then29, void %if.end39" [top.cpp:552]   --->   Operation 30 'br' 'br_ln552' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 31 [1/1] (0.48ns)   --->   "%br_ln574 = br void %if.end39" [top.cpp:574]   --->   Operation 31 'br' 'br_ln574' <Predicate = (!tmp_46)> <Delay = 0.48>
ST_1 : Operation 32 [1/1] (1.02ns)   --->   "%icmp_ln577 = icmp_ugt  i17 %k_0215_load, i17 256" [top.cpp:577]   --->   Operation 32 'icmp' 'icmp_ln577' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln577 = br i1 %icmp_ln577, void %for.inc56, void %if.then41" [top.cpp:577]   --->   Operation 33 'br' 'br_ln577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.01ns)   --->   "%out_idx = add i16 %trunc_ln548, i16 65279" [top.cpp:578]   --->   Operation 34 'add' 'out_idx' <Predicate = (icmp_ln577)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%c = trunc i16 %out_idx" [top.cpp:578]   --->   Operation 35 'trunc' 'c' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %out_idx, i32 8, i32 15" [top.cpp:579]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.90ns)   --->   "%empty = icmp_eq  i8 %trunc_ln, i8 255" [top.cpp:579]   --->   Operation 37 'icmp' 'empty' <Predicate = (icmp_ln577)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.90ns)   --->   "%empty_95 = icmp_eq  i8 %trunc_ln, i8 0" [top.cpp:579]   --->   Operation 38 'icmp' 'empty_95' <Predicate = (icmp_ln577)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.33ns)   --->   "%empty_96 = or i1 %empty_95, i1 %empty" [top.cpp:579]   --->   Operation 39 'or' 'empty_96' <Predicate = (icmp_ln577)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln579 = br i1 %empty_96, void %lor.lhs.false46, void %if.then50" [top.cpp:579]   --->   Operation 40 'br' 'br_ln579' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.90ns)   --->   "%empty_97 = icmp_eq  i8 %c, i8 255" [top.cpp:578]   --->   Operation 41 'icmp' 'empty_97' <Predicate = (icmp_ln577 & !empty_96)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.90ns)   --->   "%empty_98 = icmp_eq  i8 %c, i8 0" [top.cpp:578]   --->   Operation 42 'icmp' 'empty_98' <Predicate = (icmp_ln577 & !empty_96)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.33ns)   --->   "%empty_99 = or i1 %empty_98, i1 %empty_97" [top.cpp:578]   --->   Operation 43 'or' 'empty_99' <Predicate = (icmp_ln577 & !empty_96)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln578 = br i1 %empty_99, void %if.else, void %if.then50" [top.cpp:578]   --->   Operation 44 'br' 'br_ln578' <Predicate = (icmp_ln577 & !empty_96)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln588 = br void %for.inc56" [top.cpp:588]   --->   Operation 45 'br' 'br_ln588' <Predicate = (icmp_ln577)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.02ns)   --->   "%icmp_ln548 = icmp_eq  i17 %k_0215_load, i17 65792" [top.cpp:548]   --->   Operation 46 'icmp' 'icmp_ln548' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.48ns)   --->   "%store_ln548 = store i17 %k, i17 %k_0215" [top.cpp:548]   --->   Operation 47 'store' 'store_ln548' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln548 = br i1 %icmp_ln548, void %for.body.split, void %for.end58" [top.cpp:548]   --->   Operation 48 'br' 'br_ln548' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.69>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%curr_11149_load = load i24 %curr_11149"   --->   Operation 49 'load' 'curr_11149_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_0_0_0261211_load = load i24 %p_0_0_0261211" [top.cpp:584]   --->   Operation 50 'load' 'p_0_0_0261211_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_0_0_0271013_load = load i24 %p_0_0_0271013"   --->   Operation 51 'load' 'p_0_0_0271013_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln549 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [top.cpp:549]   --->   Operation 52 'specpipeline' 'specpipeline_ln549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln548 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65793, i64 65793, i64 65793" [top.cpp:548]   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln548 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [top.cpp:548]   --->   Operation 54 'specloopname' 'specloopname_ln548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/2] ( I:1.35ns O:1.35ns )   --->   "%line_buf_load = load i8 %line_buf_addr" [top.cpp:566]   --->   Operation 55 'load' 'line_buf_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 56 [1/2] ( I:1.35ns O:1.35ns )   --->   "%line_buf_1_load = load i8 %line_buf_1_addr" [top.cpp:567]   --->   Operation 56 'load' 'line_buf_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 57 [1/1] ( I:2.02ns O:2.02ns )   --->   "%curr = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %inter_strm_3" [top.cpp:553]   --->   Operation 57 'read' 'curr' <Predicate = (!tmp_46)> <Delay = 2.02> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_2 : Operation 58 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln572 = store i24 %line_buf_1_load, i8 %line_buf_addr" [top.cpp:572]   --->   Operation 58 'store' 'store_ln572' <Predicate = (!tmp_46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 59 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln573 = store i24 %curr, i8 %line_buf_1_addr" [top.cpp:573]   --->   Operation 59 'store' 'store_ln573' <Predicate = (!tmp_46)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%curr_11 = phi i24 %curr, void %if.then29, i24 0, void %for.body.split"   --->   Operation 60 'phi' 'curr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_0_0_028_21310_load = load i24 %p_0_0_028_21310"   --->   Operation 61 'load' 'p_0_0_028_21310_load' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_0_0_028_11112_load = load i24 %p_0_0_028_11112"   --->   Operation 62 'load' 'p_0_0_028_11112_load' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_0_0_028914_load = load i24 %p_0_0_028914"   --->   Operation 63 'load' 'p_0_0_028914_load' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%curr_1114_cast = sext i24 %curr_11149_load"   --->   Operation 64 'sext' 'curr_1114_cast' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_0_0_028_111_cast = sext i24 %p_0_0_028_11112_load"   --->   Operation 65 'sext' 'p_0_0_028_111_cast' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_0_0_02710_cast = sext i24 %p_0_0_0271013_load"   --->   Operation 66 'sext' 'p_0_0_02710_cast' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.10ns)   --->   "%empty_100 = add i25 %p_0_0_028_111_cast, i25 %curr_1114_cast"   --->   Operation 67 'add' 'empty_100' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln523 = sext i25 %empty_100" [top.cpp:523->top.cpp:586]   --->   Operation 68 'sext' 'sext_ln523' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.12ns)   --->   "%add_ln523 = add i26 %sext_ln523, i26 %p_0_0_02710_cast" [top.cpp:523->top.cpp:586]   --->   Operation 69 'add' 'add_ln523' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i26.i12, i26 %add_ln523, i12 0" [top.cpp:523->top.cpp:586]   --->   Operation 70 'bitconcatenate' 'tmp' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln523_11 = sext i38 %tmp" [top.cpp:523->top.cpp:586]   --->   Operation 71 'sext' 'sext_ln523_11' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln523_6 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i24.i12, i24 %line_buf_1_load, i12 0" [top.cpp:523->top.cpp:586]   --->   Operation 72 'bitconcatenate' 'shl_ln523_6' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln523_12 = sext i36 %shl_ln523_6" [top.cpp:523->top.cpp:586]   --->   Operation 73 'sext' 'sext_ln523_12' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.22ns)   --->   "%sum_axis = add i39 %sext_ln523_11, i39 %sext_ln523_12" [top.cpp:523->top.cpp:586]   --->   Operation 74 'add' 'sum_axis' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_0_0_028_213_cast = sext i24 %p_0_0_028_21310_load"   --->   Operation 75 'sext' 'p_0_0_028_213_cast' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_0_0_0289_cast = sext i24 %p_0_0_028914_load"   --->   Operation 76 'sext' 'p_0_0_0289_cast' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%line_buf_load_cast = sext i24 %line_buf_load" [top.cpp:566]   --->   Operation 77 'sext' 'line_buf_load_cast' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.10ns)   --->   "%empty_101 = add i25 %p_0_0_0289_cast, i25 %p_0_0_028_213_cast"   --->   Operation 78 'add' 'empty_101' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln524 = sext i25 %empty_101" [top.cpp:524->top.cpp:586]   --->   Operation 79 'sext' 'sext_ln524' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (1.12ns)   --->   "%add_ln524 = add i26 %sext_ln524, i26 %line_buf_load_cast" [top.cpp:524->top.cpp:586]   --->   Operation 80 'add' 'add_ln524' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i26.i12, i26 %add_ln524, i12 0" [top.cpp:524->top.cpp:586]   --->   Operation 81 'bitconcatenate' 'tmp_s' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln524_11 = sext i38 %tmp_s" [top.cpp:524->top.cpp:586]   --->   Operation 82 'sext' 'sext_ln524_11' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln524_6 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i24.i12, i24 %curr_11, i12 0" [top.cpp:524->top.cpp:586]   --->   Operation 83 'bitconcatenate' 'shl_ln524_6' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln524_12 = sext i36 %shl_ln524_6" [top.cpp:524->top.cpp:586]   --->   Operation 84 'sext' 'sext_ln524_12' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.22ns)   --->   "%sum_diag = add i39 %sext_ln524_11, i39 %sext_ln524_12" [top.cpp:524->top.cpp:586]   --->   Operation 85 'add' 'sum_diag' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln566 = store i24 %line_buf_load, i24 %p_0_0_0271013" [top.cpp:566]   --->   Operation 86 'store' 'store_ln566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln567 = store i24 %line_buf_1_load, i24 %p_0_0_0261211" [top.cpp:567]   --->   Operation 87 'store' 'store_ln567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln553 = store i24 %curr_11, i24 %curr_11149" [top.cpp:553]   --->   Operation 88 'store' 'store_ln553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln0 = store i24 %p_0_0_0271013_load, i24 %p_0_0_028914"   --->   Operation 89 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln584 = store i24 %p_0_0_0261211_load, i24 %p_0_0_028_11112" [top.cpp:584]   --->   Operation 90 'store' 'store_ln584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln0 = store i24 %curr_11149_load, i24 %p_0_0_028_21310"   --->   Operation 91 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.85>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln525_6 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i24.i39, i24 %p_0_0_0261211_load, i39 0" [top.cpp:525->top.cpp:586]   --->   Operation 92 'bitconcatenate' 'shl_ln525_6' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln525 = sext i39 %sum_axis" [top.cpp:525->top.cpp:586]   --->   Operation 93 'sext' 'sext_ln525' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (3.92ns)   --->   "%mul_ln525 = mul i65 %sext_ln525, i65 26845184" [top.cpp:525->top.cpp:586]   --->   Operation 94 'mul' 'mul_ln525' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 3.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln525_34 = sext i63 %shl_ln525_6" [top.cpp:525->top.cpp:586]   --->   Operation 95 'sext' 'sext_ln525_34' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln525_32 = sext i65 %mul_ln525" [top.cpp:525->top.cpp:586]   --->   Operation 96 'sext' 'sext_ln525_32' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln525_33 = sext i39 %sum_diag" [top.cpp:525->top.cpp:586]   --->   Operation 97 'sext' 'sext_ln525_33' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (3.92ns)   --->   "%mul_ln525_6 = mul i63 %sext_ln525_33, i63 6709248" [top.cpp:525->top.cpp:586]   --->   Operation 98 'mul' 'mul_ln525_6' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 3.92> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.92> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln525_35 = sext i63 %mul_ln525_6" [top.cpp:525->top.cpp:586]   --->   Operation 99 'sext' 'sext_ln525_35' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.45ns)   --->   "%add_ln525 = add i64 %sext_ln525_34, i64 %sext_ln525_35" [top.cpp:525->top.cpp:586]   --->   Operation 100 'add' 'add_ln525' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 1.45> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln525_36 = sext i64 %add_ln525" [top.cpp:525->top.cpp:586]   --->   Operation 101 'sext' 'sext_ln525_36' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.47ns)   --->   "%add_ln525_11 = add i66 %sext_ln525_36, i66 %sext_ln525_32" [top.cpp:525->top.cpp:586]   --->   Operation 102 'add' 'add_ln525_11' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %add_ln525_11, i32 65" [top.cpp:525->top.cpp:586]   --->   Operation 103 'bitselect' 'tmp_47' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%out = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln525_11, i32 28, i32 65" [top.cpp:525->top.cpp:586]   --->   Operation 104 'partselect' 'out' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %add_ln525_11, i32 27" [top.cpp:525->top.cpp:586]   --->   Operation 105 'bitselect' 'tmp_48' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.15>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln525_37 = sext i38 %out" [top.cpp:525->top.cpp:586]   --->   Operation 106 'sext' 'sext_ln525_37' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i1 %tmp_48" [top.cpp:525->top.cpp:586]   --->   Operation 107 'zext' 'zext_ln525' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.22ns)   --->   "%out_11 = add i39 %sext_ln525_37, i39 %zext_ln525" [top.cpp:525->top.cpp:586]   --->   Operation 108 'add' 'out_11' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node out_12)   --->   "%sext_ln525_38 = sext i39 %out_11" [top.cpp:525->top.cpp:586]   --->   Operation 109 'sext' 'sext_ln525_38' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %out_11, i32 38" [top.cpp:525->top.cpp:586]   --->   Operation 110 'bitselect' 'tmp_49' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.33ns)   --->   "%xor_ln525 = xor i1 %tmp_47, i1 1" [top.cpp:525->top.cpp:586]   --->   Operation 111 'xor' 'xor_ln525' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node out_12)   --->   "%or_ln525_6 = or i1 %tmp_49, i1 %xor_ln525" [top.cpp:525->top.cpp:586]   --->   Operation 112 'or' 'or_ln525_6' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node out_12)   --->   "%xor_ln525_11 = xor i1 %tmp_47, i1 %or_ln525_6" [top.cpp:525->top.cpp:586]   --->   Operation 113 'xor' 'xor_ln525_11' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node out_12)   --->   "%xor_ln525_12 = xor i1 %xor_ln525_11, i1 1" [top.cpp:525->top.cpp:586]   --->   Operation 114 'xor' 'xor_ln525_12' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node out_12)   --->   "%or_ln525 = or i1 %tmp_49, i1 %xor_ln525_12" [top.cpp:525->top.cpp:586]   --->   Operation 115 'or' 'or_ln525' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node out_12)   --->   "%and_ln525 = and i1 %or_ln525, i1 %xor_ln525" [top.cpp:525->top.cpp:586]   --->   Operation 116 'and' 'and_ln525' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.36ns) (out node of the LUT)   --->   "%out_12 = select i1 %and_ln525, i40 549755813887, i40 %sext_ln525_38" [top.cpp:525->top.cpp:586]   --->   Operation 117 'select' 'out_12' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_12, i32 39" [top.cpp:526->top.cpp:586]   --->   Operation 118 'bitselect' 'tmp_50' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %out_12, i32 12, i32 35" [top.cpp:526->top.cpp:586]   --->   Operation 119 'partselect' 'trunc_ln1' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_12, i32 11" [top.cpp:526->top.cpp:586]   --->   Operation 120 'bitselect' 'tmp_51' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln526)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_12, i32 35" [top.cpp:526->top.cpp:586]   --->   Operation 121 'bitselect' 'tmp_52' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln526 = zext i1 %tmp_51" [top.cpp:526->top.cpp:586]   --->   Operation 122 'zext' 'zext_ln526' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (1.10ns)   --->   "%add_ln526 = add i24 %trunc_ln1, i24 %zext_ln526" [top.cpp:526->top.cpp:586]   --->   Operation 123 'add' 'add_ln526' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln526, i32 23" [top.cpp:526->top.cpp:586]   --->   Operation 124 'bitselect' 'tmp_53' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln526)   --->   "%xor_ln526 = xor i1 %tmp_53, i1 1" [top.cpp:526->top.cpp:586]   --->   Operation 125 'xor' 'xor_ln526' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln526 = and i1 %tmp_52, i1 %xor_ln526" [top.cpp:526->top.cpp:586]   --->   Operation 126 'and' 'and_ln526' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_29)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_12, i32 36" [top.cpp:526->top.cpp:586]   --->   Operation 127 'bitselect' 'tmp_54' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32, i40 %out_12, i32 37" [top.cpp:526->top.cpp:586]   --->   Operation 128 'partselect' 'tmp_55' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.74ns)   --->   "%icmp_ln526 = icmp_eq  i3 %tmp_55, i3 7" [top.cpp:526->top.cpp:586]   --->   Operation 129 'icmp' 'icmp_ln526' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i4 @_ssdm_op_PartSelect.i4.i40.i32, i40 %out_12, i32 36" [top.cpp:526->top.cpp:586]   --->   Operation 130 'partselect' 'tmp_56' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.86ns)   --->   "%icmp_ln526_11 = icmp_eq  i4 %tmp_56, i4 15" [top.cpp:526->top.cpp:586]   --->   Operation 131 'icmp' 'icmp_ln526_11' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.86ns)   --->   "%icmp_ln526_12 = icmp_eq  i4 %tmp_56, i4 0" [top.cpp:526->top.cpp:586]   --->   Operation 132 'icmp' 'icmp_ln526_12' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_28)   --->   "%select_ln526 = select i1 %and_ln526, i1 %icmp_ln526_11, i1 %icmp_ln526_12" [top.cpp:526->top.cpp:586]   --->   Operation 133 'select' 'select_ln526' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_29)   --->   "%xor_ln526_21 = xor i1 %tmp_54, i1 1" [top.cpp:526->top.cpp:586]   --->   Operation 134 'xor' 'xor_ln526_21' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_29)   --->   "%and_ln526_26 = and i1 %icmp_ln526, i1 %xor_ln526_21" [top.cpp:526->top.cpp:586]   --->   Operation 135 'and' 'and_ln526_26' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_29)   --->   "%select_ln526_16 = select i1 %and_ln526, i1 %and_ln526_26, i1 %icmp_ln526_11" [top.cpp:526->top.cpp:586]   --->   Operation 136 'select' 'select_ln526_16' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln526_6)   --->   "%and_ln526_27 = and i1 %and_ln526, i1 %icmp_ln526_11" [top.cpp:526->top.cpp:586]   --->   Operation 137 'and' 'and_ln526_27' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_28)   --->   "%xor_ln526_22 = xor i1 %select_ln526, i1 1" [top.cpp:526->top.cpp:586]   --->   Operation 138 'xor' 'xor_ln526_22' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_28)   --->   "%or_ln526 = or i1 %tmp_53, i1 %xor_ln526_22" [top.cpp:526->top.cpp:586]   --->   Operation 139 'or' 'or_ln526' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln526_28)   --->   "%xor_ln526_23 = xor i1 %tmp_50, i1 1" [top.cpp:526->top.cpp:586]   --->   Operation 140 'xor' 'xor_ln526_23' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln526_28 = and i1 %or_ln526, i1 %xor_ln526_23" [top.cpp:526->top.cpp:586]   --->   Operation 141 'and' 'and_ln526_28' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln526_29 = and i1 %tmp_53, i1 %select_ln526_16" [top.cpp:526->top.cpp:586]   --->   Operation 142 'and' 'and_ln526_29' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln526_6)   --->   "%or_ln526_7 = or i1 %and_ln526_27, i1 %and_ln526_29" [top.cpp:526->top.cpp:586]   --->   Operation 143 'or' 'or_ln526_7' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln526_6)   --->   "%xor_ln526_24 = xor i1 %or_ln526_7, i1 1" [top.cpp:526->top.cpp:586]   --->   Operation 144 'xor' 'xor_ln526_24' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln526_6)   --->   "%and_ln526_30 = and i1 %tmp_50, i1 %xor_ln526_24" [top.cpp:526->top.cpp:586]   --->   Operation 145 'and' 'and_ln526_30' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln526_18)   --->   "%select_ln526_17 = select i1 %and_ln526_28, i24 8388607, i24 8388608" [top.cpp:526->top.cpp:586]   --->   Operation 146 'select' 'select_ln526_17' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln526_6 = or i1 %and_ln526_28, i1 %and_ln526_30" [top.cpp:526->top.cpp:586]   --->   Operation 147 'or' 'or_ln526_6' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln526_18 = select i1 %or_ln526_6, i24 %select_ln526_17, i24 %add_ln526" [top.cpp:526->top.cpp:586]   --->   Operation 148 'select' 'select_ln526_18' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] ( I:2.02ns O:2.02ns )   --->   "%write_ln586 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %inter_strm_4, i24 %select_ln526_18" [top.cpp:586]   --->   Operation 149 'write' 'write_ln586' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 2.02> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end54"   --->   Operation 150 'br' 'br_ln0' <Predicate = (icmp_ln577 & !empty_96 & !empty_99)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] ( I:2.02ns O:2.02ns )   --->   "%write_ln584 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %inter_strm_4, i24 %p_0_0_0261211_load" [top.cpp:584]   --->   Operation 151 'write' 'write_ln584' <Predicate = (icmp_ln577 & empty_99) | (icmp_ln577 & empty_96)> <Delay = 2.02> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 2.02> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 512> <FIFO>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln585 = br void %if.end54" [top.cpp:585]   --->   Operation 152 'br' 'br_ln585' <Predicate = (icmp_ln577 & empty_99) | (icmp_ln577 & empty_96)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.48ns)   --->   "%ret_ln590 = ret" [top.cpp:590]   --->   Operation 153 'ret' 'ret_ln590' <Predicate = (icmp_ln548)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.743ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'k_0215' [14]  (0.489 ns)
	'load' operation 17 bit ('k_0215_load', top.cpp:548) on local variable 'k_0215' [17]  (0.000 ns)
	'add' operation 16 bit ('out_idx', top.cpp:578) [44]  (1.016 ns)
	'icmp' operation 1 bit ('empty_97', top.cpp:578) [52]  (0.907 ns)
	'or' operation 1 bit ('empty_99', top.cpp:578) [54]  (0.331 ns)

 <State 2>: 3.700ns
The critical path consists of the following:
	'load' operation 24 bit ('line_buf_load', top.cpp:566) on array 'line_buf', top.cpp:540 [30]  (1.352 ns)
	'add' operation 26 bit ('add_ln524', top.cpp:524->top.cpp:586) [76]  (1.121 ns)
	'add' operation 39 bit ('sum_diag', top.cpp:524->top.cpp:586) [81]  (1.227 ns)

 <State 3>: 6.855ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln525_6', top.cpp:525->top.cpp:586) [88]  (3.925 ns)
	'add' operation 64 bit ('add_ln525', top.cpp:525->top.cpp:586) [90]  (1.456 ns)
	'add' operation 66 bit ('add_ln525_11', top.cpp:525->top.cpp:586) [92]  (1.474 ns)

 <State 4>: 6.150ns
The critical path consists of the following:
	'add' operation 39 bit ('out', top.cpp:525->top.cpp:586) [98]  (1.227 ns)
	'select' operation 40 bit ('out', top.cpp:525->top.cpp:586) [107]  (0.364 ns)
	'add' operation 24 bit ('add_ln526', top.cpp:526->top.cpp:586) [113]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln526', top.cpp:526->top.cpp:586) [115]  (0.000 ns)
	'and' operation 1 bit ('and_ln526', top.cpp:526->top.cpp:586) [116]  (0.331 ns)
	'select' operation 1 bit ('select_ln526', top.cpp:526->top.cpp:586) [123]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln526_22', top.cpp:526->top.cpp:586) [128]  (0.000 ns)
	'or' operation 1 bit ('or_ln526', top.cpp:526->top.cpp:586) [129]  (0.000 ns)
	'and' operation 1 bit ('and_ln526_28', top.cpp:526->top.cpp:586) [131]  (0.331 ns)
	'or' operation 1 bit ('or_ln526_6', top.cpp:526->top.cpp:586) [137]  (0.331 ns)
	'select' operation 24 bit ('select_ln526_18', top.cpp:526->top.cpp:586) [138]  (0.435 ns)
	fifo write operation ('write_ln586', top.cpp:586) on port 'inter_strm_4' (top.cpp:586) [139]  (2.022 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
