{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733160052475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733160052480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 22:50:52 2024 " "Processing started: Mon Dec 02 22:50:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733160052480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160052480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160052480 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733160053413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733160053414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflip-struct " "Found design unit 1: dflip-struct" {  } { { "dflip.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/dflip.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160073899 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflip " "Found entity 1: dflip" {  } { { "dflip.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/dflip.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160073899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160073899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zero_Check-struct " "Found design unit 1: Zero_Check-struct" {  } { { "Zero_Check.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Zero_Check.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160073936 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero_Check " "Found entity 1: Zero_Check" {  } { { "Zero_Check.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Zero_Check.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160073936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160073936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_16-struct " "Found design unit 1: XOR_16-struct" {  } { { "XOR_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/XOR_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160073971 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_16 " "Found entity 1: XOR_16" {  } { { "XOR_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/XOR_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160073971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160073971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-arch " "Found design unit 1: register_file-arch" {  } { { "register_file.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/register_file.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160073993 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/register_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160073993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160073993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16bit-arch " "Found design unit 1: register_16bit-arch" {  } { { "register_16bit.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/register_16bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074011 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/register_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_16-struct " "Found design unit 1: OR_16-struct" {  } { { "OR_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/OR_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074055 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_16 " "Found entity 1: OR_16" {  } { { "OR_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/OR_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_16-struct " "Found design unit 1: NOT_16-struct" {  } { { "NOT_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/NOT_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074098 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_16 " "Found entity 1: NOT_16" {  } { { "NOT_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/NOT_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_wide_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_wide_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_wide_8x1-arch " "Found design unit 1: mux_16_wide_8x1-arch" {  } { { "mux_16_wide_8x1.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/mux_16_wide_8x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074144 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_wide_8x1 " "Found entity 1: mux_16_wide_8x1" {  } { { "mux_16_wide_8x1.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/mux_16_wide_8x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_bit_wide_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_bit_wide_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_bit_wide_8x1-struct " "Found design unit 1: mux_16_bit_wide_8x1-struct" {  } { { "mux_16_bit_wide_8x1.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/mux_16_bit_wide_8x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074164 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_bit_wide_8x1 " "Found entity 1: mux_16_bit_wide_8x1" {  } { { "mux_16_bit_wide_8x1.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/mux_16_bit_wide_8x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_bit_wide_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_bit_wide_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_bit_wide_2x1-struct " "Found design unit 1: mux_16_bit_wide_2x1-struct" {  } { { "mux_16_bit_wide_2x1.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/mux_16_bit_wide_2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074214 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_bit_wide_2x1 " "Found entity 1: mux_16_bit_wide_2x1" {  } { { "mux_16_bit_wide_2x1.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/mux_16_bit_wide_2x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-struct " "Found design unit 1: multiplier-struct" {  } { { "multiplier.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074261 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kogge_stone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kogge_stone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kogge_stone-struct " "Found design unit 1: kogge_stone-struct" {  } { { "kogge_stone.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/kogge_stone.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074315 ""} { "Info" "ISGN_ENTITY_NAME" "1 kogge_stone " "Found entity 1: kogge_stone" {  } { { "kogge_stone.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/kogge_stone.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imply_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imply_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMPLY_16-struct " "Found design unit 1: IMPLY_16-struct" {  } { { "IMPLY_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/IMPLY_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074356 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMPLY_16 " "Found entity 1: IMPLY_16" {  } { { "IMPLY_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/IMPLY_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/Gates.vhdl" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-bhv " "Found design unit 1: fsm-bhv" {  } { { "fsm.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/fsm.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074427 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_16_wide_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux_16_wide_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_16_wide_8x1-arch " "Found design unit 1: demux_16_wide_8x1-arch" {  } { { "demux_16_wide_8x1.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/demux_16_wide_8x1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074477 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_16_wide_8x1 " "Found entity 1: demux_16_wide_8x1" {  } { { "demux_16_wide_8x1.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/demux_16_wide_8x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3x8-arch " "Found design unit 1: decoder_3x8-arch" {  } { { "decoder_3x8.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/decoder_3x8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074525 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3x8 " "Found entity 1: decoder_3x8" {  } { { "decoder_3x8.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/decoder_3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_16-struct " "Found design unit 1: AND_16-struct" {  } { { "AND_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/AND_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074571 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_16 " "Found entity 1: AND_16" {  } { { "AND_16.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/AND_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-struct " "Found design unit 1: alu-struct" {  } { { "alu.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074592 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor-struct " "Found design unit 1: adder_subtractor-struct" {  } { { "adder_subtractor.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/adder_subtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074639 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "adder_subtractor.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/adder_subtractor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8x1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8x1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_to_one_mux-struct " "Found design unit 1: eight_to_one_mux-struct" {  } { { "8x1_mux.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/8x1_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074685 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_to_one_mux " "Found entity 1: eight_to_one_mux" {  } { { "8x1_mux.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/8x1_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4x1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4x1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_to_one_mux-struct " "Found design unit 1: four_to_one_mux-struct" {  } { { "4x1_mux.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/4x1_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074704 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_to_one_mux " "Found entity 1: four_to_one_mux" {  } { { "4x1_mux.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/4x1_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2x1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2x1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_to_one_mux-struct " "Found design unit 1: two_to_one_mux-struct" {  } { { "2x1_mux.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/2x1_mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074748 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "2x1_mux.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/2x1_mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16_bit_wide_4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_16_bit_wide_4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_bit_wide_4x1-struct " "Found design unit 1: mux_16_bit_wide_4x1-struct" {  } { { "mux_16_bit_wide_4x1.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/mux_16_bit_wide_4x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074773 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_bit_wide_4x1 " "Found entity 1: mux_16_bit_wide_4x1" {  } { { "mux_16_bit_wide_4x1.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/mux_16_bit_wide_4x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074773 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"fsm\";  expecting \"component\" top_level.vhd(39) " "VHDL syntax error at top_level.vhd(39) near text \"fsm\";  expecting \"component\"" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 39 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074798 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"memory\";  expecting \"component\" top_level.vhd(71) " "VHDL syntax error at top_level.vhd(71) near text \"memory\";  expecting \"component\"" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074799 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(100) " "VHDL syntax error at top_level.vhd(100) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 100 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074800 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(100) " "VHDL syntax error at top_level.vhd(100) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 100 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074800 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(101) " "VHDL syntax error at top_level.vhd(101) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 101 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074800 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(101) " "VHDL syntax error at top_level.vhd(101) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 101 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074800 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(102) " "VHDL syntax error at top_level.vhd(102) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 102 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074801 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(102) " "VHDL syntax error at top_level.vhd(102) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 102 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074801 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(103) " "VHDL syntax error at top_level.vhd(103) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 103 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074801 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(103) " "VHDL syntax error at top_level.vhd(103) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 103 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074801 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(104) " "VHDL syntax error at top_level.vhd(104) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 104 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074801 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(104) " "VHDL syntax error at top_level.vhd(104) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 104 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074802 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(108) " "VHDL syntax error at top_level.vhd(108) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 108 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074802 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(109) " "VHDL syntax error at top_level.vhd(109) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 109 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074802 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(110) " "VHDL syntax error at top_level.vhd(110) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 110 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074802 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(111) " "VHDL syntax error at top_level.vhd(111) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 111 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074802 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(113) " "VHDL syntax error at top_level.vhd(113) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 113 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074802 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(115) " "VHDL syntax error at top_level.vhd(115) near text \",\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 115 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074803 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \"(\", or an identifier, or  unary operator top_level.vhd(115) " "VHDL syntax error at top_level.vhd(115) near text \")\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "top_level.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/top_level.vhd" 115 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 0 0 " "Found 0 design units, including 0 entities, in source file top_level.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-Behavioral " "Found design unit 1: memory-Behavioral" {  } { { "memory.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/memory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074827 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/amrut/Downloads/cpu/top_level/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733160074827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160074827 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733160075285 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 02 22:51:15 2024 " "Processing ended: Mon Dec 02 22:51:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733160075285 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733160075285 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733160075285 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733160075285 ""}
