Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: password.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "password.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "password"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : password
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\marco\Documents\XilinxProjects\porta\counter2_VHDL.vhd" into library work
Parsing entity <counter2_VHDL>.
Parsing architecture <Behavioral> of entity <counter2_vhdl>.
Parsing VHDL file "C:\Users\marco\Documents\XilinxProjects\porta\controllore.vhd" into library work
Parsing entity <controllore>.
Parsing architecture <Behavioral> of entity <controllore>.
Parsing VHDL file "C:\Users\marco\Documents\XilinxProjects\porta\password.vhd" into library work
Parsing entity <password>.
Parsing architecture <Behavioral> of entity <password>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <password> (architecture <Behavioral>) from library <work>.

Elaborating entity <controllore> (architecture <Behavioral>) from library <work>.

Elaborating entity <counter2_VHDL> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\marco\Documents\XilinxProjects\porta\password.vhd" Line 280: password_corretta should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\marco\Documents\XilinxProjects\porta\password.vhd" Line 285: password_corretta should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\marco\Documents\XilinxProjects\porta\password.vhd" Line 290: password_corretta should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <password>.
    Related source file is "C:\Users\marco\Documents\XilinxProjects\porta\password.vhd".
    Found 4-bit register for signal <stato_testbench>.
    Found 4-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 51                                             |
    | Inputs             | 10                                             |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_tastierino_bug_OR_9_o (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | stato_iniziale                                 |
    | Power Up State     | stato_iniziale                                 |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <porta_aperta> created at line 142.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred  36 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <password> synthesized.

Synthesizing Unit <controllore>.
    Related source file is "C:\Users\marco\Documents\XilinxProjects\porta\controllore.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <controllore> synthesized.

Synthesizing Unit <counter2_VHDL>.
    Related source file is "C:\Users\marco\Documents\XilinxProjects\porta\counter2_VHDL.vhd".
    Found 2-bit register for signal <temp>.
    Found 2-bit adder for signal <temp[0]_GND_7_o_add_1_OUT> created at line 53.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <counter2_VHDL> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Registers                                            : 3
 1-bit register                                        : 1
 2-bit register                                        : 1
 4-bit register                                        : 1
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 35
 1-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter2_VHDL>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <counter2_VHDL> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 35
 1-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:4]> with user encoding.
------------------------------------
 State                  | Encoding
------------------------------------
 stato_iniziale         | 0000
 stato_lettura1         | 0001
 stato_attesa_rilascio1 | 0010
 stato_lettura2         | 0011
 stato_attesa_rilascio2 | 0100
 stato_lettura3         | 0101
 stato_attesa_rilascio3 | 0110
 stato_lettura4         | 0111
 stato_attesa_rilascio4 | 1000
 stato_porta_aperta     | 1001
------------------------------------

Optimizing unit <password> ...
INFO:Xst:2261 - The FF/Latch <stato_testbench_3> in Unit <password> is equivalent to the following FF/Latch, which will be removed : <current_state_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <stato_testbench_0> in Unit <password> is equivalent to the following FF/Latch, which will be removed : <current_state_FSM_FFd4> 
INFO:Xst:2261 - The FF/Latch <stato_testbench_1> in Unit <password> is equivalent to the following FF/Latch, which will be removed : <current_state_FSM_FFd3> 
INFO:Xst:2261 - The FF/Latch <stato_testbench_2> in Unit <password> is equivalent to the following FF/Latch, which will be removed : <current_state_FSM_FFd2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block password, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7
 Flip-Flops                                            : 7

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : password.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 26
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 3
#      LUT5                        : 7
#      LUT6                        : 10
#      MUXF7                       : 3
# FlipFlops/Latches                : 7
#      FD                          : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 10
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:               7  out of   4800     0%  
 Number of Slice LUTs:                   23  out of   2400     0%  
    Number used as Logic:                23  out of   2400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     23
   Number with an unused Flip Flop:      16  out of     23    69%  
   Number with an unused LUT:             0  out of     23     0%  
   Number of fully used LUT-FF pairs:     7  out of     23    30%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    102    18%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.023ns (Maximum Frequency: 330.852MHz)
   Minimum input arrival time before clock: 5.736ns
   Maximum output required time after clock: 5.126ns
   Maximum combinational path delay: 7.502ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.023ns (frequency: 330.852MHz)
  Total number of paths / destination ports: 63 / 7
-------------------------------------------------------------------------
Delay:               3.023ns (Levels of Logic = 3)
  Source:            contatore_tentativi/temp_0 (FF)
  Destination:       controllore_inserimento/q (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: contatore_tentativi/temp_0 to controllore_inserimento/q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.002  contatore_tentativi/temp_0 (contatore_tentativi/temp_0)
     LUT3:I0->O            1   0.205   0.924  Mmux_rst_controllore1_SW0 (N2)
     LUT6:I1->O            1   0.203   0.000  controllore_inserimento/q_rstpot_G (N17)
     MUXF7:I1->O           1   0.140   0.000  controllore_inserimento/q_rstpot (controllore_inserimento/q_rstpot)
     FD:D                      0.102          controllore_inserimento/q
    ----------------------------------------
    Total                      3.023ns (1.097ns logic, 1.926ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 109 / 7
-------------------------------------------------------------------------
Offset:              5.736ns (Levels of Logic = 5)
  Source:            col<2> (PAD)
  Destination:       stato_testbench_0 (FF)
  Destination Clock: clk rising

  Data Path: col<2> to stato_testbench_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.845  col_2_IBUF (col_2_IBUF)
     LUT3:I0->O            3   0.205   0.995  GND_4_o_col[2]_equal_52_o<2>1 (GND_4_o_col[2]_equal_52_o)
     LUT5:I0->O            1   0.203   0.827  rst_tastierino_bug_OR_9_o_SW0 (N01)
     LUT6:I2->O            4   0.203   0.931  rst_tastierino_bug_OR_9_o (rst_tastierino_bug_OR_9_o)
     LUT5:I1->O            1   0.203   0.000  current_state_FSM_FFd4-In5 (next_state[3]_GND_4_o_mux_5_OUT[0])
     FD:D                      0.102          stato_testbench_0
    ----------------------------------------
    Total                      5.736ns (2.138ns logic, 3.598ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 8
-------------------------------------------------------------------------
Offset:              5.126ns (Levels of Logic = 2)
  Source:            stato_testbench_0 (FF)
  Destination:       porta_aperta (PAD)
  Source Clock:      clk rising

  Data Path: stato_testbench_0 to porta_aperta
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   1.326  stato_testbench_0 (stato_testbench_0)
     LUT6:I1->O            1   0.203   0.579  Mmux_porta_aperta21 (porta_aperta_OBUF)
     OBUF:I->O                 2.571          porta_aperta_OBUF (porta_aperta)
    ----------------------------------------
    Total                      5.126ns (3.221ns logic, 1.905ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9 / 1
-------------------------------------------------------------------------
Delay:               7.502ns (Levels of Logic = 5)
  Source:            col<2> (PAD)
  Destination:       porta_aperta (PAD)

  Data Path: col<2> to porta_aperta
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.845  col_2_IBUF (col_2_IBUF)
     LUT3:I0->O            3   0.205   0.898  GND_4_o_col[2]_equal_52_o<2>1 (GND_4_o_col[2]_equal_52_o)
     LUT5:I1->O            7   0.203   0.774  current_state_FSM_FFd1-In11 (current_state_FSM_FFd1-In1)
     LUT6:I5->O            1   0.205   0.579  Mmux_porta_aperta21 (porta_aperta_OBUF)
     OBUF:I->O                 2.571          porta_aperta_OBUF (porta_aperta)
    ----------------------------------------
    Total                      7.502ns (4.406ns logic, 3.096ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.023|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.34 secs
 
--> 

Total memory usage is 4510216 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    4 (   0 filtered)

