#-----------------------------------------------------------
# xsim v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Apr 30 10:30:26 2025
# Process ID: 14844
# Current directory: C:/Users/joaoc/Documents/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/hls_component/axil_macc/hls/sim/verilog
# Command line: xsim.exe -source {xsim.dir/axil_macc/xsim_script.tcl}
# Log file: C:/Users/joaoc/Documents/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/hls_component/axil_macc/hls/sim/verilog/xsim.log
# Journal file: C:/Users/joaoc/Documents/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/hls_component/axil_macc/hls/sim/verilog\xsim.jou
# Running On        :JD_Laptop
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :26100
# Processor Detail  :Intel(R) Core(TM) i7-9750H CPU @ 2.60GHz
# CPU Frequency     :2592 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :34223 MB
# Swap memory       :2147 MB
# Total Virtual     :36371 MB
# Available Virtual :14012 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/axil_macc/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
current_fileset: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1534.059 ; gain = 343.184
# xsim {axil_macc} -view {{axil_macc_dataflow_ana.wcfg}} -tclbatch {axil_macc.tcl} -protoinst {axil_macc.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file axil_macc.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_axil_macc_top/AESL_inst_axil_macc//AESL_inst_axil_macc_activity
Time resolution is 1 ps
open_wave_config axil_macc_dataflow_ana.wcfg
source axil_macc.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set a__b__c__instr__return_group [add_wave_group a__b__c__instr__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/interrupt -into $a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_BRESP -into $a__b__c__instr__return_group -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_BREADY -into $a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_BVALID -into $a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_RRESP -into $a__b__c__instr__return_group -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_RDATA -into $a__b__c__instr__return_group -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_RREADY -into $a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_RVALID -into $a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_ARREADY -into $a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_ARVALID -into $a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_ARADDR -into $a__b__c__instr__return_group -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_WSTRB -into $a__b__c__instr__return_group -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_WDATA -into $a__b__c__instr__return_group -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_WREADY -into $a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_WVALID -into $a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_AWREADY -into $a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_AWVALID -into $a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/s_axi_BUS1_AWADDR -into $a__b__c__instr__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/ap_done -into $blocksiggroup
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/ap_idle -into $blocksiggroup
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/ap_ready -into $blocksiggroup
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_axil_macc_top/AESL_inst_axil_macc/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_axil_macc_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_axil_macc_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_axil_macc_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_axil_macc_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_axil_macc_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_axil_macc_top/LENGTH_c -into $tb_portdepth_group -radix hex
## add_wave /apatb_axil_macc_top/LENGTH_instr -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_a__b__c__instr__return_group [add_wave_group a__b__c__instr__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_axil_macc_top/BUS1_INTERRUPT -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/BUS1_BRESP -into $tb_a__b__c__instr__return_group -radix hex
## add_wave /apatb_axil_macc_top/BUS1_BREADY -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/BUS1_BVALID -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/BUS1_RRESP -into $tb_a__b__c__instr__return_group -radix hex
## add_wave /apatb_axil_macc_top/BUS1_RDATA -into $tb_a__b__c__instr__return_group -radix hex
## add_wave /apatb_axil_macc_top/BUS1_RREADY -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/BUS1_RVALID -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/BUS1_ARREADY -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/BUS1_ARVALID -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/BUS1_ARADDR -into $tb_a__b__c__instr__return_group -radix hex
## add_wave /apatb_axil_macc_top/BUS1_WSTRB -into $tb_a__b__c__instr__return_group -radix hex
## add_wave /apatb_axil_macc_top/BUS1_WDATA -into $tb_a__b__c__instr__return_group -radix hex
## add_wave /apatb_axil_macc_top/BUS1_WREADY -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/BUS1_WVALID -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/BUS1_AWREADY -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/BUS1_AWVALID -into $tb_a__b__c__instr__return_group -color #ffff00 -radix hex
## add_wave /apatb_axil_macc_top/BUS1_AWADDR -into $tb_a__b__c__instr__return_group -radix hex
## save_wave_config axil_macc.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10 [0.00%] @ "125000"
// RTL Simulation : 1 / 10 [333.33%] @ "635000"
// RTL Simulation : 2 / 10 [333.33%] @ "1135000"
// RTL Simulation : 3 / 10 [333.33%] @ "1635000"
// RTL Simulation : 4 / 10 [333.33%] @ "2135000"
// RTL Simulation : 5 / 10 [333.33%] @ "2635000"
// RTL Simulation : 6 / 10 [333.33%] @ "3135000"
// RTL Simulation : 7 / 10 [333.33%] @ "3635000"
// RTL Simulation : 8 / 10 [333.33%] @ "4135000"
// RTL Simulation : 9 / 10 [333.33%] @ "4635000"
// RTL Simulation : 10 / 10 [100.00%] @ "5135000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5195 ns : File "C:/Users/joaoc/Documents/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/hls_component/axil_macc/hls/sim/verilog/axil_macc.autotb.v" Line 289
xsim: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1622.461 ; gain = 88.402
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting xsim at Wed Apr 30 10:36:50 2025...
