#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Sep 27 18:08:21 2020
# Process ID: 2590297
# Current directory: /home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/design_1_linearStretch_0_1_synth_1
# Command line: vivado -log design_1_linearStretch_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_linearStretch_0_1.tcl
# Log file: /home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/design_1_linearStretch_0_1_synth_1/design_1_linearStretch_0_1.vds
# Journal file: /home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/design_1_linearStretch_0_1_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_linearStretch_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/NewIP/ILI9341StreamLCD/ILI9341StreamLCD_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/NewIP/BinData'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/NewIP/PixelCorrectionHls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/NewIP/PDFCumulativeCalc/PDFCalcCumulative'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/testhls/axistream/AxiStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/testhls/axilite/AxiDemo_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/NewIP/LinearStretchHls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/customip/ClockDivider'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/customip/ATM0280B44Display'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/IRGainOffsetCorrectionHLS/IRGainOffsetCorrectionHLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:lib_pkg:1.0'. The one found in IP location '/home/jacob/Documents/customip/ATM0280B44Display/ATM0280B44Display.srcs/sources_1/lib_pkg_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:lib_srl_fifo:1.0'. The one found in IP location '/home/jacob/Documents/customip/ATM0280B44Display/ATM0280B44Display.srcs/sources_1/lib_srl_fifo_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_master_burst:2.0'. The one found in IP location '/home/jacob/Documents/customip/ATM0280B44Display/ATM0280B44Display.srcs/sources_1/axi_master_burst_v2_0' will take precedence over the same IP in the Xilinx installed IP.
Command: synth_design -top design_1_linearStretch_0_1 -part xc7a12tcsg325-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Device 21-403] Loading part xc7a12tcsg325-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2590461
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2122.340 ; gain = 0.000 ; free physical = 748 ; free virtual = 2862
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_linearStretch_0_1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_linearStretch_0_1/synth/design_1_linearStretch_0_1.vhd:99]
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'linearStretch' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:12' bound to instance 'U0' of component 'linearStretch' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_linearStretch_0_1/synth/design_1_linearStretch_0_1.vhd:204]
INFO: [Synth 8-638] synthesizing module 'linearStretch' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:58]
	Parameter C_S_AXI_CRTL_BUS_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_CRTL_BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'linearStretch_CRTL_BUS_s_axi' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_CRTL_BUS_s_axi.vhd:9' bound to instance 'linearStretch_CRTL_BUS_s_axi_U' of component 'linearStretch_CRTL_BUS_s_axi' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:321]
INFO: [Synth 8-638] synthesizing module 'linearStretch_CRTL_BUS_s_axi' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_CRTL_BUS_s_axi.vhd:67]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'linearStretch_CRTL_BUS_s_axi' (1#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_CRTL_BUS_s_axi.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 21 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'linearStretch_udibkb' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_udibkb.vhd:199' bound to instance 'linearStretch_udibkb_U1' of component 'linearStretch_udibkb' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:353]
INFO: [Synth 8-638] synthesizing module 'linearStretch_udibkb' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_udibkb.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 21 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 17 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 17 - type: integer 
	Parameter out_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'linearStretch_udibkb_div' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_udibkb.vhd:102' bound to instance 'linearStretch_udibkb_div_U' of component 'linearStretch_udibkb_div' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_udibkb.vhd:240]
INFO: [Synth 8-638] synthesizing module 'linearStretch_udibkb_div' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_udibkb.vhd:119]
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 17 - type: integer 
	Parameter out_WIDTH bound to: 15 - type: integer 
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 17 - type: integer 
	Parameter out_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'linearStretch_udibkb_div_u' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_udibkb.vhd:9' bound to instance 'linearStretch_udibkb_div_u_0' of component 'linearStretch_udibkb_div_u' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_udibkb.vhd:146]
INFO: [Synth 8-638] synthesizing module 'linearStretch_udibkb_div_u' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_udibkb.vhd:34]
	Parameter in0_WIDTH bound to: 17 - type: integer 
	Parameter in1_WIDTH bound to: 17 - type: integer 
	Parameter out_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'linearStretch_udibkb_div_u' (2#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_udibkb.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'linearStretch_udibkb_div' (3#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_udibkb.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'linearStretch_udibkb' (4#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_udibkb.vhd:217]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'linearStretch_mulcud' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_mulcud.vhd:31' bound to instance 'linearStretch_mulcud_U2' of component 'linearStretch_mulcud' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:370]
INFO: [Synth 8-638] synthesizing module 'linearStretch_mulcud' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_mulcud.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'linearStretch_mulcud_DSP48_0' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_mulcud.vhd:6' bound to instance 'linearStretch_mulcud_DSP48_0_U' of component 'linearStretch_mulcud_DSP48_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_mulcud.vhd:55]
INFO: [Synth 8-638] synthesizing module 'linearStretch_mulcud_DSP48_0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_mulcud.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'linearStretch_mulcud_DSP48_0' (5#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_mulcud.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'linearStretch_mulcud' (6#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_mulcud.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'linearStretch_mulcud' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch_mulcud.vhd:31' bound to instance 'linearStretch_mulcud_U3' of component 'linearStretch_mulcud' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:382]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_Frame_V_data_V_U' of component 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:394]
INFO: [Synth 8-638] synthesizing module 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf' (7#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf' (8#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_Frame_V_keep_V_U' of component 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:408]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized0' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized0' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized0' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized1' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_Frame_V_strb_V_U' of component 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:422]
	Parameter DataWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_Frame_V_user_V_U' of component 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:436]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized3' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized1' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized1' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized1' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized3' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_Frame_V_last_V_U' of component 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:450]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized5' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized2' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized2' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized2' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized5' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_Frame_V_id_V_U' of component 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:464]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized7' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter W bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized3' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized3' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized3' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized3' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized7' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_Frame_V_dest_V_U' of component 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:478]
INFO: [Synth 8-638] synthesizing module 'regslice_both__parameterized9' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'ibuf' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:575' bound to instance 'ibuf_inst' of component 'ibuf' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:65]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_ibuf__parameterized4' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_ibuf__parameterized4' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:587]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'obuf' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:620' bound to instance 'obuf_inst' of component 'obuf' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:76]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_obuf__parameterized4' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:632]
	Parameter W bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_obuf__parameterized4' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:632]
INFO: [Synth 8-256] done synthesizing module 'regslice_both__parameterized9' (9#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:22]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_Output_V_data_V_U' of component 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:492]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_Output_V_keep_V_U' of component 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:506]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_Output_V_strb_V_U' of component 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:520]
	Parameter DataWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_Output_V_user_V_U' of component 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:534]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_Output_V_last_V_U' of component 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:548]
	Parameter DataWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_Output_V_id_V_U' of component 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:562]
	Parameter DataWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'regslice_both' declared at '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/regslice_core.vhd:7' bound to instance 'regslice_both_Output_V_dest_V_U' of component 'regslice_both' [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:576]
INFO: [Synth 8-256] done synthesizing module 'linearStretch' (10#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ipshared/ebe7/hdl/vhdl/linearStretch.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_linearStretch_0_1' (11#1) [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_linearStretch_0_1/synth/design_1_linearStretch_0_1.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2122.340 ; gain = 0.000 ; free physical = 843 ; free virtual = 2960
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2122.340 ; gain = 0.000 ; free physical = 839 ; free virtual = 2956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2122.340 ; gain = 0.000 ; free physical = 839 ; free virtual = 2956
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2122.340 ; gain = 0.000 ; free physical = 831 ; free virtual = 2949
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_linearStretch_0_1/constraints/linearStretch_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.srcs/sources_1/bd/design_1/ip/design_1_linearStretch_0_1/constraints/linearStretch_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/design_1_linearStretch_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/design_1_linearStretch_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.059 ; gain = 0.000 ; free physical = 735 ; free virtual = 2863
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2284.059 ; gain = 0.000 ; free physical = 735 ; free virtual = 2863
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 800 ; free virtual = 2932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12tcsg325-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 800 ; free virtual = 2932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/design_1_linearStretch_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 800 ; free virtual = 2932
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'linearStretch_CRTL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'linearStretch_CRTL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'linearStretch_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'linearStretch_CRTL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 786 ; free virtual = 2919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               33 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 3     
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   33 Bit        Muxes := 2     
	   3 Input   23 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
	  24 Input   23 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 60    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP tmp_1_reg_408_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_1_reg_408_reg is absorbed into DSP tmp_1_reg_408_reg.
DSP Report: operator linearStretch_mulcud_U2/linearStretch_mulcud_DSP48_0_U/p_cvt is absorbed into DSP tmp_1_reg_408_reg.
DSP Report: Generating DSP tmp_4_reg_415_reg, operation Mode is: (A*B)'.
DSP Report: register tmp_4_reg_415_reg is absorbed into DSP tmp_4_reg_415_reg.
DSP Report: operator linearStretch_mulcud_U3/linearStretch_mulcud_DSP48_0_U/p_cvt is absorbed into DSP tmp_4_reg_415_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 765 ; free virtual = 2903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|linearStretch | (A*B)'      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|linearStretch | (A*B)'      | 16     | 16     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 617 ; free virtual = 2762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 615 ; free virtual = 2760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 610 ; free virtual = 2755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 610 ; free virtual = 2755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 610 ; free virtual = 2755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 610 ; free virtual = 2755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 610 ; free virtual = 2755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 610 ; free virtual = 2755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 610 ; free virtual = 2755
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    24|
|2     |DSP48E1 |     2|
|3     |LUT1    |     3|
|4     |LUT2    |   110|
|5     |LUT3    |   148|
|6     |LUT4    |    61|
|7     |LUT5    |    36|
|8     |LUT6    |    49|
|9     |FDRE    |   468|
|10    |FDSE    |    17|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 610 ; free virtual = 2755
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2284.059 ; gain = 0.000 ; free physical = 670 ; free virtual = 2815
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2284.059 ; gain = 161.719 ; free physical = 670 ; free virtual = 2815
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2284.059 ; gain = 0.000 ; free physical = 741 ; free virtual = 2886
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2295.035 ; gain = 0.000 ; free physical = 689 ; free virtual = 2834
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2295.035 ; gain = 172.789 ; free physical = 832 ; free virtual = 2978
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/design_1_linearStretch_0_1_synth_1/design_1_linearStretch_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_linearStretch_0_1, cache-ID = e2c0f066305604a8
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/ArtixIRDevBoard/hardwareprj/ArtixIRDevBoard.runs/design_1_linearStretch_0_1_synth_1/design_1_linearStretch_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_linearStretch_0_1_utilization_synth.rpt -pb design_1_linearStretch_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 27 18:08:54 2020...
