<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>myip</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_bram_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_bram_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_BRAM_CLK.ASSOCIATED_RESET">m00_bram_rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_bram</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_wrdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_rddata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_we</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_bram_addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:description>BRAM_CTRL</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_BRAM.MASTER_TYPE"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3db2286d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>myip_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3db2286d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>28d28eb2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7bea7383</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m00_bram_addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_wrdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_rddata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_bram_we</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_BRAM_WE_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_BRAM_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 Bram Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_BRAM_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_BRAM_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 Bram Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_BRAM_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_BRAM_WE_WIDTH</spirit:name>
        <spirit:displayName>C M00 Bram We Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_BRAM_WE_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/my_pe.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/my_pe_array.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7942eab6</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="floating_point" xilinx:version="7.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/my_pe.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/my_pe_array.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/myip_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_floating_point_7_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="floating_point" xilinx:version="7.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/data/myip.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/data/myip.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/src/myip.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/src/myip.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/myip_v1_0/src/myip_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/myip_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7bea7383</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">myip_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_BRAM_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 Bram Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_BRAM_ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_BRAM_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Bram Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_BRAM_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_BRAM_WE_WIDTH</spirit:name>
      <spirit:displayName>C M00 Bram We Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_BRAM_WE_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>myip_v1.0</xilinx:displayName>
      <xilinx:coreRevision>22</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-06-13T07:48:45Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="user.org:user:myip:1.0_ARCHIVE_LOCATION">/home/ltmin/vivado_prj/zed/hsd2017/lab7/lab7_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c217194_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@448c4ac1_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c386b43_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604196f2_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3477617d_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d810568_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444e5b3b_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51b4c1d7_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab06c60_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25d34532_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43bd39b8_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbcfdf7_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fac2601_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b6be5e_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a62bbf_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53505e89_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e97c14d_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45c94e14_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3f0c8f_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629645d1_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7314c28b_ARCHIVE_LOCATION">c:/Users/CMA/lab10_6/lab10_git/lab10_ip_repo.tar/lab10_ip_repo/myip_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fff7f3_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77707bb9_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fec6a1e_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2133c29a_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b822fc_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9a6681_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e462df3_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ed1afe_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b37bf8_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5301759a_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491c0288_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2fd917_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73dcd0d1_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305fe130_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a79da01_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc8697a_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efea869_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31052c93_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e695b4b_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ad3d26a_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce8d92d_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4082a8_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3844ff36_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33712307_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8901e8_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d14bfcd_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bc22f99_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7537f2c_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1681fa94_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784d6363_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fbe32c4_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b1bdf9_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff60a12_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@591151e8_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7846b858_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8d7b99_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3795a637_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@709605a_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6711312b_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de9539a_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ff46a0e_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4deb278_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb6268f_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@284412bd_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b160bb3_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a572021_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43bff366_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@366aad83_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9d6292_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc6df6c_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca21195_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6636d685_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54132d9e_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7320a898_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675f24f4_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7448f8d2_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753003e6_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@298f73f4_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f0c1e0_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434b4230_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376521f4_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24302171_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d946abc_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40cd33d0_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d7f12e_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b00cef_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df9192a_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67da044c_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5780b2fc_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77a09283_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2bd635_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337002e5_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50dabde9_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@584b05a2_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ffc63fe_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b322cab_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d0e63d_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477b6f3d_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c82750_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9619f_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329ed477_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523d3a04_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25466f60_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba8efd2_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32dee58f_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4530983e_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7b8027_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6292f25b_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10475f9_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c6e4907_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec90a60_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a073857_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e767c0_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3adaf1a7_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2146357d_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15246a48_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f2e102_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306aaa03_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39505f52_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d372611_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356726f_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a3e2fcb_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409fcf50_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169cac60_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57281fdc_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5a8b11_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4873f5fc_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40767f59_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57659b76_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd88caa_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559a6cf0_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f8b6bf_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72016269_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4113cf_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c8926d_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@80193e6_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e98da4_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0dbc6_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b21a0e6_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6aa903_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6f281a_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bfdb5b5_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61260947_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@580519e5_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279389f9_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63721f8c_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab5cfdd_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec20e08_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2463c1_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2963a3ab_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b1646b_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc7462b_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a1ff44_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ef3064_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f39c3_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15724dba_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761fb1ea_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2234acfb_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42fdd0ae_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46004394_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b0f97a_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c68f545_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33790a00_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e2e6b42_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f498a72_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fce8fb1_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7699498e_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612c7267_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d10e33_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@511aeef5_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@585078c4_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23906d74_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da0b8d0_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24567c5d_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abb98d6_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4b59e1_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a5189b_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d3921_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409fc2df_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a44d031_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f1bea2_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a8a6b_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c7dfe6_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7ca0e6_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae22991_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6962ebee_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3042b16f_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6fe5e1_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341c616f_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c205385_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15acbdc2_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa35e2b_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46be7cc5_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a68017_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156c38ac_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6193f96b_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1036cfce_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547dc6d7_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36dae599_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2668ca98_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da536fd_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c99c6b_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197eef0d_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7360a44f_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45437ea8_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363b6c2d_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d5154_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbd6e27_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611d2a43_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a7376e8_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498a4d2_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141ab824_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8ce288_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc8f341_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec71a67_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3220a391_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2b23fe_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77194b8a_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594056d7_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6558a8eb_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214b2038_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b9d44_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0f6731_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fba1c8_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7611e08_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed498db_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@563bf61f_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5157dcaa_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2afdea_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@370a2c9_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36956fa1_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9a04a5_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c9feae_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38454ac_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30750e9d_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a4dfad6_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12cecb56_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7691985f_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a813d91_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43131c09_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d1434d_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3190ea_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe1e265_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5496d69_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ed92_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f020e43_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6955ec_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e90596e_ARCHIVE_LOCATION">d:/HSD_SNU_2021/project_opt1_quant/HW_Quantization/custom_ip</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="018a26b5"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b6f6d6c7"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4ad72740"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="850261f6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0ccfb5b7"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
