Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/User/Desktop/Lab07-HeliaSadatHashemipour-9831106/dual-port-ram/dual_port_ram_tb_isim_beh.exe -prj C:/Users/User/Desktop/Lab07-HeliaSadatHashemipour-9831106/dual-port-ram/dual_port_ram_tb_beh.prj work.dual_port_ram_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/User/Desktop/Lab07-HeliaSadatHashemipour-9831106/dual-port-ram/dual_port_ram.vhd" into library work
Parsing VHDL file "C:/Users/User/Desktop/Lab07-HeliaSadatHashemipour-9831106/dual-port-ram/dual-port-ram-tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package math_real
Compiling architecture behavioral of entity dual_port_ram [\dual_port_ram(32,5,5)\]
Compiling architecture behavior of entity dual_port_ram_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable C:/Users/User/Desktop/Lab07-HeliaSadatHashemipour-9831106/dual-port-ram/dual_port_ram_tb_isim_beh.exe
Fuse Memory Usage: 36580 KB
Fuse CPU Usage: 859 ms
