
build/oroca_bldc.elf:     file format elf32-littlearm


Disassembly of section .text:

0800c000 <Reset_Handler>:
 800c000:	b672      	cpsid	i
 800c002:	4833      	ldr	r0, [pc, #204]	; (800c0d0 <endfiniloop+0x4>)
 800c004:	f380 8809 	msr	PSP, r0
 800c008:	f240 0000 	movw	r0, #0
 800c00c:	f2cc 0000 	movt	r0, #49152	; 0xc000
 800c010:	f64e 7134 	movw	r1, #61236	; 0xef34
 800c014:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800c018:	6008      	str	r0, [r1, #0]
 800c01a:	f3bf 8f4f 	dsb	sy
 800c01e:	f3bf 8f6f 	isb	sy
 800c022:	f240 0000 	movw	r0, #0
 800c026:	f2c0 00f0 	movt	r0, #240	; 0xf0
 800c02a:	f64e 5188 	movw	r1, #60808	; 0xed88
 800c02e:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800c032:	6008      	str	r0, [r1, #0]
 800c034:	f3bf 8f4f 	dsb	sy
 800c038:	f3bf 8f6f 	isb	sy
 800c03c:	f04f 0000 	mov.w	r0, #0
 800c040:	eee1 0a10 	vmsr	fpscr, r0
 800c044:	f64e 713c 	movw	r1, #61244	; 0xef3c
 800c048:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800c04c:	6008      	str	r0, [r1, #0]
 800c04e:	2006      	movs	r0, #6
 800c050:	f380 8814 	msr	CONTROL, r0
 800c054:	f3bf 8f6f 	isb	sy
 800c058:	f000 fc92 	bl	800c980 <__core_init>
 800c05c:	f003 faf0 	bl	800f640 <__early_init>
 800c060:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
 800c064:	491b      	ldr	r1, [pc, #108]	; (800c0d4 <endfiniloop+0x8>)
 800c066:	4a1c      	ldr	r2, [pc, #112]	; (800c0d8 <endfiniloop+0xc>)

0800c068 <msloop>:
 800c068:	4291      	cmp	r1, r2
 800c06a:	bf3c      	itt	cc
 800c06c:	f841 0b04 	strcc.w	r0, [r1], #4
 800c070:	e7fa      	bcc.n	800c068 <msloop>
 800c072:	491a      	ldr	r1, [pc, #104]	; (800c0dc <endfiniloop+0x10>)
 800c074:	4a16      	ldr	r2, [pc, #88]	; (800c0d0 <endfiniloop+0x4>)

0800c076 <psloop>:
 800c076:	4291      	cmp	r1, r2
 800c078:	bf3c      	itt	cc
 800c07a:	f841 0b04 	strcc.w	r0, [r1], #4
 800c07e:	e7fa      	bcc.n	800c076 <psloop>
 800c080:	4917      	ldr	r1, [pc, #92]	; (800c0e0 <endfiniloop+0x14>)
 800c082:	4a18      	ldr	r2, [pc, #96]	; (800c0e4 <endfiniloop+0x18>)
 800c084:	4b18      	ldr	r3, [pc, #96]	; (800c0e8 <endfiniloop+0x1c>)

0800c086 <dloop>:
 800c086:	429a      	cmp	r2, r3
 800c088:	bf3e      	ittt	cc
 800c08a:	f851 0b04 	ldrcc.w	r0, [r1], #4
 800c08e:	f842 0b04 	strcc.w	r0, [r2], #4
 800c092:	e7f8      	bcc.n	800c086 <dloop>
 800c094:	2000      	movs	r0, #0
 800c096:	4915      	ldr	r1, [pc, #84]	; (800c0ec <endfiniloop+0x20>)
 800c098:	4a15      	ldr	r2, [pc, #84]	; (800c0f0 <endfiniloop+0x24>)

0800c09a <bloop>:
 800c09a:	4291      	cmp	r1, r2
 800c09c:	bf3c      	itt	cc
 800c09e:	f841 0b04 	strcc.w	r0, [r1], #4
 800c0a2:	e7fa      	bcc.n	800c09a <bloop>
 800c0a4:	f000 fc74 	bl	800c990 <__late_init>
 800c0a8:	4c12      	ldr	r4, [pc, #72]	; (800c0f4 <endfiniloop+0x28>)
 800c0aa:	4d13      	ldr	r5, [pc, #76]	; (800c0f8 <endfiniloop+0x2c>)

0800c0ac <initloop>:
 800c0ac:	42ac      	cmp	r4, r5
 800c0ae:	da03      	bge.n	800c0b8 <endinitloop>
 800c0b0:	f854 1b04 	ldr.w	r1, [r4], #4
 800c0b4:	4788      	blx	r1
 800c0b6:	e7f9      	b.n	800c0ac <initloop>

0800c0b8 <endinitloop>:
 800c0b8:	f005 fc1a 	bl	80118f0 <main>
 800c0bc:	4c0f      	ldr	r4, [pc, #60]	; (800c0fc <endfiniloop+0x30>)
 800c0be:	4d10      	ldr	r5, [pc, #64]	; (800c100 <endfiniloop+0x34>)

0800c0c0 <finiloop>:
 800c0c0:	42ac      	cmp	r4, r5
 800c0c2:	da03      	bge.n	800c0cc <endfiniloop>
 800c0c4:	f854 1b04 	ldr.w	r1, [r4], #4
 800c0c8:	4788      	blx	r1
 800c0ca:	e7f9      	b.n	800c0c0 <finiloop>

0800c0cc <endfiniloop>:
 800c0cc:	f000 bc68 	b.w	800c9a0 <__default_exit>
 800c0d0:	20000800 	.word	0x20000800
 800c0d4:	20000000 	.word	0x20000000
 800c0d8:	20000400 	.word	0x20000400
 800c0dc:	20000400 	.word	0x20000400
 800c0e0:	08012fd0 	.word	0x08012fd0
 800c0e4:	20000800 	.word	0x20000800
 800c0e8:	20000c6c 	.word	0x20000c6c
 800c0ec:	20000c70 	.word	0x20000c70
 800c0f0:	200049f8 	.word	0x200049f8
 800c0f4:	0800c000 	.word	0x0800c000
 800c0f8:	0800c000 	.word	0x0800c000
 800c0fc:	0800c000 	.word	0x0800c000
 800c100:	0800c000 	.word	0x0800c000
	...

0800c110 <_port_switch>:
 800c110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c114:	ed2d 8a10 	vpush	{s16-s31}
 800c118:	f8c1 d00c 	str.w	sp, [r1, #12]
 800c11c:	f8d0 d00c 	ldr.w	sp, [r0, #12]
 800c120:	ecbd 8a10 	vpop	{s16-s31}
 800c124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c128 <_port_thread_start>:
 800c128:	2300      	movs	r3, #0
 800c12a:	f383 8811 	msr	BASEPRI, r3
 800c12e:	4628      	mov	r0, r5
 800c130:	47a0      	blx	r4
 800c132:	2000      	movs	r0, #0
 800c134:	f000 ff04 	bl	800cf40 <chThdExit>

0800c138 <_port_switch_from_isr>:
 800c138:	f000 fe62 	bl	800ce00 <chSchDoReschedule>

0800c13c <_port_exit_from_isr>:
 800c13c:	df00      	svc	0
 800c13e:	e7fe      	b.n	800c13e <_port_exit_from_isr+0x2>

0800c140 <__aeabi_drsub>:
 800c140:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800c144:	e002      	b.n	800c14c <__adddf3>
 800c146:	bf00      	nop

0800c148 <__aeabi_dsub>:
 800c148:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800c14c <__adddf3>:
 800c14c:	b530      	push	{r4, r5, lr}
 800c14e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800c152:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800c156:	ea94 0f05 	teq	r4, r5
 800c15a:	bf08      	it	eq
 800c15c:	ea90 0f02 	teqeq	r0, r2
 800c160:	bf1f      	itttt	ne
 800c162:	ea54 0c00 	orrsne.w	ip, r4, r0
 800c166:	ea55 0c02 	orrsne.w	ip, r5, r2
 800c16a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800c16e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c172:	f000 80e2 	beq.w	800c33a <__adddf3+0x1ee>
 800c176:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800c17a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800c17e:	bfb8      	it	lt
 800c180:	426d      	neglt	r5, r5
 800c182:	dd0c      	ble.n	800c19e <__adddf3+0x52>
 800c184:	442c      	add	r4, r5
 800c186:	ea80 0202 	eor.w	r2, r0, r2
 800c18a:	ea81 0303 	eor.w	r3, r1, r3
 800c18e:	ea82 0000 	eor.w	r0, r2, r0
 800c192:	ea83 0101 	eor.w	r1, r3, r1
 800c196:	ea80 0202 	eor.w	r2, r0, r2
 800c19a:	ea81 0303 	eor.w	r3, r1, r3
 800c19e:	2d36      	cmp	r5, #54	; 0x36
 800c1a0:	bf88      	it	hi
 800c1a2:	bd30      	pophi	{r4, r5, pc}
 800c1a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800c1a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c1ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800c1b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800c1b4:	d002      	beq.n	800c1bc <__adddf3+0x70>
 800c1b6:	4240      	negs	r0, r0
 800c1b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c1bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800c1c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c1c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800c1c8:	d002      	beq.n	800c1d0 <__adddf3+0x84>
 800c1ca:	4252      	negs	r2, r2
 800c1cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c1d0:	ea94 0f05 	teq	r4, r5
 800c1d4:	f000 80a7 	beq.w	800c326 <__adddf3+0x1da>
 800c1d8:	f1a4 0401 	sub.w	r4, r4, #1
 800c1dc:	f1d5 0e20 	rsbs	lr, r5, #32
 800c1e0:	db0d      	blt.n	800c1fe <__adddf3+0xb2>
 800c1e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 800c1e6:	fa22 f205 	lsr.w	r2, r2, r5
 800c1ea:	1880      	adds	r0, r0, r2
 800c1ec:	f141 0100 	adc.w	r1, r1, #0
 800c1f0:	fa03 f20e 	lsl.w	r2, r3, lr
 800c1f4:	1880      	adds	r0, r0, r2
 800c1f6:	fa43 f305 	asr.w	r3, r3, r5
 800c1fa:	4159      	adcs	r1, r3
 800c1fc:	e00e      	b.n	800c21c <__adddf3+0xd0>
 800c1fe:	f1a5 0520 	sub.w	r5, r5, #32
 800c202:	f10e 0e20 	add.w	lr, lr, #32
 800c206:	2a01      	cmp	r2, #1
 800c208:	fa03 fc0e 	lsl.w	ip, r3, lr
 800c20c:	bf28      	it	cs
 800c20e:	f04c 0c02 	orrcs.w	ip, ip, #2
 800c212:	fa43 f305 	asr.w	r3, r3, r5
 800c216:	18c0      	adds	r0, r0, r3
 800c218:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800c21c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800c220:	d507      	bpl.n	800c232 <__adddf3+0xe6>
 800c222:	f04f 0e00 	mov.w	lr, #0
 800c226:	f1dc 0c00 	rsbs	ip, ip, #0
 800c22a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800c22e:	eb6e 0101 	sbc.w	r1, lr, r1
 800c232:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800c236:	d31b      	bcc.n	800c270 <__adddf3+0x124>
 800c238:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800c23c:	d30c      	bcc.n	800c258 <__adddf3+0x10c>
 800c23e:	0849      	lsrs	r1, r1, #1
 800c240:	ea5f 0030 	movs.w	r0, r0, rrx
 800c244:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800c248:	f104 0401 	add.w	r4, r4, #1
 800c24c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800c250:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800c254:	f080 809a 	bcs.w	800c38c <__adddf3+0x240>
 800c258:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800c25c:	bf08      	it	eq
 800c25e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800c262:	f150 0000 	adcs.w	r0, r0, #0
 800c266:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c26a:	ea41 0105 	orr.w	r1, r1, r5
 800c26e:	bd30      	pop	{r4, r5, pc}
 800c270:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800c274:	4140      	adcs	r0, r0
 800c276:	eb41 0101 	adc.w	r1, r1, r1
 800c27a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c27e:	f1a4 0401 	sub.w	r4, r4, #1
 800c282:	d1e9      	bne.n	800c258 <__adddf3+0x10c>
 800c284:	f091 0f00 	teq	r1, #0
 800c288:	bf04      	itt	eq
 800c28a:	4601      	moveq	r1, r0
 800c28c:	2000      	moveq	r0, #0
 800c28e:	fab1 f381 	clz	r3, r1
 800c292:	bf08      	it	eq
 800c294:	3320      	addeq	r3, #32
 800c296:	f1a3 030b 	sub.w	r3, r3, #11
 800c29a:	f1b3 0220 	subs.w	r2, r3, #32
 800c29e:	da0c      	bge.n	800c2ba <__adddf3+0x16e>
 800c2a0:	320c      	adds	r2, #12
 800c2a2:	dd08      	ble.n	800c2b6 <__adddf3+0x16a>
 800c2a4:	f102 0c14 	add.w	ip, r2, #20
 800c2a8:	f1c2 020c 	rsb	r2, r2, #12
 800c2ac:	fa01 f00c 	lsl.w	r0, r1, ip
 800c2b0:	fa21 f102 	lsr.w	r1, r1, r2
 800c2b4:	e00c      	b.n	800c2d0 <__adddf3+0x184>
 800c2b6:	f102 0214 	add.w	r2, r2, #20
 800c2ba:	bfd8      	it	le
 800c2bc:	f1c2 0c20 	rsble	ip, r2, #32
 800c2c0:	fa01 f102 	lsl.w	r1, r1, r2
 800c2c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 800c2c8:	bfdc      	itt	le
 800c2ca:	ea41 010c 	orrle.w	r1, r1, ip
 800c2ce:	4090      	lslle	r0, r2
 800c2d0:	1ae4      	subs	r4, r4, r3
 800c2d2:	bfa2      	ittt	ge
 800c2d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800c2d8:	4329      	orrge	r1, r5
 800c2da:	bd30      	popge	{r4, r5, pc}
 800c2dc:	ea6f 0404 	mvn.w	r4, r4
 800c2e0:	3c1f      	subs	r4, #31
 800c2e2:	da1c      	bge.n	800c31e <__adddf3+0x1d2>
 800c2e4:	340c      	adds	r4, #12
 800c2e6:	dc0e      	bgt.n	800c306 <__adddf3+0x1ba>
 800c2e8:	f104 0414 	add.w	r4, r4, #20
 800c2ec:	f1c4 0220 	rsb	r2, r4, #32
 800c2f0:	fa20 f004 	lsr.w	r0, r0, r4
 800c2f4:	fa01 f302 	lsl.w	r3, r1, r2
 800c2f8:	ea40 0003 	orr.w	r0, r0, r3
 800c2fc:	fa21 f304 	lsr.w	r3, r1, r4
 800c300:	ea45 0103 	orr.w	r1, r5, r3
 800c304:	bd30      	pop	{r4, r5, pc}
 800c306:	f1c4 040c 	rsb	r4, r4, #12
 800c30a:	f1c4 0220 	rsb	r2, r4, #32
 800c30e:	fa20 f002 	lsr.w	r0, r0, r2
 800c312:	fa01 f304 	lsl.w	r3, r1, r4
 800c316:	ea40 0003 	orr.w	r0, r0, r3
 800c31a:	4629      	mov	r1, r5
 800c31c:	bd30      	pop	{r4, r5, pc}
 800c31e:	fa21 f004 	lsr.w	r0, r1, r4
 800c322:	4629      	mov	r1, r5
 800c324:	bd30      	pop	{r4, r5, pc}
 800c326:	f094 0f00 	teq	r4, #0
 800c32a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800c32e:	bf06      	itte	eq
 800c330:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800c334:	3401      	addeq	r4, #1
 800c336:	3d01      	subne	r5, #1
 800c338:	e74e      	b.n	800c1d8 <__adddf3+0x8c>
 800c33a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800c33e:	bf18      	it	ne
 800c340:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c344:	d029      	beq.n	800c39a <__adddf3+0x24e>
 800c346:	ea94 0f05 	teq	r4, r5
 800c34a:	bf08      	it	eq
 800c34c:	ea90 0f02 	teqeq	r0, r2
 800c350:	d005      	beq.n	800c35e <__adddf3+0x212>
 800c352:	ea54 0c00 	orrs.w	ip, r4, r0
 800c356:	bf04      	itt	eq
 800c358:	4619      	moveq	r1, r3
 800c35a:	4610      	moveq	r0, r2
 800c35c:	bd30      	pop	{r4, r5, pc}
 800c35e:	ea91 0f03 	teq	r1, r3
 800c362:	bf1e      	ittt	ne
 800c364:	2100      	movne	r1, #0
 800c366:	2000      	movne	r0, #0
 800c368:	bd30      	popne	{r4, r5, pc}
 800c36a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800c36e:	d105      	bne.n	800c37c <__adddf3+0x230>
 800c370:	0040      	lsls	r0, r0, #1
 800c372:	4149      	adcs	r1, r1
 800c374:	bf28      	it	cs
 800c376:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800c37a:	bd30      	pop	{r4, r5, pc}
 800c37c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800c380:	bf3c      	itt	cc
 800c382:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800c386:	bd30      	popcc	{r4, r5, pc}
 800c388:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800c38c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800c390:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c394:	f04f 0000 	mov.w	r0, #0
 800c398:	bd30      	pop	{r4, r5, pc}
 800c39a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800c39e:	bf1a      	itte	ne
 800c3a0:	4619      	movne	r1, r3
 800c3a2:	4610      	movne	r0, r2
 800c3a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800c3a8:	bf1c      	itt	ne
 800c3aa:	460b      	movne	r3, r1
 800c3ac:	4602      	movne	r2, r0
 800c3ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800c3b2:	bf06      	itte	eq
 800c3b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800c3b8:	ea91 0f03 	teqeq	r1, r3
 800c3bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800c3c0:	bd30      	pop	{r4, r5, pc}
 800c3c2:	bf00      	nop

0800c3c4 <__aeabi_ui2d>:
 800c3c4:	f090 0f00 	teq	r0, #0
 800c3c8:	bf04      	itt	eq
 800c3ca:	2100      	moveq	r1, #0
 800c3cc:	4770      	bxeq	lr
 800c3ce:	b530      	push	{r4, r5, lr}
 800c3d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800c3d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800c3d8:	f04f 0500 	mov.w	r5, #0
 800c3dc:	f04f 0100 	mov.w	r1, #0
 800c3e0:	e750      	b.n	800c284 <__adddf3+0x138>
 800c3e2:	bf00      	nop

0800c3e4 <__aeabi_i2d>:
 800c3e4:	f090 0f00 	teq	r0, #0
 800c3e8:	bf04      	itt	eq
 800c3ea:	2100      	moveq	r1, #0
 800c3ec:	4770      	bxeq	lr
 800c3ee:	b530      	push	{r4, r5, lr}
 800c3f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800c3f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800c3f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800c3fc:	bf48      	it	mi
 800c3fe:	4240      	negmi	r0, r0
 800c400:	f04f 0100 	mov.w	r1, #0
 800c404:	e73e      	b.n	800c284 <__adddf3+0x138>
 800c406:	bf00      	nop

0800c408 <__aeabi_f2d>:
 800c408:	0042      	lsls	r2, r0, #1
 800c40a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800c40e:	ea4f 0131 	mov.w	r1, r1, rrx
 800c412:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800c416:	bf1f      	itttt	ne
 800c418:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800c41c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800c420:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800c424:	4770      	bxne	lr
 800c426:	f092 0f00 	teq	r2, #0
 800c42a:	bf14      	ite	ne
 800c42c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800c430:	4770      	bxeq	lr
 800c432:	b530      	push	{r4, r5, lr}
 800c434:	f44f 7460 	mov.w	r4, #896	; 0x380
 800c438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800c43c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c440:	e720      	b.n	800c284 <__adddf3+0x138>
 800c442:	bf00      	nop

0800c444 <__aeabi_ul2d>:
 800c444:	ea50 0201 	orrs.w	r2, r0, r1
 800c448:	bf08      	it	eq
 800c44a:	4770      	bxeq	lr
 800c44c:	b530      	push	{r4, r5, lr}
 800c44e:	f04f 0500 	mov.w	r5, #0
 800c452:	e00a      	b.n	800c46a <__aeabi_l2d+0x16>

0800c454 <__aeabi_l2d>:
 800c454:	ea50 0201 	orrs.w	r2, r0, r1
 800c458:	bf08      	it	eq
 800c45a:	4770      	bxeq	lr
 800c45c:	b530      	push	{r4, r5, lr}
 800c45e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800c462:	d502      	bpl.n	800c46a <__aeabi_l2d+0x16>
 800c464:	4240      	negs	r0, r0
 800c466:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c46a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800c46e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800c472:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800c476:	f43f aedc 	beq.w	800c232 <__adddf3+0xe6>
 800c47a:	f04f 0203 	mov.w	r2, #3
 800c47e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800c482:	bf18      	it	ne
 800c484:	3203      	addne	r2, #3
 800c486:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800c48a:	bf18      	it	ne
 800c48c:	3203      	addne	r2, #3
 800c48e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800c492:	f1c2 0320 	rsb	r3, r2, #32
 800c496:	fa00 fc03 	lsl.w	ip, r0, r3
 800c49a:	fa20 f002 	lsr.w	r0, r0, r2
 800c49e:	fa01 fe03 	lsl.w	lr, r1, r3
 800c4a2:	ea40 000e 	orr.w	r0, r0, lr
 800c4a6:	fa21 f102 	lsr.w	r1, r1, r2
 800c4aa:	4414      	add	r4, r2
 800c4ac:	e6c1      	b.n	800c232 <__adddf3+0xe6>
 800c4ae:	bf00      	nop

0800c4b0 <__aeabi_dmul>:
 800c4b0:	b570      	push	{r4, r5, r6, lr}
 800c4b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800c4b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800c4ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c4be:	bf1d      	ittte	ne
 800c4c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c4c4:	ea94 0f0c 	teqne	r4, ip
 800c4c8:	ea95 0f0c 	teqne	r5, ip
 800c4cc:	f000 f8de 	bleq	800c68c <__aeabi_dmul+0x1dc>
 800c4d0:	442c      	add	r4, r5
 800c4d2:	ea81 0603 	eor.w	r6, r1, r3
 800c4d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800c4da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800c4de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800c4e2:	bf18      	it	ne
 800c4e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800c4e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c4ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c4f0:	d038      	beq.n	800c564 <__aeabi_dmul+0xb4>
 800c4f2:	fba0 ce02 	umull	ip, lr, r0, r2
 800c4f6:	f04f 0500 	mov.w	r5, #0
 800c4fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 800c4fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800c502:	fbe0 e503 	umlal	lr, r5, r0, r3
 800c506:	f04f 0600 	mov.w	r6, #0
 800c50a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800c50e:	f09c 0f00 	teq	ip, #0
 800c512:	bf18      	it	ne
 800c514:	f04e 0e01 	orrne.w	lr, lr, #1
 800c518:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800c51c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800c520:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800c524:	d204      	bcs.n	800c530 <__aeabi_dmul+0x80>
 800c526:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800c52a:	416d      	adcs	r5, r5
 800c52c:	eb46 0606 	adc.w	r6, r6, r6
 800c530:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800c534:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800c538:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800c53c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800c540:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800c544:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800c548:	bf88      	it	hi
 800c54a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800c54e:	d81e      	bhi.n	800c58e <__aeabi_dmul+0xde>
 800c550:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800c554:	bf08      	it	eq
 800c556:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800c55a:	f150 0000 	adcs.w	r0, r0, #0
 800c55e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c562:	bd70      	pop	{r4, r5, r6, pc}
 800c564:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800c568:	ea46 0101 	orr.w	r1, r6, r1
 800c56c:	ea40 0002 	orr.w	r0, r0, r2
 800c570:	ea81 0103 	eor.w	r1, r1, r3
 800c574:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800c578:	bfc2      	ittt	gt
 800c57a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c57e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c582:	bd70      	popgt	{r4, r5, r6, pc}
 800c584:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c588:	f04f 0e00 	mov.w	lr, #0
 800c58c:	3c01      	subs	r4, #1
 800c58e:	f300 80ab 	bgt.w	800c6e8 <__aeabi_dmul+0x238>
 800c592:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800c596:	bfde      	ittt	le
 800c598:	2000      	movle	r0, #0
 800c59a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800c59e:	bd70      	pople	{r4, r5, r6, pc}
 800c5a0:	f1c4 0400 	rsb	r4, r4, #0
 800c5a4:	3c20      	subs	r4, #32
 800c5a6:	da35      	bge.n	800c614 <__aeabi_dmul+0x164>
 800c5a8:	340c      	adds	r4, #12
 800c5aa:	dc1b      	bgt.n	800c5e4 <__aeabi_dmul+0x134>
 800c5ac:	f104 0414 	add.w	r4, r4, #20
 800c5b0:	f1c4 0520 	rsb	r5, r4, #32
 800c5b4:	fa00 f305 	lsl.w	r3, r0, r5
 800c5b8:	fa20 f004 	lsr.w	r0, r0, r4
 800c5bc:	fa01 f205 	lsl.w	r2, r1, r5
 800c5c0:	ea40 0002 	orr.w	r0, r0, r2
 800c5c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800c5c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800c5cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c5d0:	fa21 f604 	lsr.w	r6, r1, r4
 800c5d4:	eb42 0106 	adc.w	r1, r2, r6
 800c5d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c5dc:	bf08      	it	eq
 800c5de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c5e2:	bd70      	pop	{r4, r5, r6, pc}
 800c5e4:	f1c4 040c 	rsb	r4, r4, #12
 800c5e8:	f1c4 0520 	rsb	r5, r4, #32
 800c5ec:	fa00 f304 	lsl.w	r3, r0, r4
 800c5f0:	fa20 f005 	lsr.w	r0, r0, r5
 800c5f4:	fa01 f204 	lsl.w	r2, r1, r4
 800c5f8:	ea40 0002 	orr.w	r0, r0, r2
 800c5fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c600:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c604:	f141 0100 	adc.w	r1, r1, #0
 800c608:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c60c:	bf08      	it	eq
 800c60e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c612:	bd70      	pop	{r4, r5, r6, pc}
 800c614:	f1c4 0520 	rsb	r5, r4, #32
 800c618:	fa00 f205 	lsl.w	r2, r0, r5
 800c61c:	ea4e 0e02 	orr.w	lr, lr, r2
 800c620:	fa20 f304 	lsr.w	r3, r0, r4
 800c624:	fa01 f205 	lsl.w	r2, r1, r5
 800c628:	ea43 0302 	orr.w	r3, r3, r2
 800c62c:	fa21 f004 	lsr.w	r0, r1, r4
 800c630:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c634:	fa21 f204 	lsr.w	r2, r1, r4
 800c638:	ea20 0002 	bic.w	r0, r0, r2
 800c63c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800c640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c644:	bf08      	it	eq
 800c646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c64a:	bd70      	pop	{r4, r5, r6, pc}
 800c64c:	f094 0f00 	teq	r4, #0
 800c650:	d10f      	bne.n	800c672 <__aeabi_dmul+0x1c2>
 800c652:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800c656:	0040      	lsls	r0, r0, #1
 800c658:	eb41 0101 	adc.w	r1, r1, r1
 800c65c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c660:	bf08      	it	eq
 800c662:	3c01      	subeq	r4, #1
 800c664:	d0f7      	beq.n	800c656 <__aeabi_dmul+0x1a6>
 800c666:	ea41 0106 	orr.w	r1, r1, r6
 800c66a:	f095 0f00 	teq	r5, #0
 800c66e:	bf18      	it	ne
 800c670:	4770      	bxne	lr
 800c672:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800c676:	0052      	lsls	r2, r2, #1
 800c678:	eb43 0303 	adc.w	r3, r3, r3
 800c67c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800c680:	bf08      	it	eq
 800c682:	3d01      	subeq	r5, #1
 800c684:	d0f7      	beq.n	800c676 <__aeabi_dmul+0x1c6>
 800c686:	ea43 0306 	orr.w	r3, r3, r6
 800c68a:	4770      	bx	lr
 800c68c:	ea94 0f0c 	teq	r4, ip
 800c690:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c694:	bf18      	it	ne
 800c696:	ea95 0f0c 	teqne	r5, ip
 800c69a:	d00c      	beq.n	800c6b6 <__aeabi_dmul+0x206>
 800c69c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c6a0:	bf18      	it	ne
 800c6a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c6a6:	d1d1      	bne.n	800c64c <__aeabi_dmul+0x19c>
 800c6a8:	ea81 0103 	eor.w	r1, r1, r3
 800c6ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c6b0:	f04f 0000 	mov.w	r0, #0
 800c6b4:	bd70      	pop	{r4, r5, r6, pc}
 800c6b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c6ba:	bf06      	itte	eq
 800c6bc:	4610      	moveq	r0, r2
 800c6be:	4619      	moveq	r1, r3
 800c6c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c6c4:	d019      	beq.n	800c6fa <__aeabi_dmul+0x24a>
 800c6c6:	ea94 0f0c 	teq	r4, ip
 800c6ca:	d102      	bne.n	800c6d2 <__aeabi_dmul+0x222>
 800c6cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800c6d0:	d113      	bne.n	800c6fa <__aeabi_dmul+0x24a>
 800c6d2:	ea95 0f0c 	teq	r5, ip
 800c6d6:	d105      	bne.n	800c6e4 <__aeabi_dmul+0x234>
 800c6d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800c6dc:	bf1c      	itt	ne
 800c6de:	4610      	movne	r0, r2
 800c6e0:	4619      	movne	r1, r3
 800c6e2:	d10a      	bne.n	800c6fa <__aeabi_dmul+0x24a>
 800c6e4:	ea81 0103 	eor.w	r1, r1, r3
 800c6e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800c6ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800c6f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c6f4:	f04f 0000 	mov.w	r0, #0
 800c6f8:	bd70      	pop	{r4, r5, r6, pc}
 800c6fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800c6fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800c702:	bd70      	pop	{r4, r5, r6, pc}

0800c704 <__aeabi_ddiv>:
 800c704:	b570      	push	{r4, r5, r6, lr}
 800c706:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800c70a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800c70e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c712:	bf1d      	ittte	ne
 800c714:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c718:	ea94 0f0c 	teqne	r4, ip
 800c71c:	ea95 0f0c 	teqne	r5, ip
 800c720:	f000 f8a7 	bleq	800c872 <__aeabi_ddiv+0x16e>
 800c724:	eba4 0405 	sub.w	r4, r4, r5
 800c728:	ea81 0e03 	eor.w	lr, r1, r3
 800c72c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800c730:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c734:	f000 8088 	beq.w	800c848 <__aeabi_ddiv+0x144>
 800c738:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c73c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800c740:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800c744:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800c748:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800c74c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800c750:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800c754:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800c758:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800c75c:	429d      	cmp	r5, r3
 800c75e:	bf08      	it	eq
 800c760:	4296      	cmpeq	r6, r2
 800c762:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800c766:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800c76a:	d202      	bcs.n	800c772 <__aeabi_ddiv+0x6e>
 800c76c:	085b      	lsrs	r3, r3, #1
 800c76e:	ea4f 0232 	mov.w	r2, r2, rrx
 800c772:	1ab6      	subs	r6, r6, r2
 800c774:	eb65 0503 	sbc.w	r5, r5, r3
 800c778:	085b      	lsrs	r3, r3, #1
 800c77a:	ea4f 0232 	mov.w	r2, r2, rrx
 800c77e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800c782:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800c786:	ebb6 0e02 	subs.w	lr, r6, r2
 800c78a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c78e:	bf22      	ittt	cs
 800c790:	1ab6      	subcs	r6, r6, r2
 800c792:	4675      	movcs	r5, lr
 800c794:	ea40 000c 	orrcs.w	r0, r0, ip
 800c798:	085b      	lsrs	r3, r3, #1
 800c79a:	ea4f 0232 	mov.w	r2, r2, rrx
 800c79e:	ebb6 0e02 	subs.w	lr, r6, r2
 800c7a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c7a6:	bf22      	ittt	cs
 800c7a8:	1ab6      	subcs	r6, r6, r2
 800c7aa:	4675      	movcs	r5, lr
 800c7ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800c7b0:	085b      	lsrs	r3, r3, #1
 800c7b2:	ea4f 0232 	mov.w	r2, r2, rrx
 800c7b6:	ebb6 0e02 	subs.w	lr, r6, r2
 800c7ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c7be:	bf22      	ittt	cs
 800c7c0:	1ab6      	subcs	r6, r6, r2
 800c7c2:	4675      	movcs	r5, lr
 800c7c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800c7c8:	085b      	lsrs	r3, r3, #1
 800c7ca:	ea4f 0232 	mov.w	r2, r2, rrx
 800c7ce:	ebb6 0e02 	subs.w	lr, r6, r2
 800c7d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c7d6:	bf22      	ittt	cs
 800c7d8:	1ab6      	subcs	r6, r6, r2
 800c7da:	4675      	movcs	r5, lr
 800c7dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800c7e0:	ea55 0e06 	orrs.w	lr, r5, r6
 800c7e4:	d018      	beq.n	800c818 <__aeabi_ddiv+0x114>
 800c7e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800c7ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800c7ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800c7f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800c7f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800c7fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800c7fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800c802:	d1c0      	bne.n	800c786 <__aeabi_ddiv+0x82>
 800c804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c808:	d10b      	bne.n	800c822 <__aeabi_ddiv+0x11e>
 800c80a:	ea41 0100 	orr.w	r1, r1, r0
 800c80e:	f04f 0000 	mov.w	r0, #0
 800c812:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800c816:	e7b6      	b.n	800c786 <__aeabi_ddiv+0x82>
 800c818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800c81c:	bf04      	itt	eq
 800c81e:	4301      	orreq	r1, r0
 800c820:	2000      	moveq	r0, #0
 800c822:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800c826:	bf88      	it	hi
 800c828:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800c82c:	f63f aeaf 	bhi.w	800c58e <__aeabi_dmul+0xde>
 800c830:	ebb5 0c03 	subs.w	ip, r5, r3
 800c834:	bf04      	itt	eq
 800c836:	ebb6 0c02 	subseq.w	ip, r6, r2
 800c83a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800c83e:	f150 0000 	adcs.w	r0, r0, #0
 800c842:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c846:	bd70      	pop	{r4, r5, r6, pc}
 800c848:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800c84c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800c850:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800c854:	bfc2      	ittt	gt
 800c856:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c85a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c85e:	bd70      	popgt	{r4, r5, r6, pc}
 800c860:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c864:	f04f 0e00 	mov.w	lr, #0
 800c868:	3c01      	subs	r4, #1
 800c86a:	e690      	b.n	800c58e <__aeabi_dmul+0xde>
 800c86c:	ea45 0e06 	orr.w	lr, r5, r6
 800c870:	e68d      	b.n	800c58e <__aeabi_dmul+0xde>
 800c872:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c876:	ea94 0f0c 	teq	r4, ip
 800c87a:	bf08      	it	eq
 800c87c:	ea95 0f0c 	teqeq	r5, ip
 800c880:	f43f af3b 	beq.w	800c6fa <__aeabi_dmul+0x24a>
 800c884:	ea94 0f0c 	teq	r4, ip
 800c888:	d10a      	bne.n	800c8a0 <__aeabi_ddiv+0x19c>
 800c88a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800c88e:	f47f af34 	bne.w	800c6fa <__aeabi_dmul+0x24a>
 800c892:	ea95 0f0c 	teq	r5, ip
 800c896:	f47f af25 	bne.w	800c6e4 <__aeabi_dmul+0x234>
 800c89a:	4610      	mov	r0, r2
 800c89c:	4619      	mov	r1, r3
 800c89e:	e72c      	b.n	800c6fa <__aeabi_dmul+0x24a>
 800c8a0:	ea95 0f0c 	teq	r5, ip
 800c8a4:	d106      	bne.n	800c8b4 <__aeabi_ddiv+0x1b0>
 800c8a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800c8aa:	f43f aefd 	beq.w	800c6a8 <__aeabi_dmul+0x1f8>
 800c8ae:	4610      	mov	r0, r2
 800c8b0:	4619      	mov	r1, r3
 800c8b2:	e722      	b.n	800c6fa <__aeabi_dmul+0x24a>
 800c8b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c8b8:	bf18      	it	ne
 800c8ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c8be:	f47f aec5 	bne.w	800c64c <__aeabi_dmul+0x19c>
 800c8c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800c8c6:	f47f af0d 	bne.w	800c6e4 <__aeabi_dmul+0x234>
 800c8ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800c8ce:	f47f aeeb 	bne.w	800c6a8 <__aeabi_dmul+0x1f8>
 800c8d2:	e712      	b.n	800c6fa <__aeabi_dmul+0x24a>
	...

0800c8e0 <__aeabi_d2f>:
 800c8e0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800c8e4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 800c8e8:	bf24      	itt	cs
 800c8ea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800c8ee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800c8f2:	d90d      	bls.n	800c910 <__aeabi_d2f+0x30>
 800c8f4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800c8f8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800c8fc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800c900:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800c904:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 800c908:	bf08      	it	eq
 800c90a:	f020 0001 	biceq.w	r0, r0, #1
 800c90e:	4770      	bx	lr
 800c910:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800c914:	d121      	bne.n	800c95a <__aeabi_d2f+0x7a>
 800c916:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800c91a:	bfbc      	itt	lt
 800c91c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800c920:	4770      	bxlt	lr
 800c922:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c926:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800c92a:	f1c2 0218 	rsb	r2, r2, #24
 800c92e:	f1c2 0c20 	rsb	ip, r2, #32
 800c932:	fa10 f30c 	lsls.w	r3, r0, ip
 800c936:	fa20 f002 	lsr.w	r0, r0, r2
 800c93a:	bf18      	it	ne
 800c93c:	f040 0001 	orrne.w	r0, r0, #1
 800c940:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800c944:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 800c948:	fa03 fc0c 	lsl.w	ip, r3, ip
 800c94c:	ea40 000c 	orr.w	r0, r0, ip
 800c950:	fa23 f302 	lsr.w	r3, r3, r2
 800c954:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c958:	e7cc      	b.n	800c8f4 <__aeabi_d2f+0x14>
 800c95a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800c95e:	d107      	bne.n	800c970 <__aeabi_d2f+0x90>
 800c960:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800c964:	bf1e      	ittt	ne
 800c966:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 800c96a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800c96e:	4770      	bxne	lr
 800c970:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800c974:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800c978:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800c97c:	4770      	bx	lr
 800c97e:	bf00      	nop

0800c980 <__core_init>:
 800c980:	4770      	bx	lr
 800c982:	bf00      	nop
	...

0800c990 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 800c990:	4770      	bx	lr
 800c992:	bf00      	nop
	...

0800c9a0 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 800c9a0:	e7fe      	b.n	800c9a0 <__default_exit>
 800c9a2:	bf00      	nop
	...

0800c9b0 <_unhandled_exception>:
 *          This function simply stops the system into an infinite loop.
 *
 * @notapi
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void _unhandled_exception(void) {
 800c9b0:	e7fe      	b.n	800c9b0 <_unhandled_exception>
 800c9b2:	bf00      	nop
	...

0800c9c0 <_idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void _idle_thread(void *p) {
 800c9c0:	e7fe      	b.n	800c9c0 <_idle_thread>
 800c9c2:	bf00      	nop
	...

0800c9d0 <chSysInit>:
 * @brief   Port-related initialization code.
 */
static inline void port_init(void) {

  /* Initialization of the vector table and priority related settings.*/
  SCB->VTOR = CORTEX_VTOR_INIT;
 800c9d0:	4b20      	ldr	r3, [pc, #128]	; (800ca54 <chSysInit+0x84>)
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 800c9d2:	4a21      	ldr	r2, [pc, #132]	; (800ca58 <chSysInit+0x88>)
  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800c9d4:	4821      	ldr	r0, [pc, #132]	; (800ca5c <chSysInit+0x8c>)
 * @post    The main thread is created with priority @p NORMALPRIO and
 *          interrupts are enabled.
 *
 * @special
 */
void chSysInit(void) {
 800c9d6:	b5f0      	push	{r4, r5, r6, r7, lr}
 * @brief   Port-related initialization code.
 */
static inline void port_init(void) {

  /* Initialization of the vector table and priority related settings.*/
  SCB->VTOR = CORTEX_VTOR_INIT;
 800c9d8:	2400      	movs	r4, #0
 800c9da:	609c      	str	r4, [r3, #8]
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800c9dc:	68df      	ldr	r7, [r3, #12]

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800c9de:	4e20      	ldr	r6, [pc, #128]	; (800ca60 <chSysInit+0x90>)
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 800c9e0:	4d20      	ldr	r5, [pc, #128]	; (800ca64 <chSysInit+0x94>)
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 800c9e2:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 800c9e6:	4039      	ands	r1, r7
  reg_value  =  (reg_value                                 |
 800c9e8:	430a      	orrs	r2, r1
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800c9ea:	60da      	str	r2, [r3, #12]
 800c9ec:	68f2      	ldr	r2, [r6, #12]
 800c9ee:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800c9f2:	60f2      	str	r2, [r6, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800c9f4:	6802      	ldr	r2, [r0, #0]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800c9f6:	2120      	movs	r1, #32
 800c9f8:	f042 0201 	orr.w	r2, r2, #1
 800c9fc:	2610      	movs	r6, #16
 800c9fe:	6002      	str	r2, [r0, #0]
 * @post    The main thread is created with priority @p NORMALPRIO and
 *          interrupts are enabled.
 *
 * @special
 */
void chSysInit(void) {
 800ca00:	b083      	sub	sp, #12
 800ca02:	77de      	strb	r6, [r3, #31]
 800ca04:	f883 1022 	strb.w	r1, [r3, #34]	; 0x22
#if CH_DBG_ENABLE_STACK_CHECK == TRUE
  extern stkalign_t __main_thread_stack_base__;
#endif

  port_init();
  _scheduler_init();
 800ca08:	f000 f8fa 	bl	800cc00 <_scheduler_init>
  _vt_init();
 800ca0c:	f000 f878 	bl	800cb00 <_vt_init>
#if CH_CFG_USE_TM == TRUE
  _tm_init();
 800ca10:	f000 fb1e 	bl	800d050 <_tm_init>
#endif
#if CH_CFG_USE_MEMCORE == TRUE
  _core_init();
 800ca14:	f000 fd3c 	bl	800d490 <_core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  _heap_init();
 800ca18:	f000 fd72 	bl	800d500 <_heap_init>
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 800ca1c:	4628      	mov	r0, r5
 800ca1e:	2140      	movs	r1, #64	; 0x40
 800ca20:	f000 f9fe 	bl	800ce20 <_thread_init>
 800ca24:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
#else
  /* Now this instructions flow becomes the idle thread.*/
  setcurrp(_thread_init(&ch.mainthread, IDLEPRIO));
#endif

  currp->p_state = CH_STATE_CURRENT;
 800ca28:	2201      	movs	r2, #1
  _dbg_trace_init();
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
  setcurrp(_thread_init(&ch.mainthread, NORMALPRIO));
 800ca2a:	6198      	str	r0, [r3, #24]
#else
  /* Now this instructions flow becomes the idle thread.*/
  setcurrp(_thread_init(&ch.mainthread, IDLEPRIO));
#endif

  currp->p_state = CH_STATE_CURRENT;
 800ca2c:	7702      	strb	r2, [r0, #28]

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800ca2e:	f384 8811 	msr	BASEPRI, r4
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800ca32:	b662      	cpsie	i
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_current->p_name = name;
 800ca34:	699b      	ldr	r3, [r3, #24]
 800ca36:	490c      	ldr	r1, [pc, #48]	; (800ca68 <chSysInit+0x98>)
 800ca38:	6199      	str	r1, [r3, #24]
#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
  /* This thread has the lowest priority in the system, its role is just to
     serve interrupts in its context while keeping the lowest energy saving
     mode compatible with the system status.*/
    thread_t *tp =  chThdCreateStatic(ch.idle_thread_wa,
 800ca3a:	f105 0050 	add.w	r0, r5, #80	; 0x50
 800ca3e:	9400      	str	r4, [sp, #0]
 800ca40:	4b0a      	ldr	r3, [pc, #40]	; (800ca6c <chSysInit+0x9c>)
 800ca42:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 800ca46:	f000 fa13 	bl	800ce70 <chThdCreateStatic>
 * @xclass
 */
static inline void chRegSetThreadNameX(thread_t *tp, const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = name;
 800ca4a:	4b09      	ldr	r3, [pc, #36]	; (800ca70 <chSysInit+0xa0>)
 800ca4c:	6183      	str	r3, [r0, #24]
                                      (tfunc_t)_idle_thread,
                                      NULL);
    chRegSetThreadNameX(tp, "idle");
  }
#endif
}
 800ca4e:	b003      	add	sp, #12
 800ca50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca52:	bf00      	nop
 800ca54:	e000ed00 	.word	0xe000ed00
 800ca58:	05fa0300 	.word	0x05fa0300
 800ca5c:	e0001000 	.word	0xe0001000
 800ca60:	e000edf0 	.word	0xe000edf0
 800ca64:	20000ca0 	.word	0x20000ca0
 800ca68:	080127e0 	.word	0x080127e0
 800ca6c:	0800c9c1 	.word	0x0800c9c1
 800ca70:	080127d0 	.word	0x080127d0
	...

0800ca80 <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 800ca80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  chDbgCheckClassI();

#if CH_CFG_TIME_QUANTUM > 0
  /* Running thread has not used up quantum yet? */
  if (currp->p_preempt > (tslices_t)0) {
 800ca82:	4d13      	ldr	r5, [pc, #76]	; (800cad0 <chSysTimerHandlerI+0x50>)
 800ca84:	69aa      	ldr	r2, [r5, #24]
 800ca86:	7fd3      	ldrb	r3, [r2, #31]
 800ca88:	b10b      	cbz	r3, 800ca8e <chSysTimerHandlerI+0xe>
    /* Decrement remaining quantum.*/
    currp->p_preempt--;
 800ca8a:	3b01      	subs	r3, #1
 800ca8c:	77d3      	strb	r3, [r2, #31]
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currp->p_time++;
 800ca8e:	6a11      	ldr	r1, [r2, #32]

  chDbgCheckClassI();

#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime++;
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.vt_next) {
 800ca90:	69eb      	ldr	r3, [r5, #28]
 800ca92:	4e10      	ldr	r6, [pc, #64]	; (800cad4 <chSysTimerHandlerI+0x54>)
 800ca94:	3101      	adds	r1, #1
 800ca96:	6211      	str	r1, [r2, #32]
static inline void chVTDoTickI(void) {

  chDbgCheckClassI();

#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime++;
 800ca98:	6aaa      	ldr	r2, [r5, #40]	; 0x28
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.vt_next) {
 800ca9a:	42b3      	cmp	r3, r6
static inline void chVTDoTickI(void) {

  chDbgCheckClassI();

#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime++;
 800ca9c:	f102 0201 	add.w	r2, r2, #1
 800caa0:	62aa      	str	r2, [r5, #40]	; 0x28
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.vt_next) {
 800caa2:	d013      	beq.n	800cacc <chSysTimerHandlerI+0x4c>
    /* The list is not empty, processing elements on top.*/
    --ch.vtlist.vt_next->vt_delta;
 800caa4:	689c      	ldr	r4, [r3, #8]
 800caa6:	3c01      	subs	r4, #1
 800caa8:	609c      	str	r4, [r3, #8]
    while (ch.vtlist.vt_next->vt_delta == (systime_t)0) {
 800caaa:	b97c      	cbnz	r4, 800cacc <chSysTimerHandlerI+0x4c>

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800caac:	2720      	movs	r7, #32
      vtfunc_t fn;

      vtp = ch.vtlist.vt_next;
      fn = vtp->vt_func;
      vtp->vt_func = NULL;
      vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 800caae:	681a      	ldr	r2, [r3, #0]
    while (ch.vtlist.vt_next->vt_delta == (systime_t)0) {
      virtual_timer_t *vtp;
      vtfunc_t fn;

      vtp = ch.vtlist.vt_next;
      fn = vtp->vt_func;
 800cab0:	68d9      	ldr	r1, [r3, #12]
      vtp->vt_func = NULL;
 800cab2:	60dc      	str	r4, [r3, #12]
      vtp->vt_next->vt_prev = (virtual_timer_t *)&ch.vtlist;
 800cab4:	6056      	str	r6, [r2, #4]
      ch.vtlist.vt_next = vtp->vt_next;
 800cab6:	61ea      	str	r2, [r5, #28]
 800cab8:	f384 8811 	msr	BASEPRI, r4
      chSysUnlockFromISR();
      fn(vtp->vt_par);
 800cabc:	6918      	ldr	r0, [r3, #16]
 800cabe:	4788      	blx	r1
 800cac0:	f387 8811 	msr	BASEPRI, r7
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime++;
  if (&ch.vtlist != (virtual_timers_list_t *)ch.vtlist.vt_next) {
    /* The list is not empty, processing elements on top.*/
    --ch.vtlist.vt_next->vt_delta;
    while (ch.vtlist.vt_next->vt_delta == (systime_t)0) {
 800cac4:	69eb      	ldr	r3, [r5, #28]
 800cac6:	689a      	ldr	r2, [r3, #8]
 800cac8:	2a00      	cmp	r2, #0
 800caca:	d0f0      	beq.n	800caae <chSysTimerHandlerI+0x2e>
 800cacc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cace:	bf00      	nop
 800cad0:	20000c70 	.word	0x20000c70
 800cad4:	20000c8c 	.word	0x20000c8c
	...

0800cae0 <chSysPolledDelayX>:
 *
 * @return              The realtime counter value.
 */
static inline rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 800cae0:	4a03      	ldr	r2, [pc, #12]	; (800caf0 <chSysPolledDelayX+0x10>)
 800cae2:	6851      	ldr	r1, [r2, #4]
 800cae4:	6853      	ldr	r3, [r2, #4]
 */
void chSysPolledDelayX(rtcnt_t cycles) {
  rtcnt_t start = chSysGetRealtimeCounterX();
  rtcnt_t end  = start + cycles;

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 800cae6:	1a5b      	subs	r3, r3, r1
 800cae8:	4283      	cmp	r3, r0
 800caea:	d3fb      	bcc.n	800cae4 <chSysPolledDelayX+0x4>
  }
}
 800caec:	4770      	bx	lr
 800caee:	bf00      	nop
 800caf0:	e0001000 	.word	0xe0001000
	...

0800cb00 <_vt_init>:
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 800cb00:	4b05      	ldr	r3, [pc, #20]	; (800cb18 <_vt_init+0x18>)
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_delta = (systime_t)-1;
 800cb02:	f04f 30ff 	mov.w	r0, #4294967295
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 800cb06:	f103 021c 	add.w	r2, r3, #28
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_delta = (systime_t)-1;
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime = (systime_t)0;
 800cb0a:	2100      	movs	r1, #0
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
  ch.vtlist.vt_delta = (systime_t)-1;
 800cb0c:	6258      	str	r0, [r3, #36]	; 0x24
#if CH_CFG_ST_TIMEDELTA == 0
  ch.vtlist.vt_systime = (systime_t)0;
 800cb0e:	6299      	str	r1, [r3, #40]	; 0x28
 *
 * @notapi
 */
void _vt_init(void) {

  ch.vtlist.vt_next = (virtual_timer_t *)&ch.vtlist;
 800cb10:	61da      	str	r2, [r3, #28]
  ch.vtlist.vt_prev = (virtual_timer_t *)&ch.vtlist;
 800cb12:	621a      	str	r2, [r3, #32]
 800cb14:	4770      	bx	lr
 800cb16:	bf00      	nop
 800cb18:	20000c70 	.word	0x20000c70
 800cb1c:	00000000 	.word	0x00000000

0800cb20 <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, systime_t delay,
                vtfunc_t vtfunc, void *par) {
 800cb20:	b470      	push	{r4, r5, r6}
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
 800cb22:	4e0d      	ldr	r6, [pc, #52]	; (800cb58 <chVTDoSetI+0x38>)
 800cb24:	69f4      	ldr	r4, [r6, #28]
  while (p->vt_delta < delta) {
 800cb26:	68a5      	ldr	r5, [r4, #8]
  systime_t delta;

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
 800cb28:	6103      	str	r3, [r0, #16]
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 800cb2a:	42a9      	cmp	r1, r5

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  vtp->vt_par = par;
  vtp->vt_func = vtfunc;
 800cb2c:	60c2      	str	r2, [r0, #12]
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 800cb2e:	d904      	bls.n	800cb3a <chVTDoSetI+0x1a>
    delta -= p->vt_delta;
    p = p->vt_next;
 800cb30:	6824      	ldr	r4, [r4, #0]

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
    delta -= p->vt_delta;
 800cb32:	1b49      	subs	r1, r1, r5
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  /* The delta list is scanned in order to find the correct position for
     this timer. */
  p = ch.vtlist.vt_next;
  while (p->vt_delta < delta) {
 800cb34:	68a5      	ldr	r5, [r4, #8]
 800cb36:	428d      	cmp	r5, r1
 800cb38:	d3fa      	bcc.n	800cb30 <chVTDoSetI+0x10>
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
  vtp->vt_prev = vtp->vt_next->vt_prev;
 800cb3a:	6863      	ldr	r3, [r4, #4]
 800cb3c:	6043      	str	r3, [r0, #4]
    delta -= p->vt_delta;
    p = p->vt_next;
  }

  /* The timer is inserted in the delta list.*/
  vtp->vt_next = p;
 800cb3e:	6004      	str	r4, [r0, #0]
  vtp->vt_prev = vtp->vt_next->vt_prev;
  vtp->vt_prev->vt_next = vtp;
 800cb40:	6018      	str	r0, [r3, #0]
  p->vt_prev = vtp;
 800cb42:	6060      	str	r0, [r4, #4]
  vtp->vt_delta = delta
 800cb44:	6081      	str	r1, [r0, #8]

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
 800cb46:	68a3      	ldr	r3, [r4, #8]
  ch.vtlist.vt_delta = (systime_t)-1;
 800cb48:	f04f 32ff 	mov.w	r2, #4294967295
  p->vt_prev = vtp;
  vtp->vt_delta = delta

  /* Special case when the timer is in last position in the list, the
     value in the header must be restored.*/;
  p->vt_delta -= delta;
 800cb4c:	1a59      	subs	r1, r3, r1
 800cb4e:	60a1      	str	r1, [r4, #8]
  ch.vtlist.vt_delta = (systime_t)-1;
 800cb50:	6272      	str	r2, [r6, #36]	; 0x24
}
 800cb52:	bc70      	pop	{r4, r5, r6}
 800cb54:	4770      	bx	lr
 800cb56:	bf00      	nop
 800cb58:	20000c70 	.word	0x20000c70
 800cb5c:	00000000 	.word	0x00000000

0800cb60 <chVTDoResetI>:
  chDbgAssert(vtp->vt_func != NULL, "timer not set or already triggered");

#if CH_CFG_ST_TIMEDELTA == 0

  /* The delta of the timer is added to the next timer.*/
  vtp->vt_next->vt_delta += vtp->vt_delta;
 800cb60:	6803      	ldr	r3, [r0, #0]
 800cb62:	6882      	ldr	r2, [r0, #8]

 /* Removing the element from the delta list.*/
  vtp->vt_prev->vt_next = vtp->vt_next;
 800cb64:	6841      	ldr	r1, [r0, #4]
 *
 * @param[in] vtp       the @p virtual_timer_t structure pointer
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 800cb66:	b430      	push	{r4, r5}
  chDbgAssert(vtp->vt_func != NULL, "timer not set or already triggered");

#if CH_CFG_ST_TIMEDELTA == 0

  /* The delta of the timer is added to the next timer.*/
  vtp->vt_next->vt_delta += vtp->vt_delta;
 800cb68:	689d      	ldr	r5, [r3, #8]
  vtp->vt_next->vt_prev = vtp->vt_prev;
  vtp->vt_func = NULL;

  /* The above code changes the value in the header when the removed element
     is the last of the list, restoring it.*/
  ch.vtlist.vt_delta = (systime_t)-1;
 800cb6a:	4c06      	ldr	r4, [pc, #24]	; (800cb84 <chVTDoResetI+0x24>)
  chDbgAssert(vtp->vt_func != NULL, "timer not set or already triggered");

#if CH_CFG_ST_TIMEDELTA == 0

  /* The delta of the timer is added to the next timer.*/
  vtp->vt_next->vt_delta += vtp->vt_delta;
 800cb6c:	442a      	add	r2, r5
 800cb6e:	609a      	str	r2, [r3, #8]

 /* Removing the element from the delta list.*/
  vtp->vt_prev->vt_next = vtp->vt_next;
 800cb70:	600b      	str	r3, [r1, #0]
  vtp->vt_next->vt_prev = vtp->vt_prev;
 800cb72:	6805      	ldr	r5, [r0, #0]
  vtp->vt_func = NULL;
 800cb74:	2200      	movs	r2, #0

  /* The above code changes the value in the header when the removed element
     is the last of the list, restoring it.*/
  ch.vtlist.vt_delta = (systime_t)-1;
 800cb76:	f04f 33ff 	mov.w	r3, #4294967295
  /* The delta of the timer is added to the next timer.*/
  vtp->vt_next->vt_delta += vtp->vt_delta;

 /* Removing the element from the delta list.*/
  vtp->vt_prev->vt_next = vtp->vt_next;
  vtp->vt_next->vt_prev = vtp->vt_prev;
 800cb7a:	6069      	str	r1, [r5, #4]
  vtp->vt_func = NULL;
 800cb7c:	60c2      	str	r2, [r0, #12]

  /* The above code changes the value in the header when the removed element
     is the last of the list, restoring it.*/
  ch.vtlist.vt_delta = (systime_t)-1;
 800cb7e:	6263      	str	r3, [r4, #36]	; 0x24
    delta = (systime_t)CH_CFG_ST_TIMEDELTA;
  }

  port_timer_set_alarm(ch.vtlist.vt_lasttime + nowdelta + delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 800cb80:	bc30      	pop	{r4, r5}
 800cb82:	4770      	bx	lr
 800cb84:	20000c70 	.word	0x20000c70
	...

0800cb90 <wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void wakeup(void *p) {
 800cb90:	b410      	push	{r4}
 800cb92:	2320      	movs	r3, #32
 800cb94:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = (thread_t *)p;

  chSysLockFromISR();
  switch (tp->p_state) {
 800cb98:	7f03      	ldrb	r3, [r0, #28]
 800cb9a:	2b07      	cmp	r3, #7
 800cb9c:	d80e      	bhi.n	800cbbc <wakeup+0x2c>
 800cb9e:	e8df f003 	tbb	[pc, r3]
 800cba2:	0d27      	.short	0x0d27
 800cba4:	0408230d 	.word	0x0408230d
 800cba8:	080d      	.short	0x080d
  case CH_STATE_SUSPENDED:
    *tp->p_u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->p_u.wtsemp);
 800cbaa:	6a42      	ldr	r2, [r0, #36]	; 0x24
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->s_cnt++;
 800cbac:	6893      	ldr	r3, [r2, #8]
 800cbae:	3301      	adds	r3, #1
 800cbb0:	6093      	str	r3, [r2, #8]
  return tp;
}

static inline thread_t *queue_dequeue(thread_t *tp) {

  tp->p_prev->p_next = tp->p_next;
 800cbb2:	e890 000c 	ldmia.w	r0, {r2, r3}
 800cbb6:	601a      	str	r2, [r3, #0]
  tp->p_next->p_prev = tp->p_prev;
 800cbb8:	6802      	ldr	r2, [r0, #0]
 800cbba:	6053      	str	r3, [r2, #4]
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
 800cbbc:	f04f 34ff 	mov.w	r4, #4294967295
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cbc0:	2200      	movs	r2, #0
 800cbc2:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.r_queue;
 800cbc4:	4b0d      	ldr	r3, [pc, #52]	; (800cbfc <wakeup+0x6c>)
    break;
  default:
    /* Any other state, nothing to do.*/
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
 800cbc6:	6244      	str	r4, [r0, #36]	; 0x24
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cbc8:	7702      	strb	r2, [r0, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 800cbca:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 800cbcc:	689a      	ldr	r2, [r3, #8]
 800cbce:	428a      	cmp	r2, r1
 800cbd0:	d2fb      	bcs.n	800cbca <wakeup+0x3a>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800cbd2:	685a      	ldr	r2, [r3, #4]
 800cbd4:	6042      	str	r2, [r0, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800cbd6:	6003      	str	r3, [r0, #0]
 800cbd8:	2100      	movs	r1, #0
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800cbda:	6010      	str	r0, [r2, #0]
  cp->p_prev = tp;
 800cbdc:	6058      	str	r0, [r3, #4]
 800cbde:	f381 8811 	msr	BASEPRI, r1
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
  (void) chSchReadyI(tp);
  chSysUnlockFromISR();
}
 800cbe2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cbe6:	4770      	bx	lr
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
    return;
  case CH_STATE_SUSPENDED:
    *tp->p_u.wttrp = NULL;
 800cbe8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800cbea:	2200      	movs	r2, #0
 800cbec:	601a      	str	r2, [r3, #0]
    break;
 800cbee:	e7e5      	b.n	800cbbc <wakeup+0x2c>
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	f383 8811 	msr	BASEPRI, r3
    break;
  }
  tp->p_u.rdymsg = MSG_TIMEOUT;
  (void) chSchReadyI(tp);
  chSysUnlockFromISR();
}
 800cbf6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cbfa:	4770      	bx	lr
 800cbfc:	20000c70 	.word	0x20000c70

0800cc00 <_scheduler_init>:
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800cc00:	4b03      	ldr	r3, [pc, #12]	; (800cc10 <_scheduler_init+0x10>)
 * @notapi
 */
void _scheduler_init(void) {

  queue_init(&ch.rlist.r_queue);
  ch.rlist.r_prio = NOPRIO;
 800cc02:	2200      	movs	r2, #0
 800cc04:	601b      	str	r3, [r3, #0]
  tqp->p_prev = (thread_t *)tqp;
 800cc06:	605b      	str	r3, [r3, #4]
#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_newer = (thread_t *)&ch.rlist;
 800cc08:	611b      	str	r3, [r3, #16]
  ch.rlist.r_older = (thread_t *)&ch.rlist;
 800cc0a:	615b      	str	r3, [r3, #20]
 * @notapi
 */
void _scheduler_init(void) {

  queue_init(&ch.rlist.r_queue);
  ch.rlist.r_prio = NOPRIO;
 800cc0c:	609a      	str	r2, [r3, #8]
 800cc0e:	4770      	bx	lr
 800cc10:	20000c70 	.word	0x20000c70
	...

0800cc20 <chSchReadyI>:
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cc20:	2200      	movs	r2, #0
 800cc22:	6881      	ldr	r1, [r0, #8]
  cp = (thread_t *)&ch.rlist.r_queue;
 800cc24:	4b08      	ldr	r3, [pc, #32]	; (800cc48 <chSchReadyI+0x28>)
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 800cc26:	b410      	push	{r4}
 800cc28:	4604      	mov	r4, r0
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cc2a:	7702      	strb	r2, [r0, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 800cc2c:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 800cc2e:	689a      	ldr	r2, [r3, #8]
 800cc30:	428a      	cmp	r2, r1
 800cc32:	d2fb      	bcs.n	800cc2c <chSchReadyI+0xc>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800cc34:	685a      	ldr	r2, [r3, #4]
 800cc36:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800cc38:	6023      	str	r3, [r4, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
  cp->p_prev = tp;

  return tp;
}
 800cc3a:	4620      	mov	r0, r4
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800cc3c:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 800cc3e:	605c      	str	r4, [r3, #4]

  return tp;
}
 800cc40:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc44:	4770      	bx	lr
 800cc46:	bf00      	nop
 800cc48:	20000c70 	.word	0x20000c70
 800cc4c:	00000000 	.word	0x00000000

0800cc50 <chSchGoSleepS>:
void chSchGoSleepS(tstate_t newstate) {
  thread_t *otp;

  chDbgCheckClassS();

  otp = currp;
 800cc50:	4b08      	ldr	r3, [pc, #32]	; (800cc74 <chSchGoSleepS+0x24>)
 800cc52:	6999      	ldr	r1, [r3, #24]
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 800cc54:	681a      	ldr	r2, [r3, #0]
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 800cc56:	b410      	push	{r4}
  thread_t *otp;

  chDbgCheckClassS();

  otp = currp;
  otp->p_state = newstate;
 800cc58:	7708      	strb	r0, [r1, #28]
#if CH_CFG_TIME_QUANTUM > 0
  /* The thread is renouncing its remaining time slices so it will have a new
     time quantum when it will wakeup.*/
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800cc5a:	2004      	movs	r0, #4
 800cc5c:	77c8      	strb	r0, [r1, #31]

  tqp->p_next = tp->p_next;
 800cc5e:	6810      	ldr	r0, [r2, #0]
 800cc60:	6018      	str	r0, [r3, #0]
#if defined(CH_CFG_IDLE_ENTER_HOOK)
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800cc62:	2401      	movs	r4, #1
  tqp->p_next->p_prev = (thread_t *)tqp;
 800cc64:	6043      	str	r3, [r0, #4]
 800cc66:	7714      	strb	r4, [r2, #28]
  chSysSwitch(currp, otp);
 800cc68:	4610      	mov	r0, r2
}
 800cc6a:	f85d 4b04 	ldr.w	r4, [sp], #4
#if CH_CFG_TIME_QUANTUM > 0
  /* The thread is renouncing its remaining time slices so it will have a new
     time quantum when it will wakeup.*/
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 800cc6e:	619a      	str	r2, [r3, #24]
  if (currp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
  chSysSwitch(currp, otp);
 800cc70:	f7ff ba4e 	b.w	800c110 <_port_switch>
 800cc74:	20000c70 	.word	0x20000c70
	...

0800cc80 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, systime_t time) {
 800cc80:	b530      	push	{r4, r5, lr}

  chDbgCheckClassS();

  if (TIME_INFINITE != time) {
 800cc82:	1c4b      	adds	r3, r1, #1
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, systime_t time) {
 800cc84:	b087      	sub	sp, #28

  chDbgCheckClassS();

  if (TIME_INFINITE != time) {
 800cc86:	d012      	beq.n	800ccae <chSchGoSleepTimeoutS+0x2e>
    virtual_timer_t vt;

    chVTDoSetI(&vt, time, wakeup, currp);
 800cc88:	4c0c      	ldr	r4, [pc, #48]	; (800ccbc <chSchGoSleepTimeoutS+0x3c>)
 800cc8a:	4a0d      	ldr	r2, [pc, #52]	; (800ccc0 <chSchGoSleepTimeoutS+0x40>)
 800cc8c:	69a3      	ldr	r3, [r4, #24]
 800cc8e:	4605      	mov	r5, r0
 800cc90:	a801      	add	r0, sp, #4
 800cc92:	f7ff ff45 	bl	800cb20 <chVTDoSetI>
    chSchGoSleepS(newstate);
 800cc96:	4628      	mov	r0, r5
 800cc98:	f7ff ffda 	bl	800cc50 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 800cc9c:	9b04      	ldr	r3, [sp, #16]
 800cc9e:	b113      	cbz	r3, 800cca6 <chSchGoSleepTimeoutS+0x26>
      chVTDoResetI(&vt);
 800cca0:	a801      	add	r0, sp, #4
 800cca2:	f7ff ff5d 	bl	800cb60 <chVTDoResetI>
  }
  else {
    chSchGoSleepS(newstate);
  }

  return currp->p_u.rdymsg;
 800cca6:	69a3      	ldr	r3, [r4, #24]
}
 800cca8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800ccaa:	b007      	add	sp, #28
 800ccac:	bd30      	pop	{r4, r5, pc}
 800ccae:	4c03      	ldr	r4, [pc, #12]	; (800ccbc <chSchGoSleepTimeoutS+0x3c>)
    if (chVTIsArmedI(&vt)) {
      chVTDoResetI(&vt);
    }
  }
  else {
    chSchGoSleepS(newstate);
 800ccb0:	f7ff ffce 	bl	800cc50 <chSchGoSleepS>
  }

  return currp->p_u.rdymsg;
 800ccb4:	69a3      	ldr	r3, [r4, #24]
}
 800ccb6:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800ccb8:	b007      	add	sp, #28
 800ccba:	bd30      	pop	{r4, r5, pc}
 800ccbc:	20000c70 	.word	0x20000c70
 800ccc0:	0800cb91 	.word	0x0800cb91
	...

0800ccd0 <chSchWakeupS>:

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 800ccd0:	4b14      	ldr	r3, [pc, #80]	; (800cd24 <chSchWakeupS+0x54>)
 * @param[in] ntp       the thread to be made ready
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 800ccd2:	b470      	push	{r4, r5, r6}
 800ccd4:	4604      	mov	r4, r0

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 800ccd6:	699d      	ldr	r5, [r3, #24]

  chDbgCheckClassS();

  /* Storing the message to be retrieved by the target thread when it will
     restart execution.*/
  ntp->p_u.rdymsg = msg;
 800ccd8:	6241      	str	r1, [r0, #36]	; 0x24

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 800ccda:	68a8      	ldr	r0, [r5, #8]
 800ccdc:	68a1      	ldr	r1, [r4, #8]
 800ccde:	4281      	cmp	r1, r0
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cce0:	f04f 0200 	mov.w	r2, #0

  /* If the waken thread has a not-greater priority than the current
     one then it is just inserted in the ready list else it made
     running immediately and the invoking thread goes in the ready
     list instead.*/
  if (ntp->p_prio <= currp->p_prio) {
 800cce4:	d80b      	bhi.n	800ccfe <chSchWakeupS+0x2e>
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cce6:	7722      	strb	r2, [r4, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
 800cce8:	681b      	ldr	r3, [r3, #0]
  } while (cp->p_prio >= tp->p_prio);
 800ccea:	689a      	ldr	r2, [r3, #8]
 800ccec:	4291      	cmp	r1, r2
 800ccee:	d9fb      	bls.n	800cce8 <chSchWakeupS+0x18>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800ccf0:	685a      	ldr	r2, [r3, #4]
 800ccf2:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800ccf4:	6023      	str	r3, [r4, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800ccf6:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 800ccf8:	605c      	str	r4, [r3, #4]
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
  }
}
 800ccfa:	bc70      	pop	{r4, r5, r6}
 800ccfc:	4770      	bx	lr
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800ccfe:	772a      	strb	r2, [r5, #28]
  cp = (thread_t *)&ch.rlist.r_queue;
 800cd00:	461a      	mov	r2, r3
  do {
    cp = cp->p_next;
 800cd02:	6812      	ldr	r2, [r2, #0]
  } while (cp->p_prio >= tp->p_prio);
 800cd04:	6891      	ldr	r1, [r2, #8]
 800cd06:	4288      	cmp	r0, r1
 800cd08:	d9fb      	bls.n	800cd02 <chSchWakeupS+0x32>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800cd0a:	6850      	ldr	r0, [r2, #4]
 800cd0c:	6068      	str	r0, [r5, #4]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
 800cd0e:	2601      	movs	r6, #1
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800cd10:	602a      	str	r2, [r5, #0]
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800cd12:	6005      	str	r5, [r0, #0]
  cp->p_prev = tp;
 800cd14:	6055      	str	r5, [r2, #4]
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
 800cd16:	7726      	strb	r6, [r4, #28]
    chSysSwitch(ntp, otp);
 800cd18:	4629      	mov	r1, r5
 800cd1a:	4620      	mov	r0, r4
  if (ntp->p_prio <= currp->p_prio) {
    (void) chSchReadyI(ntp);
  }
  else {
    thread_t *otp = chSchReadyI(currp);
    setcurrp(ntp);
 800cd1c:	619c      	str	r4, [r3, #24]
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
  }
}
 800cd1e:	bc70      	pop	{r4, r5, r6}
    if (otp->p_prio == IDLEPRIO) {
      CH_CFG_IDLE_LEAVE_HOOK();
    }
#endif
    ntp->p_state = CH_STATE_CURRENT;
    chSysSwitch(ntp, otp);
 800cd20:	f7ff b9f6 	b.w	800c110 <_port_switch>
 800cd24:	20000c70 	.word	0x20000c70
	...

0800cd30 <chSchIsPreemptionRequired>:
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.r_queue);
 800cd30:	4b08      	ldr	r3, [pc, #32]	; (800cd54 <chSchIsPreemptionRequired+0x24>)
  tprio_t p2 = currp->p_prio;
 800cd32:	699a      	ldr	r2, [r3, #24]
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.r_queue);
 800cd34:	681b      	ldr	r3, [r3, #0]
#if CH_CFG_TIME_QUANTUM > 0
  /* If the running thread has not reached its time quantum, reschedule only
     if the first thread on the ready queue has a higher priority.
     Otherwise, if the running thread has used up its time quantum, reschedule
     if the first thread on the ready queue has equal or higher priority.*/
  return (currp->p_preempt > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
 800cd36:	7fd1      	ldrb	r1, [r2, #31]
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
  tprio_t p1 = firstprio(&ch.rlist.r_queue);
 800cd38:	689b      	ldr	r3, [r3, #8]
  tprio_t p2 = currp->p_prio;
 800cd3a:	6890      	ldr	r0, [r2, #8]
#if CH_CFG_TIME_QUANTUM > 0
  /* If the running thread has not reached its time quantum, reschedule only
     if the first thread on the ready queue has a higher priority.
     Otherwise, if the running thread has used up its time quantum, reschedule
     if the first thread on the ready queue has equal or higher priority.*/
  return (currp->p_preempt > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
 800cd3c:	b921      	cbnz	r1, 800cd48 <chSchIsPreemptionRequired+0x18>
 800cd3e:	4283      	cmp	r3, r0
 800cd40:	bf34      	ite	cc
 800cd42:	2000      	movcc	r0, #0
 800cd44:	2001      	movcs	r0, #1
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
#endif
}
 800cd46:	4770      	bx	lr
#if CH_CFG_TIME_QUANTUM > 0
  /* If the running thread has not reached its time quantum, reschedule only
     if the first thread on the ready queue has a higher priority.
     Otherwise, if the running thread has used up its time quantum, reschedule
     if the first thread on the ready queue has equal or higher priority.*/
  return (currp->p_preempt > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
 800cd48:	4283      	cmp	r3, r0
 800cd4a:	bf94      	ite	ls
 800cd4c:	2000      	movls	r0, #0
 800cd4e:	2001      	movhi	r0, #1
 800cd50:	4770      	bx	lr
 800cd52:	bf00      	nop
 800cd54:	20000c70 	.word	0x20000c70
	...

0800cd60 <chSchDoRescheduleBehind>:
 * @special
 */
void chSchDoRescheduleBehind(void) {
  thread_t *otp;

  otp = currp;
 800cd60:	4a0e      	ldr	r2, [pc, #56]	; (800cd9c <chSchDoRescheduleBehind+0x3c>)
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 800cd62:	6810      	ldr	r0, [r2, #0]

  tqp->p_next = tp->p_next;
 800cd64:	6803      	ldr	r3, [r0, #0]
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoRescheduleBehind(void) {
 800cd66:	b470      	push	{r4, r5, r6}
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800cd68:	2101      	movs	r1, #1
 * @special
 */
void chSchDoRescheduleBehind(void) {
  thread_t *otp;

  otp = currp;
 800cd6a:	6994      	ldr	r4, [r2, #24]
  tqp->p_next->p_prev = (thread_t *)tqp;
 800cd6c:	605a      	str	r2, [r3, #4]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800cd6e:	2604      	movs	r6, #4
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800cd70:	7701      	strb	r1, [r0, #28]
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cd72:	2500      	movs	r5, #0
 800cd74:	68a1      	ldr	r1, [r4, #8]
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 800cd76:	6013      	str	r3, [r2, #0]
void chSchDoRescheduleBehind(void) {
  thread_t *otp;

  otp = currp;
  /* Picks the first thread from the ready queue and makes it current.*/
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 800cd78:	6190      	str	r0, [r2, #24]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800cd7a:	77e6      	strb	r6, [r4, #31]
  chDbgCheck(tp != NULL);
  chDbgAssert((tp->p_state != CH_STATE_READY) &&
              (tp->p_state != CH_STATE_FINAL),
              "invalid state");

  tp->p_state = CH_STATE_READY;
 800cd7c:	7725      	strb	r5, [r4, #28]
 800cd7e:	e000      	b.n	800cd82 <chSchDoRescheduleBehind+0x22>
 800cd80:	681b      	ldr	r3, [r3, #0]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
 800cd82:	689a      	ldr	r2, [r3, #8]
 800cd84:	428a      	cmp	r2, r1
 800cd86:	d2fb      	bcs.n	800cd80 <chSchDoRescheduleBehind+0x20>
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
 800cd88:	685a      	ldr	r2, [r3, #4]
 800cd8a:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
 800cd8c:	6023      	str	r3, [r4, #0]
  currp->p_state = CH_STATE_CURRENT;
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  (void) chSchReadyI(otp);
  chSysSwitch(currp, otp);
 800cd8e:	4621      	mov	r1, r4
    cp = cp->p_next;
  } while (cp->p_prio >= tp->p_prio);
  /* Insertion on p_prev.*/
  tp->p_next = cp;
  tp->p_prev = cp->p_prev;
  tp->p_prev->p_next = tp;
 800cd90:	6014      	str	r4, [r2, #0]
  cp->p_prev = tp;
 800cd92:	605c      	str	r4, [r3, #4]
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  (void) chSchReadyI(otp);
  chSysSwitch(currp, otp);
}
 800cd94:	bc70      	pop	{r4, r5, r6}
  currp->p_state = CH_STATE_CURRENT;
#if CH_CFG_TIME_QUANTUM > 0
  otp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
  (void) chSchReadyI(otp);
  chSysSwitch(currp, otp);
 800cd96:	f7ff b9bb 	b.w	800c110 <_port_switch>
 800cd9a:	bf00      	nop
 800cd9c:	20000c70 	.word	0x20000c70

0800cda0 <chSchDoRescheduleAhead>:
 * @special
 */
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
 800cda0:	4a0d      	ldr	r2, [pc, #52]	; (800cdd8 <chSchDoRescheduleAhead+0x38>)
  tp->p_prev->p_next = tp;
  tqp->p_prev = tp;
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;
 800cda2:	6810      	ldr	r0, [r2, #0]

  tqp->p_next = tp->p_next;
 800cda4:	6803      	ldr	r3, [r0, #0]
 * @note    Not a user function, it is meant to be invoked by the scheduler
 *          itself or from within the port layer.
 *
 * @special
 */
void chSchDoRescheduleAhead(void) {
 800cda6:	b430      	push	{r4, r5}
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800cda8:	2101      	movs	r1, #1
 * @special
 */
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
 800cdaa:	6994      	ldr	r4, [r2, #24]
  tqp->p_next->p_prev = (thread_t *)tqp;
 800cdac:	605a      	str	r2, [r3, #4]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;

  otp->p_state = CH_STATE_READY;
 800cdae:	2500      	movs	r5, #0
#if defined(CH_CFG_IDLE_LEAVE_HOOK)
  if (otp->p_prio == IDLEPRIO) {
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;
 800cdb0:	7701      	strb	r1, [r0, #28]
 800cdb2:	68a1      	ldr	r1, [r4, #8]
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 800cdb4:	6013      	str	r3, [r2, #0]
void chSchDoRescheduleAhead(void) {
  thread_t *otp, *cp;

  otp = currp;
  /* Picks the first thread from the ready queue and makes it current.*/
  setcurrp(queue_fifo_remove(&ch.rlist.r_queue));
 800cdb6:	6190      	str	r0, [r2, #24]
    CH_CFG_IDLE_LEAVE_HOOK();
  }
#endif
  currp->p_state = CH_STATE_CURRENT;

  otp->p_state = CH_STATE_READY;
 800cdb8:	7725      	strb	r5, [r4, #28]
 800cdba:	e000      	b.n	800cdbe <chSchDoRescheduleAhead+0x1e>
 800cdbc:	681b      	ldr	r3, [r3, #0]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
 800cdbe:	689a      	ldr	r2, [r3, #8]
 800cdc0:	428a      	cmp	r2, r1
 800cdc2:	d8fb      	bhi.n	800cdbc <chSchDoRescheduleAhead+0x1c>
  /* Insertion on p_prev.*/
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
 800cdc4:	685a      	ldr	r2, [r3, #4]
 800cdc6:	6062      	str	r2, [r4, #4]
  cp = (thread_t *)&ch.rlist.r_queue;
  do {
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
  /* Insertion on p_prev.*/
  otp->p_next = cp;
 800cdc8:	6023      	str	r3, [r4, #0]
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
  cp->p_prev = otp;

  chSysSwitch(currp, otp);
 800cdca:	4621      	mov	r1, r4
    cp = cp->p_next;
  } while (cp->p_prio > otp->p_prio);
  /* Insertion on p_prev.*/
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
 800cdcc:	6014      	str	r4, [r2, #0]
  cp->p_prev = otp;
 800cdce:	605c      	str	r4, [r3, #4]

  chSysSwitch(currp, otp);
}
 800cdd0:	bc30      	pop	{r4, r5}
  otp->p_next = cp;
  otp->p_prev = cp->p_prev;
  otp->p_prev->p_next = otp;
  cp->p_prev = otp;

  chSysSwitch(currp, otp);
 800cdd2:	f7ff b99d 	b.w	800c110 <_port_switch>
 800cdd6:	bf00      	nop
 800cdd8:	20000c70 	.word	0x20000c70
 800cddc:	00000000 	.word	0x00000000

0800cde0 <chSchRescheduleS>:
 */
static inline bool chSchIsRescRequiredI(void) {

  chDbgCheckClassI();

  return firstprio(&ch.rlist.r_queue) > currp->p_prio;
 800cde0:	4b04      	ldr	r3, [pc, #16]	; (800cdf4 <chSchRescheduleS+0x14>)
 800cde2:	681a      	ldr	r2, [r3, #0]
 800cde4:	699b      	ldr	r3, [r3, #24]
 */
void chSchRescheduleS(void) {

  chDbgCheckClassS();

  if (chSchIsRescRequiredI()) {
 800cde6:	6892      	ldr	r2, [r2, #8]
 800cde8:	689b      	ldr	r3, [r3, #8]
 800cdea:	429a      	cmp	r2, r3
 800cdec:	d800      	bhi.n	800cdf0 <chSchRescheduleS+0x10>
 800cdee:	4770      	bx	lr
    chSchDoRescheduleAhead();
 800cdf0:	f7ff bfd6 	b.w	800cda0 <chSchDoRescheduleAhead>
 800cdf4:	20000c70 	.word	0x20000c70
	...

0800ce00 <chSchDoReschedule>:
void chSchDoReschedule(void) {

#if CH_CFG_TIME_QUANTUM > 0
  /* If CH_CFG_TIME_QUANTUM is enabled then there are two different scenarios
     to handle on preemption: time quantum elapsed or not.*/
  if (currp->p_preempt == (tslices_t)0) {
 800ce00:	4b03      	ldr	r3, [pc, #12]	; (800ce10 <chSchDoReschedule+0x10>)
 800ce02:	699b      	ldr	r3, [r3, #24]
 800ce04:	7fdb      	ldrb	r3, [r3, #31]
 800ce06:	b10b      	cbz	r3, 800ce0c <chSchDoReschedule+0xc>
    chSchDoRescheduleBehind();
  }
  else {
    /* The thread didn't consume all its time quantum so it is put ahead of
       threads with equal priority and does not acquire a new time quantum.*/
    chSchDoRescheduleAhead();
 800ce08:	f7ff bfca 	b.w	800cda0 <chSchDoRescheduleAhead>
  /* If CH_CFG_TIME_QUANTUM is enabled then there are two different scenarios
     to handle on preemption: time quantum elapsed or not.*/
  if (currp->p_preempt == (tslices_t)0) {
    /* The thread consumed its time quantum so it is enqueued behind threads
       with same priority level, however, it acquires a new time quantum.*/
    chSchDoRescheduleBehind();
 800ce0c:	f7ff bfa8 	b.w	800cd60 <chSchDoRescheduleBehind>
 800ce10:	20000c70 	.word	0x20000c70
	...

0800ce20 <_thread_init>:
 * @param[in] prio      the priority level for the new thread
 * @return              The same thread pointer passed as parameter.
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {
 800ce20:	b5f0      	push	{r4, r5, r6, r7, lr}
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800ce22:	4c0f      	ldr	r4, [pc, #60]	; (800ce60 <_thread_init+0x40>)
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 800ce24:	6401      	str	r1, [r0, #64]	; 0x40
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800ce26:	6965      	ldr	r5, [r4, #20]
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 800ce28:	6081      	str	r1, [r0, #8]
  tp->p_state = CH_STATE_WTSTART;
 800ce2a:	2602      	movs	r6, #2
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800ce2c:	2200      	movs	r2, #0
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800ce2e:	7706      	strb	r6, [r0, #28]
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
 800ce30:	f100 012c 	add.w	r1, r0, #44	; 0x2c

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800ce34:	f04f 0e04 	mov.w	lr, #4
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800ce38:	2701      	movs	r7, #1
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
 800ce3a:	f100 0628 	add.w	r6, r0, #40	; 0x28
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800ce3e:	6145      	str	r5, [r0, #20]
 800ce40:	6104      	str	r4, [r0, #16]

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800ce42:	f880 e01f 	strb.w	lr, [r0, #31]
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800ce46:	7787      	strb	r7, [r0, #30]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800ce48:	7742      	strb	r2, [r0, #29]
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 800ce4a:	63c2      	str	r2, [r0, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 800ce4c:	6382      	str	r2, [r0, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
 800ce4e:	6202      	str	r2, [r0, #32]
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 800ce50:	6182      	str	r2, [r0, #24]
  REG_INSERT(tp);
 800ce52:	6128      	str	r0, [r5, #16]
 800ce54:	6160      	str	r0, [r4, #20]
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 800ce56:	6286      	str	r6, [r0, #40]	; 0x28
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800ce58:	62c1      	str	r1, [r0, #44]	; 0x2c
  tqp->p_prev = (thread_t *)tqp;
 800ce5a:	6301      	str	r1, [r0, #48]	; 0x30
#endif
#if defined(CH_CFG_THREAD_INIT_HOOK)
  CH_CFG_THREAD_INIT_HOOK(tp);
#endif
  return tp;
}
 800ce5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce5e:	bf00      	nop
 800ce60:	20000c70 	.word	0x20000c70
	...

0800ce70 <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(void *wsp, size_t size,
                            tprio_t prio, tfunc_t pf, void *arg) {
 800ce70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce72:	461d      	mov	r5, r3
 800ce74:	4604      	mov	r4, r0
 800ce76:	2320      	movs	r3, #32
 800ce78:	f383 8811 	msr	BASEPRI, r3

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800ce7c:	3964      	subs	r1, #100	; 0x64
 800ce7e:	4401      	add	r1, r0
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800ce80:	4e13      	ldr	r6, [pc, #76]	; (800ced0 <chThdCreateStatic+0x60>)

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800ce82:	4b14      	ldr	r3, [pc, #80]	; (800ced4 <chThdCreateStatic+0x64>)
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800ce84:	6977      	ldr	r7, [r6, #20]

  chDbgCheckClassI();
  chDbgCheck((wsp != NULL) && (size >= THD_WORKING_AREA_SIZE(0)) &&
             (prio <= HIGHPRIO) && (pf != NULL));

  PORT_SETUP_CONTEXT(tp, wsp, size, pf, arg);
 800ce86:	60c1      	str	r1, [r0, #12]
 800ce88:	640d      	str	r5, [r1, #64]	; 0x40
 800ce8a:	9d06      	ldr	r5, [sp, #24]
 800ce8c:	644d      	str	r5, [r1, #68]	; 0x44
 800ce8e:	660b      	str	r3, [r1, #96]	; 0x60
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800ce90:	2502      	movs	r5, #2
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800ce92:	2304      	movs	r3, #4
 *
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
 800ce94:	6082      	str	r2, [r0, #8]
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
 800ce96:	6402      	str	r2, [r0, #64]	; 0x40
 * @notapi
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
 800ce98:	7705      	strb	r5, [r0, #28]
  tp->p_flags = CH_FLAG_MODE_STATIC;
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
 800ce9a:	77c3      	strb	r3, [r0, #31]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800ce9c:	2500      	movs	r5, #0
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  queue_init(&tp->p_msgqueue);
 800ce9e:	f100 032c 	add.w	r3, r0, #44	; 0x2c
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  list_init(&tp->p_waiting);
 800cea2:	f100 0228 	add.w	r2, r0, #40	; 0x28
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
 800cea6:	2101      	movs	r1, #1
 800cea8:	7781      	strb	r1, [r0, #30]
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800ceaa:	6106      	str	r6, [r0, #16]
 800ceac:	6147      	str	r7, [r0, #20]
 */
thread_t *_thread_init(thread_t *tp, tprio_t prio) {

  tp->p_prio = prio;
  tp->p_state = CH_STATE_WTSTART;
  tp->p_flags = CH_FLAG_MODE_STATIC;
 800ceae:	7745      	strb	r5, [r0, #29]
#if CH_CFG_TIME_QUANTUM > 0
  tp->p_preempt = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->p_realprio = prio;
  tp->p_mtxlist = NULL;
 800ceb0:	63c5      	str	r5, [r0, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->p_epending = (eventmask_t)0;
 800ceb2:	6385      	str	r5, [r0, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->p_time = (systime_t)0;
 800ceb4:	6205      	str	r5, [r0, #32]
#endif
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
 800ceb6:	6185      	str	r5, [r0, #24]
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateI(wsp, size, prio, pf, arg);
  chSchWakeupS(tp, MSG_OK);
 800ceb8:	4629      	mov	r1, r5
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->p_refs = (trefs_t)1;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->p_name = NULL;
  REG_INSERT(tp);
 800ceba:	6138      	str	r0, [r7, #16]
 *
 * @notapi
 */
static inline void list_init(threads_list_t *tlp) {

  tlp->p_next = (thread_t *)tlp;
 800cebc:	6282      	str	r2, [r0, #40]	; 0x28
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800cebe:	62c3      	str	r3, [r0, #44]	; 0x2c
  tqp->p_prev = (thread_t *)tqp;
 800cec0:	6303      	str	r3, [r0, #48]	; 0x30
 800cec2:	6170      	str	r0, [r6, #20]
                  CH_DBG_STACK_FILL_VALUE);
#endif

  chSysLock();
  tp = chThdCreateI(wsp, size, prio, pf, arg);
  chSchWakeupS(tp, MSG_OK);
 800cec4:	f7ff ff04 	bl	800ccd0 <chSchWakeupS>
 800cec8:	f385 8811 	msr	BASEPRI, r5
  chSysUnlock();

  return tp;
}
 800cecc:	4620      	mov	r0, r4
 800cece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ced0:	20000c70 	.word	0x20000c70
 800ced4:	0800c129 	.word	0x0800c129
	...

0800cee0 <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(systime_t time) {
 800cee0:	b508      	push	{r3, lr}
 800cee2:	4601      	mov	r1, r0
 800cee4:	2320      	movs	r3, #32
 800cee6:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(systime_t time) {

  chDbgCheck(time != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, time);
 800ceea:	2008      	movs	r0, #8
 800ceec:	f7ff fec8 	bl	800cc80 <chSchGoSleepTimeoutS>
 800cef0:	2300      	movs	r3, #0
 800cef2:	f383 8811 	msr	BASEPRI, r3
 800cef6:	bd08      	pop	{r3, pc}
	...

0800cf00 <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 800cf00:	b538      	push	{r3, r4, r5, lr}
  thread_t *tp = currp;
 800cf02:	4b0e      	ldr	r3, [pc, #56]	; (800cf3c <chThdExitS+0x3c>)
 800cf04:	699c      	ldr	r4, [r3, #24]
 *
 * @notapi
 */
static inline bool list_notempty(threads_list_t *tlp) {

  return (bool)(tlp->p_next != (thread_t *)tlp);
 800cf06:	6aa3      	ldr	r3, [r4, #40]	; 0x28

  tp->p_u.exitcode = msg;
 800cf08:	6260      	str	r0, [r4, #36]	; 0x24
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 800cf0a:	f104 0528 	add.w	r5, r4, #40	; 0x28
 800cf0e:	429d      	cmp	r5, r3
 800cf10:	d007      	beq.n	800cf22 <chThdExitS+0x22>
}

static inline thread_t *list_remove(threads_list_t *tlp) {

  thread_t *tp = tlp->p_next;
  tlp->p_next = tp->p_next;
 800cf12:	681a      	ldr	r2, [r3, #0]
 800cf14:	62a2      	str	r2, [r4, #40]	; 0x28
    (void) chSchReadyI(list_remove(&tp->p_waiting));
 800cf16:	4618      	mov	r0, r3
 800cf18:	f7ff fe82 	bl	800cc20 <chSchReadyI>
 *
 * @notapi
 */
static inline bool list_notempty(threads_list_t *tlp) {

  return (bool)(tlp->p_next != (thread_t *)tlp);
 800cf1c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  tp->p_u.exitcode = msg;
#if defined(CH_CFG_THREAD_EXIT_HOOK)
  CH_CFG_THREAD_EXIT_HOOK(tp);
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  while (list_notempty(&tp->p_waiting)) {
 800cf1e:	42ab      	cmp	r3, r5
 800cf20:	d1f7      	bne.n	800cf12 <chThdExitS+0x12>
  }
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  /* Static threads are immediately removed from the registry because
     there is no memory to recover.*/
  if ((tp->p_flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC) {
 800cf22:	7f63      	ldrb	r3, [r4, #29]
 800cf24:	079b      	lsls	r3, r3, #30
 800cf26:	d104      	bne.n	800cf32 <chThdExitS+0x32>
    REG_REMOVE(tp);
 800cf28:	6963      	ldr	r3, [r4, #20]
 800cf2a:	6922      	ldr	r2, [r4, #16]
 800cf2c:	611a      	str	r2, [r3, #16]
 800cf2e:	6922      	ldr	r2, [r4, #16]
 800cf30:	6153      	str	r3, [r2, #20]
  }
#endif
  chSchGoSleepS(CH_STATE_FINAL);
 800cf32:	200f      	movs	r0, #15

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 800cf34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
     there is no memory to recover.*/
  if ((tp->p_flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC) {
    REG_REMOVE(tp);
  }
#endif
  chSchGoSleepS(CH_STATE_FINAL);
 800cf38:	f7ff be8a 	b.w	800cc50 <chSchGoSleepS>
 800cf3c:	20000c70 	.word	0x20000c70

0800cf40 <chThdExit>:
 800cf40:	2320      	movs	r3, #32
 800cf42:	f383 8811 	msr	BASEPRI, r3
 * @api
 */
void chThdExit(msg_t msg) {

  chSysLock();
  chThdExitS(msg);
 800cf46:	f7ff bfdb 	b.w	800cf00 <chThdExitS>
 800cf4a:	bf00      	nop
 800cf4c:	0000      	movs	r0, r0
	...

0800cf50 <chThdResumeI>:
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {

  if (*trp != NULL) {
 800cf50:	6803      	ldr	r3, [r0, #0]
 800cf52:	b12b      	cbz	r3, 800cf60 <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->p_state == CH_STATE_SUSPENDED,
                "not THD_STATE_SUSPENDED");

    *trp = NULL;
 800cf54:	2200      	movs	r2, #0
 800cf56:	6002      	str	r2, [r0, #0]
    tp->p_u.rdymsg = msg;
    (void) chSchReadyI(tp);
 800cf58:	4618      	mov	r0, r3

    chDbgAssert(tp->p_state == CH_STATE_SUSPENDED,
                "not THD_STATE_SUSPENDED");

    *trp = NULL;
    tp->p_u.rdymsg = msg;
 800cf5a:	6259      	str	r1, [r3, #36]	; 0x24
    (void) chSchReadyI(tp);
 800cf5c:	f7ff be60 	b.w	800cc20 <chSchReadyI>
 800cf60:	4770      	bx	lr
 800cf62:	bf00      	nop
	...

0800cf70 <chThdEnqueueTimeoutS>:
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {

  if (TIME_IMMEDIATE == timeout) {
 800cf70:	b169      	cbz	r1, 800cf8e <chThdEnqueueTimeoutS+0x1e>
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 800cf72:	4b08      	ldr	r3, [pc, #32]	; (800cf94 <chThdEnqueueTimeoutS+0x24>)
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, systime_t timeout) {
 800cf74:	b410      	push	{r4}
 800cf76:	4602      	mov	r2, r0
}

static inline void queue_insert(thread_t *tp, threads_queue_t *tqp) {

  tp->p_next = (thread_t *)tqp;
  tp->p_prev = tqp->p_prev;
 800cf78:	6844      	ldr	r4, [r0, #4]

  if (TIME_IMMEDIATE == timeout) {
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);
 800cf7a:	699b      	ldr	r3, [r3, #24]

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 800cf7c:	2004      	movs	r0, #4
 800cf7e:	e883 0014 	stmia.w	r3, {r2, r4}
  tp->p_prev->p_next = tp;
 800cf82:	6023      	str	r3, [r4, #0]
  tqp->p_prev = tp;
 800cf84:	6053      	str	r3, [r2, #4]
}
 800cf86:	f85d 4b04 	ldr.w	r4, [sp], #4
    return MSG_TIMEOUT;
  }

  queue_insert(currp, tqp);

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 800cf8a:	f7ff be79 	b.w	800cc80 <chSchGoSleepTimeoutS>
}
 800cf8e:	f04f 30ff 	mov.w	r0, #4294967295
 800cf92:	4770      	bx	lr
 800cf94:	20000c70 	.word	0x20000c70
	...

0800cfa0 <chThdDequeueNextI>:
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 800cfa0:	6802      	ldr	r2, [r0, #0]
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  if (queue_notempty(tqp)) {
 800cfa2:	4290      	cmp	r0, r2
 800cfa4:	d00a      	beq.n	800cfbc <chThdDequeueNextI+0x1c>
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 800cfa6:	b410      	push	{r4}
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 800cfa8:	6814      	ldr	r4, [r2, #0]
 800cfaa:	6004      	str	r4, [r0, #0]
 800cfac:	4603      	mov	r3, r0
  tqp->p_next->p_prev = (thread_t *)tqp;
 800cfae:	6063      	str	r3, [r4, #4]

  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->p_state == CH_STATE_QUEUED, "invalid state");

  tp->p_u.rdymsg = msg;
 800cfb0:	6251      	str	r1, [r2, #36]	; 0x24
  (void) chSchReadyI(tp);
 800cfb2:	4610      	mov	r0, r2

  if (queue_notempty(tqp)) {
    chThdDoDequeueNextI(tqp, msg);
  }
}
 800cfb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cfb8:	f7ff be32 	b.w	800cc20 <chSchReadyI>
 800cfbc:	4770      	bx	lr
 800cfbe:	bf00      	nop

0800cfc0 <chThdDequeueAllI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueAllI(threads_queue_t *tqp, msg_t msg) {
 800cfc0:	b538      	push	{r3, r4, r5, lr}
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 800cfc2:	6803      	ldr	r3, [r0, #0]

  while (queue_notempty(tqp)) {
 800cfc4:	4298      	cmp	r0, r3
 800cfc6:	d00b      	beq.n	800cfe0 <chThdDequeueAllI+0x20>
 800cfc8:	4604      	mov	r4, r0
 800cfca:	460d      	mov	r5, r1
}

static inline thread_t *queue_fifo_remove(threads_queue_t *tqp) {
  thread_t *tp = tqp->p_next;

  tqp->p_next = tp->p_next;
 800cfcc:	681a      	ldr	r2, [r3, #0]
 800cfce:	6022      	str	r2, [r4, #0]
 800cfd0:	4618      	mov	r0, r3
  tqp->p_next->p_prev = (thread_t *)tqp;
 800cfd2:	6054      	str	r4, [r2, #4]

  tp = queue_fifo_remove(tqp);

  chDbgAssert(tp->p_state == CH_STATE_QUEUED, "invalid state");

  tp->p_u.rdymsg = msg;
 800cfd4:	625d      	str	r5, [r3, #36]	; 0x24
  (void) chSchReadyI(tp);
 800cfd6:	f7ff fe23 	bl	800cc20 <chSchReadyI>
 *
 * @notapi
 */
static inline bool queue_notempty(const threads_queue_t *tqp) {

  return (bool)(tqp->p_next != (const thread_t *)tqp);
 800cfda:	6823      	ldr	r3, [r4, #0]
 800cfdc:	429c      	cmp	r4, r3
 800cfde:	d1f5      	bne.n	800cfcc <chThdDequeueAllI+0xc>
 800cfe0:	bd38      	pop	{r3, r4, r5, pc}
 800cfe2:	bf00      	nop
	...

0800cff0 <chTMStartMeasurementX>:
 800cff0:	4b01      	ldr	r3, [pc, #4]	; (800cff8 <chTMStartMeasurementX+0x8>)
 800cff2:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 800cff4:	6083      	str	r3, [r0, #8]
 800cff6:	4770      	bx	lr
 800cff8:	e0001000 	.word	0xe0001000
 800cffc:	00000000 	.word	0x00000000

0800d000 <chTMStopMeasurementX>:
 800d000:	4b0f      	ldr	r3, [pc, #60]	; (800d040 <chTMStopMeasurementX+0x40>)
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 800d002:	4910      	ldr	r1, [pc, #64]	; (800d044 <chTMStopMeasurementX+0x44>)
 800d004:	685a      	ldr	r2, [r3, #4]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 800d006:	6883      	ldr	r3, [r0, #8]
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 800d008:	b4f0      	push	{r4, r5, r6, r7}

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
 800d00a:	6f8f      	ldr	r7, [r1, #120]	; 0x78

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 800d00c:	68c6      	ldr	r6, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 800d00e:	6841      	ldr	r1, [r0, #4]
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
 800d010:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
 800d014:	1ad3      	subs	r3, r2, r3
 800d016:	1bdb      	subs	r3, r3, r7
  tmp->cumulative += (rttime_t)tmp->last;
 800d018:	18e4      	adds	r4, r4, r3
 800d01a:	f145 0500 	adc.w	r5, r5, #0

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 800d01e:	3601      	adds	r6, #1
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 800d020:	428b      	cmp	r3, r1

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {

  tmp->n++;
 800d022:	60c6      	str	r6, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 800d024:	6083      	str	r3, [r0, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 800d026:	e9c0 4504 	strd	r4, r5, [r0, #16]
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
 800d02a:	d805      	bhi.n	800d038 <chTMStopMeasurementX+0x38>
    tmp->worst = tmp->last;
  }
  else if (tmp->last < tmp->best) {
 800d02c:	6802      	ldr	r2, [r0, #0]
 800d02e:	4293      	cmp	r3, r2
    tmp->best = tmp->last;
 800d030:	bf38      	it	cc
 800d032:	6003      	strcc	r3, [r0, #0]
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
}
 800d034:	bcf0      	pop	{r4, r5, r6, r7}
 800d036:	4770      	bx	lr
  tmp->n++;
  tmp->last = (now - tmp->last) - offset;
  tmp->cumulative += (rttime_t)tmp->last;
  /*lint -save -e9013 [15.7] There is no else because it is not needed.*/
  if (tmp->last > tmp->worst) {
    tmp->worst = tmp->last;
 800d038:	6043      	str	r3, [r0, #4]
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch.tm.offset);
}
 800d03a:	bcf0      	pop	{r4, r5, r6, r7}
 800d03c:	4770      	bx	lr
 800d03e:	bf00      	nop
 800d040:	e0001000 	.word	0xe0001000
 800d044:	20000c70 	.word	0x20000c70
	...

0800d050 <_tm_init>:
/**
 * @brief   Initializes the time measurement unit.
 *
 * @init
 */
void _tm_init(void) {
 800d050:	b5d0      	push	{r4, r6, r7, lr}
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 800d052:	4c0c      	ldr	r4, [pc, #48]	; (800d084 <_tm_init+0x34>)
/**
 * @brief   Initializes the time measurement unit.
 *
 * @init
 */
void _tm_init(void) {
 800d054:	b086      	sub	sp, #24
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 800d056:	2300      	movs	r3, #0
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 800d058:	f04f 32ff 	mov.w	r2, #4294967295
  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
 800d05c:	4668      	mov	r0, sp

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 800d05e:	2600      	movs	r6, #0
 800d060:	2700      	movs	r7, #0
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
 800d062:	67a3      	str	r3, [r4, #120]	; 0x78
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
 800d064:	9301      	str	r3, [sp, #4]
  tmp->last       = (rtcnt_t)0;
 800d066:	9302      	str	r3, [sp, #8]
  tmp->n          = (ucnt_t)0;
 800d068:	9303      	str	r3, [sp, #12]
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {

  tmp->best       = (rtcnt_t)-1;
 800d06a:	9200      	str	r2, [sp, #0]
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 800d06c:	e9cd 6704 	strd	r6, r7, [sp, #16]
  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  ch.tm.offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
  chTMStartMeasurementX(&tm);
 800d070:	f7ff ffbe 	bl	800cff0 <chTMStartMeasurementX>
  chTMStopMeasurementX(&tm);
 800d074:	4668      	mov	r0, sp
 800d076:	f7ff ffc3 	bl	800d000 <chTMStopMeasurementX>
  ch.tm.offset = tm.last;
 800d07a:	9b02      	ldr	r3, [sp, #8]
 800d07c:	67a3      	str	r3, [r4, #120]	; 0x78
}
 800d07e:	b006      	add	sp, #24
 800d080:	bdd0      	pop	{r4, r6, r7, pc}
 800d082:	bf00      	nop
 800d084:	20000c70 	.word	0x20000c70
	...

0800d090 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  queue_init(&mp->m_queue);
  mp->m_owner = NULL;
 800d090:	2300      	movs	r3, #0
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d092:	6000      	str	r0, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 800d094:	6040      	str	r0, [r0, #4]
 800d096:	6083      	str	r3, [r0, #8]
 800d098:	4770      	bx	lr
 800d09a:	bf00      	nop
 800d09c:	0000      	movs	r0, r0
	...

0800d0a0 <chEvtRegisterMaskWithFlags>:
 * @api
 */
void chEvtRegisterMaskWithFlags(event_source_t *esp,
                                event_listener_t *elp,
                                eventmask_t events,
                                eventflags_t wflags) {
 800d0a0:	b430      	push	{r4, r5}
 800d0a2:	2420      	movs	r4, #32
 800d0a4:	f384 8811 	msr	BASEPRI, r4
  chDbgCheck((esp != NULL) && (elp != NULL));

  chSysLock();
  elp->el_next     = esp->es_next;
  esp->es_next     = elp;
  elp->el_listener = currp;
 800d0a8:	4d06      	ldr	r5, [pc, #24]	; (800d0c4 <chEvtRegisterMaskWithFlags+0x24>)
                                eventflags_t wflags) {

  chDbgCheck((esp != NULL) && (elp != NULL));

  chSysLock();
  elp->el_next     = esp->es_next;
 800d0aa:	6804      	ldr	r4, [r0, #0]
  esp->es_next     = elp;
  elp->el_listener = currp;
 800d0ac:	69ad      	ldr	r5, [r5, #24]
                                eventflags_t wflags) {

  chDbgCheck((esp != NULL) && (elp != NULL));

  chSysLock();
  elp->el_next     = esp->es_next;
 800d0ae:	600c      	str	r4, [r1, #0]
  esp->es_next     = elp;
  elp->el_listener = currp;
  elp->el_events   = events;
  elp->el_flags    = (eventflags_t)0;
 800d0b0:	2400      	movs	r4, #0

  chDbgCheck((esp != NULL) && (elp != NULL));

  chSysLock();
  elp->el_next     = esp->es_next;
  esp->es_next     = elp;
 800d0b2:	6001      	str	r1, [r0, #0]
  elp->el_listener = currp;
 800d0b4:	604d      	str	r5, [r1, #4]
  elp->el_events   = events;
 800d0b6:	608a      	str	r2, [r1, #8]
  elp->el_flags    = (eventflags_t)0;
  elp->el_wflags   = wflags;
 800d0b8:	610b      	str	r3, [r1, #16]
  chSysLock();
  elp->el_next     = esp->es_next;
  esp->es_next     = elp;
  elp->el_listener = currp;
  elp->el_events   = events;
  elp->el_flags    = (eventflags_t)0;
 800d0ba:	60cc      	str	r4, [r1, #12]
 800d0bc:	f384 8811 	msr	BASEPRI, r4
  elp->el_wflags   = wflags;
  chSysUnlock();
}
 800d0c0:	bc30      	pop	{r4, r5}
 800d0c2:	4770      	bx	lr
 800d0c4:	20000c70 	.word	0x20000c70
	...

0800d0d0 <chEvtUnregister>:
 800d0d0:	2320      	movs	r3, #32
 800d0d2:	f383 8811 	msr	BASEPRI, r3
  event_listener_t *p;

  chDbgCheck((esp != NULL) && (elp != NULL));

  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  p = (event_listener_t *)esp;
 800d0d6:	4602      	mov	r2, r0
 800d0d8:	e002      	b.n	800d0e0 <chEvtUnregister+0x10>
  /*lint -restore*/
  chSysLock();
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (p->el_next != (event_listener_t *)esp) {
  /*lint -restore*/
    if (p->el_next == elp) {
 800d0da:	428b      	cmp	r3, r1
 800d0dc:	d007      	beq.n	800d0ee <chEvtUnregister+0x1e>
 800d0de:	461a      	mov	r2, r3
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  p = (event_listener_t *)esp;
  /*lint -restore*/
  chSysLock();
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (p->el_next != (event_listener_t *)esp) {
 800d0e0:	6813      	ldr	r3, [r2, #0]
 800d0e2:	4298      	cmp	r0, r3
 800d0e4:	d1f9      	bne.n	800d0da <chEvtUnregister+0xa>
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	f383 8811 	msr	BASEPRI, r3
 800d0ec:	4770      	bx	lr
  /*lint -restore*/
    if (p->el_next == elp) {
      p->el_next = elp->el_next;
 800d0ee:	680b      	ldr	r3, [r1, #0]
 800d0f0:	6013      	str	r3, [r2, #0]
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	f383 8811 	msr	BASEPRI, r3
 800d0f8:	4770      	bx	lr
 800d0fa:	bf00      	nop
 800d0fc:	0000      	movs	r0, r0
	...

0800d100 <chEvtSignalI>:
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 800d100:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800d102:	7f02      	ldrb	r2, [r0, #28]
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 800d104:	4319      	orrs	r1, r3
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800d106:	2a0a      	cmp	r2, #10
void chEvtSignalI(thread_t *tp, eventmask_t events) {

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
 800d108:	6381      	str	r1, [r0, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800d10a:	d009      	beq.n	800d120 <chEvtSignalI+0x20>
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
 800d10c:	2a0b      	cmp	r2, #11
 800d10e:	d000      	beq.n	800d112 <chEvtSignalI+0x12>
 800d110:	4770      	bx	lr
      ((tp->p_state == CH_STATE_WTANDEVT) &&
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
 800d112:	6a43      	ldr	r3, [r0, #36]	; 0x24

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
       ((tp->p_epending & tp->p_u.ewmask) != (eventmask_t)0)) ||
      ((tp->p_state == CH_STATE_WTANDEVT) &&
 800d114:	438b      	bics	r3, r1
 800d116:	d1fb      	bne.n	800d110 <chEvtSignalI+0x10>
       ((tp->p_epending & tp->p_u.ewmask) == tp->p_u.ewmask))) {
    tp->p_u.rdymsg = MSG_OK;
 800d118:	2300      	movs	r3, #0
 800d11a:	6243      	str	r3, [r0, #36]	; 0x24
    (void) chSchReadyI(tp);
 800d11c:	f7ff bd80 	b.w	800cc20 <chSchReadyI>
  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->p_epending |= events;
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->p_state == CH_STATE_WTOREVT) &&
 800d120:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d122:	4219      	tst	r1, r3
 800d124:	d1f8      	bne.n	800d118 <chEvtSignalI+0x18>
 800d126:	4770      	bx	lr
	...

0800d130 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 800d130:	b570      	push	{r4, r5, r6, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->es_next;
 800d132:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 800d134:	42a0      	cmp	r0, r4
 800d136:	d00f      	beq.n	800d158 <chEvtBroadcastFlagsI+0x28>
 800d138:	4606      	mov	r6, r0
 800d13a:	460d      	mov	r5, r1
  /*lint -restore*/
    elp->el_flags |= flags;
 800d13c:	68e3      	ldr	r3, [r4, #12]
 800d13e:	432b      	orrs	r3, r5
 800d140:	60e3      	str	r3, [r4, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 800d142:	b115      	cbz	r5, 800d14a <chEvtBroadcastFlagsI+0x1a>
 800d144:	6922      	ldr	r2, [r4, #16]
 800d146:	4213      	tst	r3, r2
 800d148:	d003      	beq.n	800d152 <chEvtBroadcastFlagsI+0x22>
        ((elp->el_flags & elp->el_wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->el_listener, elp->el_events);
 800d14a:	68a1      	ldr	r1, [r4, #8]
 800d14c:	6860      	ldr	r0, [r4, #4]
 800d14e:	f7ff ffd7 	bl	800d100 <chEvtSignalI>
    }
    elp = elp->el_next;
 800d152:	6824      	ldr	r4, [r4, #0]
  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->es_next;
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 800d154:	42a6      	cmp	r6, r4
 800d156:	d1f1      	bne.n	800d13c <chEvtBroadcastFlagsI+0xc>
 800d158:	bd70      	pop	{r4, r5, r6, pc}
 800d15a:	bf00      	nop
 800d15c:	0000      	movs	r0, r0
	...

0800d160 <chEvtSignal>:
 * @param[in] tp        the thread to be signaled
 * @param[in] events    the events set to be ORed
 *
 * @api
 */
void chEvtSignal(thread_t *tp, eventmask_t events) {
 800d160:	b508      	push	{r3, lr}
 800d162:	2320      	movs	r3, #32
 800d164:	f383 8811 	msr	BASEPRI, r3

  chDbgCheck(tp != NULL);

  chSysLock();
  chEvtSignalI(tp, events);
 800d168:	f7ff ffca 	bl	800d100 <chEvtSignalI>
  chSchRescheduleS();
 800d16c:	f7ff fe38 	bl	800cde0 <chSchRescheduleS>
 800d170:	2300      	movs	r3, #0
 800d172:	f383 8811 	msr	BASEPRI, r3
 800d176:	bd08      	pop	{r3, pc}
	...

0800d180 <chEvtWaitAny>:
 *                      for, @p ALL_EVENTS enables all the events
 * @return              The mask of the served and cleared events.
 *
 * @api
 */
eventmask_t chEvtWaitAny(eventmask_t events) {
 800d180:	b538      	push	{r3, r4, r5, lr}
  thread_t *ctp = currp;
 800d182:	4b0c      	ldr	r3, [pc, #48]	; (800d1b4 <chEvtWaitAny+0x34>)
 800d184:	699d      	ldr	r5, [r3, #24]
 800d186:	2320      	movs	r3, #32
 800d188:	f383 8811 	msr	BASEPRI, r3
  eventmask_t m;

  chSysLock();
  m = ctp->p_epending & events;
 800d18c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  if (m == (eventmask_t)0) {
 800d18e:	ea13 0400 	ands.w	r4, r3, r0
 800d192:	d106      	bne.n	800d1a2 <chEvtWaitAny+0x22>
 800d194:	4604      	mov	r4, r0
    ctp->p_u.ewmask = events;
 800d196:	6268      	str	r0, [r5, #36]	; 0x24
    chSchGoSleepS(CH_STATE_WTOREVT);
 800d198:	200a      	movs	r0, #10
 800d19a:	f7ff fd59 	bl	800cc50 <chSchGoSleepS>
    m = ctp->p_epending & events;
 800d19e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800d1a0:	401c      	ands	r4, r3
  }
  ctp->p_epending &= ~m;
 800d1a2:	ea23 0304 	bic.w	r3, r3, r4
 800d1a6:	63ab      	str	r3, [r5, #56]	; 0x38
 800d1a8:	2300      	movs	r3, #0
 800d1aa:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return m;
}
 800d1ae:	4620      	mov	r0, r4
 800d1b0:	bd38      	pop	{r3, r4, r5, pc}
 800d1b2:	bf00      	nop
 800d1b4:	20000c70 	.word	0x20000c70
	...

0800d1c0 <chEvtWaitAnyTimeout>:
 * @retval 0            if the operation has timed out.
 *
 * @api
 */
eventmask_t chEvtWaitAnyTimeout(eventmask_t events, systime_t time) {
  thread_t *ctp = currp;
 800d1c0:	4b12      	ldr	r3, [pc, #72]	; (800d20c <chEvtWaitAnyTimeout+0x4c>)
 * @return              The mask of the served and cleared events.
 * @retval 0            if the operation has timed out.
 *
 * @api
 */
eventmask_t chEvtWaitAnyTimeout(eventmask_t events, systime_t time) {
 800d1c2:	b570      	push	{r4, r5, r6, lr}
  thread_t *ctp = currp;
 800d1c4:	699e      	ldr	r6, [r3, #24]
 800d1c6:	2320      	movs	r3, #32
 800d1c8:	f383 8811 	msr	BASEPRI, r3
  eventmask_t m;

  chSysLock();
  m = ctp->p_epending & events;
 800d1cc:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  if (m == (eventmask_t)0) {
 800d1ce:	ea13 0400 	ands.w	r4, r3, r0
 800d1d2:	d10e      	bne.n	800d1f2 <chEvtWaitAnyTimeout+0x32>
    if (TIME_IMMEDIATE == time) {
 800d1d4:	b919      	cbnz	r1, 800d1de <chEvtWaitAnyTimeout+0x1e>
 800d1d6:	f381 8811 	msr	BASEPRI, r1
      chSysUnlock();
      return (eventmask_t)0;
 800d1da:	4608      	mov	r0, r1
 800d1dc:	bd70      	pop	{r4, r5, r6, pc}
    }
    ctp->p_u.ewmask = events;
 800d1de:	6270      	str	r0, [r6, #36]	; 0x24
 800d1e0:	4605      	mov	r5, r0
    if (chSchGoSleepTimeoutS(CH_STATE_WTOREVT, time) < MSG_OK) {
 800d1e2:	200a      	movs	r0, #10
 800d1e4:	f7ff fd4c 	bl	800cc80 <chSchGoSleepTimeoutS>
 800d1e8:	2800      	cmp	r0, #0
 800d1ea:	db0a      	blt.n	800d202 <chEvtWaitAnyTimeout+0x42>
      chSysUnlock();
      return (eventmask_t)0;
    }
    m = ctp->p_epending & events;
 800d1ec:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 800d1ee:	ea05 0403 	and.w	r4, r5, r3
  }
  ctp->p_epending &= ~m;
 800d1f2:	ea23 0304 	bic.w	r3, r3, r4
 800d1f6:	63b3      	str	r3, [r6, #56]	; 0x38
 800d1f8:	2300      	movs	r3, #0
 800d1fa:	f383 8811 	msr	BASEPRI, r3
  chSysUnlock();

  return m;
 800d1fe:	4620      	mov	r0, r4
}
 800d200:	bd70      	pop	{r4, r5, r6, pc}
 800d202:	f384 8811 	msr	BASEPRI, r4
      return (eventmask_t)0;
    }
    ctp->p_u.ewmask = events;
    if (chSchGoSleepTimeoutS(CH_STATE_WTOREVT, time) < MSG_OK) {
      chSysUnlock();
      return (eventmask_t)0;
 800d206:	4620      	mov	r0, r4
 800d208:	bd70      	pop	{r4, r5, r6, pc}
 800d20a:	bf00      	nop
 800d20c:	20000c70 	.word	0x20000c70

0800d210 <chIQObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {
 800d210:	b430      	push	{r4, r5}
 800d212:	9c02      	ldr	r4, [sp, #8]
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
  iqp->q_link    = link;
 800d214:	6204      	str	r4, [r0, #32]
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
 800d216:	2500      	movs	r5, #0
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 800d218:	440a      	add	r2, r1
 */
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
 800d21a:	6085      	str	r5, [r0, #8]
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
 800d21c:	6102      	str	r2, [r0, #16]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d21e:	6000      	str	r0, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 800d220:	6040      	str	r0, [r0, #4]
void chIQObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                    qnotify_t infy, void *link) {

  chThdQueueObjectInit(&iqp->q_waiting);
  iqp->q_counter = 0;
  iqp->q_buffer  = bp;
 800d222:	60c1      	str	r1, [r0, #12]
  iqp->q_rdptr   = bp;
 800d224:	6181      	str	r1, [r0, #24]
  iqp->q_wrptr   = bp;
 800d226:	6141      	str	r1, [r0, #20]
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
 800d228:	61c3      	str	r3, [r0, #28]
  iqp->q_link    = link;
}
 800d22a:	bc30      	pop	{r4, r5}
 800d22c:	4770      	bx	lr
 800d22e:	bf00      	nop

0800d230 <chIQPutI>:
 */
static inline bool chIQIsFullI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (bool)((iqp->q_wrptr == iqp->q_rdptr) && (iqp->q_counter != 0U));
 800d230:	6943      	ldr	r3, [r0, #20]
 800d232:	6982      	ldr	r2, [r0, #24]
 800d234:	4293      	cmp	r3, r2
 * @retval Q_FULL       if the queue is full and the operation cannot be
 *                      completed.
 *
 * @iclass
 */
msg_t chIQPutI(input_queue_t *iqp, uint8_t b) {
 800d236:	b510      	push	{r4, lr}
 800d238:	d010      	beq.n	800d25c <chIQPutI+0x2c>

  if (chIQIsFullI(iqp)) {
    return Q_FULL;
  }

  iqp->q_counter++;
 800d23a:	6882      	ldr	r2, [r0, #8]
  *iqp->q_wrptr++ = b;
 800d23c:	1c5c      	adds	r4, r3, #1

  if (chIQIsFullI(iqp)) {
    return Q_FULL;
  }

  iqp->q_counter++;
 800d23e:	3201      	adds	r2, #1
 800d240:	6082      	str	r2, [r0, #8]
  *iqp->q_wrptr++ = b;
 800d242:	6144      	str	r4, [r0, #20]
 800d244:	7019      	strb	r1, [r3, #0]
  if (iqp->q_wrptr >= iqp->q_top) {
 800d246:	6942      	ldr	r2, [r0, #20]
 800d248:	6903      	ldr	r3, [r0, #16]
 800d24a:	429a      	cmp	r2, r3
 800d24c:	d301      	bcc.n	800d252 <chIQPutI+0x22>
    iqp->q_wrptr = iqp->q_buffer;
 800d24e:	68c3      	ldr	r3, [r0, #12]
 800d250:	6143      	str	r3, [r0, #20]
  }

  chThdDequeueNextI(&iqp->q_waiting, Q_OK);
 800d252:	2100      	movs	r1, #0
 800d254:	f7ff fea4 	bl	800cfa0 <chThdDequeueNextI>

  return Q_OK;
 800d258:	2000      	movs	r0, #0
 800d25a:	bd10      	pop	{r4, pc}
 800d25c:	6882      	ldr	r2, [r0, #8]
 800d25e:	2a00      	cmp	r2, #0
 800d260:	d0eb      	beq.n	800d23a <chIQPutI+0xa>
msg_t chIQPutI(input_queue_t *iqp, uint8_t b) {

  chDbgCheckClassI();

  if (chIQIsFullI(iqp)) {
    return Q_FULL;
 800d262:	f06f 0003 	mvn.w	r0, #3
 800d266:	bd10      	pop	{r4, pc}
	...

0800d270 <chIQGetTimeout>:
 * @retval Q_TIMEOUT    if the specified time expired.
 * @retval Q_RESET      if the queue has been reset.
 *
 * @api
 */
msg_t chIQGetTimeout(input_queue_t *iqp, systime_t timeout) {
 800d270:	b570      	push	{r4, r5, r6, lr}
 800d272:	2320      	movs	r3, #32
 800d274:	460e      	mov	r6, r1
 800d276:	4604      	mov	r4, r0
 800d278:	f383 8811 	msr	BASEPRI, r3
  uint8_t b;

  chSysLock();
  if (iqp->q_notify != NULL) {
 800d27c:	69c3      	ldr	r3, [r0, #28]
 800d27e:	b12b      	cbz	r3, 800d28c <chIQGetTimeout+0x1c>
    iqp->q_notify(iqp);
 800d280:	4798      	blx	r3
 800d282:	e003      	b.n	800d28c <chIQGetTimeout+0x1c>
  }

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
 800d284:	f7ff fe74 	bl	800cf70 <chThdEnqueueTimeoutS>
    if (msg < Q_OK) {
 800d288:	2800      	cmp	r0, #0
 800d28a:	db15      	blt.n	800d2b8 <chIQGetTimeout+0x48>
 */
static inline bool chIQIsEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (bool)(chQSpaceI(iqp) == 0U);
 800d28c:	68a5      	ldr	r5, [r4, #8]
  if (iqp->q_notify != NULL) {
    iqp->q_notify(iqp);
  }

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
 800d28e:	4631      	mov	r1, r6
 800d290:	4620      	mov	r0, r4
  chSysLock();
  if (iqp->q_notify != NULL) {
    iqp->q_notify(iqp);
  }

  while (chIQIsEmptyI(iqp)) {
 800d292:	2d00      	cmp	r5, #0
 800d294:	d0f6      	beq.n	800d284 <chIQGetTimeout+0x14>
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 800d296:	69a1      	ldr	r1, [r4, #24]
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 800d298:	68a3      	ldr	r3, [r4, #8]
  b = *iqp->q_rdptr++;
  if (iqp->q_rdptr >= iqp->q_top) {
 800d29a:	6925      	ldr	r5, [r4, #16]
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 800d29c:	1c4a      	adds	r2, r1, #1
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 800d29e:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
  if (iqp->q_rdptr >= iqp->q_top) {
 800d2a0:	42aa      	cmp	r2, r5
      chSysUnlock();
      return msg;
    }
  }

  iqp->q_counter--;
 800d2a2:	60a3      	str	r3, [r4, #8]
  b = *iqp->q_rdptr++;
 800d2a4:	61a2      	str	r2, [r4, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
    iqp->q_rdptr = iqp->q_buffer;
 800d2a6:	bf28      	it	cs
 800d2a8:	68e3      	ldrcs	r3, [r4, #12]
      return msg;
    }
  }

  iqp->q_counter--;
  b = *iqp->q_rdptr++;
 800d2aa:	7808      	ldrb	r0, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
    iqp->q_rdptr = iqp->q_buffer;
 800d2ac:	bf28      	it	cs
 800d2ae:	61a3      	strcs	r3, [r4, #24]
 800d2b0:	2300      	movs	r3, #0
 800d2b2:	f383 8811 	msr	BASEPRI, r3
  }
  chSysUnlock();

  return (msg_t)b;
}
 800d2b6:	bd70      	pop	{r4, r5, r6, pc}
 800d2b8:	f385 8811 	msr	BASEPRI, r5

  while (chIQIsEmptyI(iqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&iqp->q_waiting, timeout);
    if (msg < Q_OK) {
      chSysUnlock();
      return msg;
 800d2bc:	bd70      	pop	{r4, r5, r6, pc}
 800d2be:	bf00      	nop

0800d2c0 <chIQReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t chIQReadTimeout(input_queue_t *iqp, uint8_t *bp,
                       size_t n, systime_t timeout) {
 800d2c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2c4:	4604      	mov	r4, r0
 800d2c6:	b083      	sub	sp, #12
 800d2c8:	4689      	mov	r9, r1
 800d2ca:	4693      	mov	fp, r2
 800d2cc:	461d      	mov	r5, r3
  qnotify_t nfy = iqp->q_notify;
 800d2ce:	f8d0 801c 	ldr.w	r8, [r0, #28]
 800d2d2:	2720      	movs	r7, #32
 800d2d4:	f387 8811 	msr	BASEPRI, r7
  size_t r = 0;
 800d2d8:	2600      	movs	r6, #0
 800d2da:	9701      	str	r7, [sp, #4]
 800d2dc:	46b2      	mov	sl, r6

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    if (nfy != NULL) {
 800d2de:	f1b8 0f00 	cmp.w	r8, #0
 800d2e2:	d005      	beq.n	800d2f0 <chIQReadTimeout+0x30>
      nfy(iqp);
 800d2e4:	4620      	mov	r0, r4
 800d2e6:	47c0      	blx	r8
 800d2e8:	e002      	b.n	800d2f0 <chIQReadTimeout+0x30>
    }

    while (chIQIsEmptyI(iqp)) {
      if (chThdEnqueueTimeoutS(&iqp->q_waiting, timeout) != Q_OK) {
 800d2ea:	f7ff fe41 	bl	800cf70 <chThdEnqueueTimeoutS>
 800d2ee:	b9e0      	cbnz	r0, 800d32a <chIQReadTimeout+0x6a>
 800d2f0:	68a7      	ldr	r7, [r4, #8]
 800d2f2:	4629      	mov	r1, r5
 800d2f4:	4620      	mov	r0, r4
  while (true) {
    if (nfy != NULL) {
      nfy(iqp);
    }

    while (chIQIsEmptyI(iqp)) {
 800d2f6:	2f00      	cmp	r7, #0
 800d2f8:	d0f7      	beq.n	800d2ea <chIQReadTimeout+0x2a>
        return r;
      }
    }

    iqp->q_counter--;
    *bp++ = *iqp->q_rdptr++;
 800d2fa:	69a2      	ldr	r2, [r4, #24]
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 800d2fc:	68a3      	ldr	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
 800d2fe:	1c51      	adds	r1, r2, #1
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 800d300:	3b01      	subs	r3, #1
    *bp++ = *iqp->q_rdptr++;
 800d302:	61a1      	str	r1, [r4, #24]
        chSysUnlock();
        return r;
      }
    }

    iqp->q_counter--;
 800d304:	60a3      	str	r3, [r4, #8]
    *bp++ = *iqp->q_rdptr++;
 800d306:	7813      	ldrb	r3, [r2, #0]
 800d308:	f809 3b01 	strb.w	r3, [r9], #1
    if (iqp->q_rdptr >= iqp->q_top) {
 800d30c:	6923      	ldr	r3, [r4, #16]
 800d30e:	69a2      	ldr	r2, [r4, #24]
 800d310:	429a      	cmp	r2, r3
      iqp->q_rdptr = iqp->q_buffer;
 800d312:	bf24      	itt	cs
 800d314:	68e3      	ldrcs	r3, [r4, #12]
 800d316:	61a3      	strcs	r3, [r4, #24]
 800d318:	f38a 8811 	msr	BASEPRI, sl
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    r++;
 800d31c:	3601      	adds	r6, #1
    if (--n == 0U) {
 800d31e:	45b3      	cmp	fp, r6
 800d320:	d005      	beq.n	800d32e <chIQReadTimeout+0x6e>
 800d322:	9b01      	ldr	r3, [sp, #4]
 800d324:	f383 8811 	msr	BASEPRI, r3
 800d328:	e7d9      	b.n	800d2de <chIQReadTimeout+0x1e>
 800d32a:	f387 8811 	msr	BASEPRI, r7
      return r;
    }

    chSysLock();
  }
}
 800d32e:	4630      	mov	r0, r6
 800d330:	b003      	add	sp, #12
 800d332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d336:	bf00      	nop
	...

0800d340 <chOQObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void chOQObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                    qnotify_t onfy, void *link) {
 800d340:	b430      	push	{r4, r5}
 800d342:	9c02      	ldr	r4, [sp, #8]
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
  oqp->q_link    = link;
 800d344:	6204      	str	r4, [r0, #32]
  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
 800d346:	188d      	adds	r5, r1, r2
 800d348:	6105      	str	r5, [r0, #16]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d34a:	6000      	str	r0, [r0, #0]
  tqp->p_prev = (thread_t *)tqp;
 800d34c:	6040      	str	r0, [r0, #4]
 */
void chOQObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                    qnotify_t onfy, void *link) {

  chThdQueueObjectInit(&oqp->q_waiting);
  oqp->q_counter = size;
 800d34e:	6082      	str	r2, [r0, #8]
  oqp->q_buffer  = bp;
 800d350:	60c1      	str	r1, [r0, #12]
  oqp->q_rdptr   = bp;
 800d352:	6181      	str	r1, [r0, #24]
  oqp->q_wrptr   = bp;
 800d354:	6141      	str	r1, [r0, #20]
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
 800d356:	61c3      	str	r3, [r0, #28]
  oqp->q_link    = link;
}
 800d358:	bc30      	pop	{r4, r5}
 800d35a:	4770      	bx	lr
 800d35c:	0000      	movs	r0, r0
	...

0800d360 <chOQPutTimeout>:
 * @retval Q_TIMEOUT    if the specified time expired.
 * @retval Q_RESET      if the queue has been reset.
 *
 * @api
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {
 800d360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d362:	4604      	mov	r4, r0
 800d364:	460f      	mov	r7, r1
 800d366:	4616      	mov	r6, r2
 800d368:	2320      	movs	r3, #32
 800d36a:	f383 8811 	msr	BASEPRI, r3
 800d36e:	e003      	b.n	800d378 <chOQPutTimeout+0x18>

  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
 800d370:	f7ff fdfe 	bl	800cf70 <chThdEnqueueTimeoutS>
    if (msg < Q_OK) {
 800d374:	2800      	cmp	r0, #0
 800d376:	db19      	blt.n	800d3ac <chOQPutTimeout+0x4c>
 */
static inline bool chOQIsFullI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (bool)(chQSpaceI(oqp) == 0U);
 800d378:	68a5      	ldr	r5, [r4, #8]
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {

  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
 800d37a:	4631      	mov	r1, r6
 800d37c:	4620      	mov	r0, r4
 * @api
 */
msg_t chOQPutTimeout(output_queue_t *oqp, uint8_t b, systime_t timeout) {

  chSysLock();
  while (chOQIsFullI(oqp)) {
 800d37e:	2d00      	cmp	r5, #0
 800d380:	d0f6      	beq.n	800d370 <chOQPutTimeout+0x10>
      return msg;
    }
  }

  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 800d382:	6962      	ldr	r2, [r4, #20]
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 800d384:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800d386:	1c51      	adds	r1, r2, #1
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 800d388:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 800d38a:	6161      	str	r1, [r4, #20]
      chSysUnlock();
      return msg;
    }
  }

  oqp->q_counter--;
 800d38c:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800d38e:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 800d390:	6923      	ldr	r3, [r4, #16]
 800d392:	6962      	ldr	r2, [r4, #20]
 800d394:	429a      	cmp	r2, r3
    oqp->q_wrptr = oqp->q_buffer;
 800d396:	bf24      	itt	cs
 800d398:	68e3      	ldrcs	r3, [r4, #12]
 800d39a:	6163      	strcs	r3, [r4, #20]
  }

  if (oqp->q_notify != NULL) {
 800d39c:	69e3      	ldr	r3, [r4, #28]
 800d39e:	b10b      	cbz	r3, 800d3a4 <chOQPutTimeout+0x44>
    oqp->q_notify(oqp);
 800d3a0:	4620      	mov	r0, r4
 800d3a2:	4798      	blx	r3
 800d3a4:	2000      	movs	r0, #0
 800d3a6:	f380 8811 	msr	BASEPRI, r0
  }
  chSysUnlock();

  return Q_OK;
}
 800d3aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3ac:	f385 8811 	msr	BASEPRI, r5
  chSysLock();
  while (chOQIsFullI(oqp)) {
    msg_t msg = chThdEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < Q_OK) {
      chSysUnlock();
      return msg;
 800d3b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d3b2:	bf00      	nop
	...

0800d3c0 <chOQGetI>:
 * @return              The byte value from the queue.
 * @retval Q_EMPTY      if the queue is empty.
 *
 * @iclass
 */
msg_t chOQGetI(output_queue_t *oqp) {
 800d3c0:	b538      	push	{r3, r4, r5, lr}
 */
static inline bool chOQIsEmptyI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (bool)((oqp->q_wrptr == oqp->q_rdptr) && (oqp->q_counter != 0U));
 800d3c2:	6942      	ldr	r2, [r0, #20]
 800d3c4:	6983      	ldr	r3, [r0, #24]
 800d3c6:	429a      	cmp	r2, r3
 800d3c8:	d00f      	beq.n	800d3ea <chOQGetI+0x2a>

  if (chOQIsEmptyI(oqp)) {
    return Q_EMPTY;
  }

  oqp->q_counter++;
 800d3ca:	6882      	ldr	r2, [r0, #8]
  b = *oqp->q_rdptr++;
  if (oqp->q_rdptr >= oqp->q_top) {
 800d3cc:	6905      	ldr	r5, [r0, #16]
  if (chOQIsEmptyI(oqp)) {
    return Q_EMPTY;
  }

  oqp->q_counter++;
  b = *oqp->q_rdptr++;
 800d3ce:	1c59      	adds	r1, r3, #1

  if (chOQIsEmptyI(oqp)) {
    return Q_EMPTY;
  }

  oqp->q_counter++;
 800d3d0:	3201      	adds	r2, #1
 800d3d2:	6082      	str	r2, [r0, #8]
  b = *oqp->q_rdptr++;
 800d3d4:	6181      	str	r1, [r0, #24]
  if (oqp->q_rdptr >= oqp->q_top) {
 800d3d6:	42a9      	cmp	r1, r5
  if (chOQIsEmptyI(oqp)) {
    return Q_EMPTY;
  }

  oqp->q_counter++;
  b = *oqp->q_rdptr++;
 800d3d8:	781c      	ldrb	r4, [r3, #0]
  if (oqp->q_rdptr >= oqp->q_top) {
 800d3da:	d301      	bcc.n	800d3e0 <chOQGetI+0x20>
    oqp->q_rdptr = oqp->q_buffer;
 800d3dc:	68c3      	ldr	r3, [r0, #12]
 800d3de:	6183      	str	r3, [r0, #24]
  }

  chThdDequeueNextI(&oqp->q_waiting, Q_OK);
 800d3e0:	2100      	movs	r1, #0
 800d3e2:	f7ff fddd 	bl	800cfa0 <chThdDequeueNextI>

  return (msg_t)b;
 800d3e6:	4620      	mov	r0, r4
 800d3e8:	bd38      	pop	{r3, r4, r5, pc}
 800d3ea:	6882      	ldr	r2, [r0, #8]
 800d3ec:	2a00      	cmp	r2, #0
 800d3ee:	d0ec      	beq.n	800d3ca <chOQGetI+0xa>
  uint8_t b;

  chDbgCheckClassI();

  if (chOQIsEmptyI(oqp)) {
    return Q_EMPTY;
 800d3f0:	f06f 0002 	mvn.w	r0, #2
 800d3f4:	bd38      	pop	{r3, r4, r5, pc}
 800d3f6:	bf00      	nop
	...

0800d400 <chOQWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t chOQWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                        size_t n, systime_t timeout) {
 800d400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d404:	b083      	sub	sp, #12
 800d406:	4604      	mov	r4, r0
 800d408:	460d      	mov	r5, r1
 800d40a:	4616      	mov	r6, r2
 800d40c:	9301      	str	r3, [sp, #4]
  qnotify_t nfy = oqp->q_notify;
 800d40e:	f8d0 801c 	ldr.w	r8, [r0, #28]
 800d412:	f04f 0920 	mov.w	r9, #32
 800d416:	f389 8811 	msr	BASEPRI, r9
  size_t w = 0;
 800d41a:	2700      	movs	r7, #0
 800d41c:	46ba      	mov	sl, r7
 */
static inline bool chOQIsFullI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (bool)(chQSpaceI(oqp) == 0U);
 800d41e:	68a3      	ldr	r3, [r4, #8]
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 800d420:	f105 0b01 	add.w	fp, r5, #1
    if (oqp->q_wrptr >= oqp->q_top) {
      oqp->q_wrptr = oqp->q_buffer;
    }

    if (nfy != NULL) {
      nfy(oqp);
 800d424:	4620      	mov	r0, r4

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    while (chOQIsFullI(oqp)) {
 800d426:	b303      	cbz	r3, 800d46a <chOQWriteTimeout+0x6a>
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 800d428:	6961      	ldr	r1, [r4, #20]
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 800d42a:	68a3      	ldr	r3, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
 800d42c:	1c4a      	adds	r2, r1, #1
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 800d42e:	3b01      	subs	r3, #1
    *oqp->q_wrptr++ = *bp++;
 800d430:	6162      	str	r2, [r4, #20]
        chSysUnlock();
        return w;
      }
    }
    
    oqp->q_counter--;
 800d432:	60a3      	str	r3, [r4, #8]
    *oqp->q_wrptr++ = *bp++;
 800d434:	782b      	ldrb	r3, [r5, #0]
 800d436:	700b      	strb	r3, [r1, #0]
    if (oqp->q_wrptr >= oqp->q_top) {
 800d438:	6923      	ldr	r3, [r4, #16]
 800d43a:	6961      	ldr	r1, [r4, #20]
 800d43c:	4299      	cmp	r1, r3
      oqp->q_wrptr = oqp->q_buffer;
 800d43e:	bf24      	itt	cs
 800d440:	68e3      	ldrcs	r3, [r4, #12]
 800d442:	6163      	strcs	r3, [r4, #20]
    }

    if (nfy != NULL) {
 800d444:	f1b8 0f00 	cmp.w	r8, #0
 800d448:	d000      	beq.n	800d44c <chOQWriteTimeout+0x4c>
      nfy(oqp);
 800d44a:	47c0      	blx	r8
 800d44c:	f38a 8811 	msr	BASEPRI, sl
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    w++;
    if (--n == 0U) {
 800d450:	3e01      	subs	r6, #1
    if (nfy != NULL) {
      nfy(oqp);
    }
    chSysUnlock(); /* Gives a preemption chance in a controlled point.*/

    w++;
 800d452:	f107 0701 	add.w	r7, r7, #1
    if (--n == 0U) {
 800d456:	d012      	beq.n	800d47e <chOQWriteTimeout+0x7e>
 800d458:	f389 8811 	msr	BASEPRI, r9
 800d45c:	68a3      	ldr	r3, [r4, #8]
        return w;
      }
    }
    
    oqp->q_counter--;
    *oqp->q_wrptr++ = *bp++;
 800d45e:	465d      	mov	r5, fp
 800d460:	f105 0b01 	add.w	fp, r5, #1
    if (oqp->q_wrptr >= oqp->q_top) {
      oqp->q_wrptr = oqp->q_buffer;
    }

    if (nfy != NULL) {
      nfy(oqp);
 800d464:	4620      	mov	r0, r4

  chDbgCheck(n > 0U);

  chSysLock();
  while (true) {
    while (chOQIsFullI(oqp)) {
 800d466:	2b00      	cmp	r3, #0
 800d468:	d1de      	bne.n	800d428 <chOQWriteTimeout+0x28>
      if (chThdEnqueueTimeoutS(&oqp->q_waiting, timeout) != Q_OK) {
 800d46a:	9901      	ldr	r1, [sp, #4]
 800d46c:	9300      	str	r3, [sp, #0]
 800d46e:	4620      	mov	r0, r4
 800d470:	f7ff fd7e 	bl	800cf70 <chThdEnqueueTimeoutS>
 800d474:	9b00      	ldr	r3, [sp, #0]
 800d476:	2800      	cmp	r0, #0
 800d478:	d0d1      	beq.n	800d41e <chOQWriteTimeout+0x1e>
 800d47a:	f383 8811 	msr	BASEPRI, r3
    if (--n == 0U) {
      return w;
    }
    chSysLock();
  }
}
 800d47e:	4638      	mov	r0, r7
 800d480:	b003      	add	sp, #12
 800d482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d486:	bf00      	nop
	...

0800d490 <_core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 800d490:	4a05      	ldr	r2, [pc, #20]	; (800d4a8 <_core_init+0x18>)
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 800d492:	4b06      	ldr	r3, [pc, #24]	; (800d4ac <_core_init+0x1c>)
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 800d494:	4806      	ldr	r0, [pc, #24]	; (800d4b0 <_core_init+0x20>)
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 800d496:	4907      	ldr	r1, [pc, #28]	; (800d4b4 <_core_init+0x24>)
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 800d498:	f022 0207 	bic.w	r2, r2, #7
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 800d49c:	f023 0307 	bic.w	r3, r3, #7
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  nextmem = (uint8_t *)MEM_ALIGN_NEXT(__heap_base__);
 800d4a0:	6002      	str	r2, [r0, #0]
  endmem = (uint8_t *)MEM_ALIGN_PREV(__heap_end__);
 800d4a2:	600b      	str	r3, [r1, #0]
 800d4a4:	4770      	bx	lr
 800d4a6:	bf00      	nop
 800d4a8:	200049ff 	.word	0x200049ff
 800d4ac:	20020000 	.word	0x20020000
 800d4b0:	20000ecc 	.word	0x20000ecc
 800d4b4:	20000ec8 	.word	0x20000ec8
	...

0800d4c0 <chCoreAlloc>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAlloc(size_t size) {
 800d4c0:	b410      	push	{r4}
 800d4c2:	2320      	movs	r3, #32
 800d4c4:	f383 8811 	msr	BASEPRI, r3

  chDbgCheckClassI();

  size = MEM_ALIGN_NEXT(size);
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
 800d4c8:	4c09      	ldr	r4, [pc, #36]	; (800d4f0 <chCoreAlloc+0x30>)
 800d4ca:	4b0a      	ldr	r3, [pc, #40]	; (800d4f4 <chCoreAlloc+0x34>)
 800d4cc:	6822      	ldr	r2, [r4, #0]
 800d4ce:	6819      	ldr	r1, [r3, #0]
void *chCoreAllocI(size_t size) {
  void *p;

  chDbgCheckClassI();

  size = MEM_ALIGN_NEXT(size);
 800d4d0:	1dc3      	adds	r3, r0, #7
 800d4d2:	f023 0307 	bic.w	r3, r3, #7
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
 800d4d6:	1a89      	subs	r1, r1, r2
 800d4d8:	428b      	cmp	r3, r1
  /*lint -restore*/
    return NULL;
  }
  p = nextmem;
  nextmem += size;
 800d4da:	bf9d      	ittte	ls
 800d4dc:	189b      	addls	r3, r3, r2
 800d4de:	6023      	strls	r3, [r4, #0]

  return p;
 800d4e0:	4610      	movls	r0, r2

  size = MEM_ALIGN_NEXT(size);
  /*lint -save -e9033 [10.8] The cast is safe.*/
  if ((size_t)(endmem - nextmem) < size) {
  /*lint -restore*/
    return NULL;
 800d4e2:	2000      	movhi	r0, #0
 800d4e4:	2300      	movs	r3, #0
 800d4e6:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocI(size);
  chSysUnlock();

  return p;
}
 800d4ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d4ee:	4770      	bx	lr
 800d4f0:	20000ecc 	.word	0x20000ecc
 800d4f4:	20000ec8 	.word	0x20000ec8
	...

0800d500 <_heap_init>:
 *
 * @notapi
 */
void _heap_init(void) {

  default_heap.h_provider = chCoreAlloc;
 800d500:	4b04      	ldr	r3, [pc, #16]	; (800d514 <_heap_init+0x14>)
 800d502:	4a05      	ldr	r2, [pc, #20]	; (800d518 <_heap_init+0x18>)
 800d504:	601a      	str	r2, [r3, #0]
  default_heap.h_free.h.u.next = NULL;
  default_heap.h_free.h.size = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.h_mtx);
 800d506:	f103 0010 	add.w	r0, r3, #16
 * @notapi
 */
void _heap_init(void) {

  default_heap.h_provider = chCoreAlloc;
  default_heap.h_free.h.u.next = NULL;
 800d50a:	2200      	movs	r2, #0
 800d50c:	609a      	str	r2, [r3, #8]
  default_heap.h_free.h.size = 0;
 800d50e:	60da      	str	r2, [r3, #12]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.h_mtx);
 800d510:	f7ff bdbe 	b.w	800d090 <chMtxObjectInit>
 800d514:	20000ed0 	.word	0x20000ed0
 800d518:	0800d4c1 	.word	0x0800d4c1
 800d51c:	00000000 	.word	0x00000000

0800d520 <SVC_Handler>:
/*lint -restore*/
  struct port_extctx *ctxp;

#if CORTEX_USE_FPU
  /* Enforcing unstacking of the FP part of the context.*/
  FPU->FPCCR &= ~FPU_FPCCR_LSPACT_Msk;
 800d520:	4a06      	ldr	r2, [pc, #24]	; (800d53c <SVC_Handler+0x1c>)
 800d522:	6853      	ldr	r3, [r2, #4]
 800d524:	f023 0301 	bic.w	r3, r3, #1
 800d528:	6053      	str	r3, [r2, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 800d52a:	f3ef 8309 	mrs	r3, PSP

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 800d52e:	3368      	adds	r3, #104	; 0x68
 800d530:	f383 8809 	msr	PSP, r3

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800d534:	2300      	movs	r3, #0
 800d536:	f383 8811 	msr	BASEPRI, r3
 800d53a:	4770      	bx	lr
 800d53c:	e000ef30 	.word	0xe000ef30

0800d540 <_port_irq_epilogue>:
 800d540:	2320      	movs	r3, #32
 800d542:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 800d546:	4b12      	ldr	r3, [pc, #72]	; (800d590 <_port_irq_epilogue+0x50>)
 800d548:	685b      	ldr	r3, [r3, #4]
 800d54a:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 800d54e:	d102      	bne.n	800d556 <_port_irq_epilogue+0x16>
 800d550:	f383 8811 	msr	BASEPRI, r3
 800d554:	4770      	bx	lr
/*===========================================================================*/

/**
 * @brief   Exception exit redirection to _port_switch_from_isr().
 */
void _port_irq_epilogue(void) {
 800d556:	b510      	push	{r4, lr}
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  uint32_t result;

  /* Empty asm statement works as a scheduling barrier */
  __ASM volatile ("");
  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 800d558:	eef1 3a10 	vmrs	r3, fpscr
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 800d55c:	f3ef 8409 	mrs	r4, PSP
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
#if CORTEX_USE_FPU == TRUE
    ctxp->fpscr = (regarm_t)FPU->FPDSCR;
 800d560:	4b0c      	ldr	r3, [pc, #48]	; (800d594 <_port_irq_epilogue+0x54>)
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
 800d562:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
#if CORTEX_USE_FPU == TRUE
    ctxp->fpscr = (regarm_t)FPU->FPDSCR;
 800d566:	68db      	ldr	r3, [r3, #12]
 800d568:	f844 3c08 	str.w	r3, [r4, #-8]
    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    ctxp--;

    /* Setting up a fake XPSR register value.*/
    ctxp->xpsr = (regarm_t)0x01000000;
 800d56c:	f844 2c4c 	str.w	r2, [r4, #-76]

    \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 800d570:	f1a4 0368 	sub.w	r3, r4, #104	; 0x68
 800d574:	f383 8809 	msr	PSP, r3
    /* Writing back the modified PSP value.*/
    __set_PSP((uint32_t)ctxp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 800d578:	f7ff fbda 	bl	800cd30 <chSchIsPreemptionRequired>
 800d57c:	b118      	cbz	r0, 800d586 <_port_irq_epilogue+0x46>
      /* Preemption is required we need to enforce a context switch.*/
      ctxp->pc = (regarm_t)_port_switch_from_isr;
 800d57e:	4b06      	ldr	r3, [pc, #24]	; (800d598 <_port_irq_epilogue+0x58>)
 800d580:	f844 3c50 	str.w	r3, [r4, #-80]
 800d584:	bd10      	pop	{r4, pc}
    }
    else {
      /* Preemption not required, we just need to exit the exception
         atomically.*/
      ctxp->pc = (regarm_t)_port_exit_from_isr;
 800d586:	4b05      	ldr	r3, [pc, #20]	; (800d59c <_port_irq_epilogue+0x5c>)
 800d588:	f844 3c50 	str.w	r3, [r4, #-80]
 800d58c:	bd10      	pop	{r4, pc}
 800d58e:	bf00      	nop
 800d590:	e000ed00 	.word	0xe000ed00
 800d594:	e000ef30 	.word	0xe000ef30
 800d598:	0800c139 	.word	0x0800c139
 800d59c:	0800c13c 	.word	0x0800c13c

0800d5a0 <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 800d5a0:	b508      	push	{r3, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();

  /* Platform low level initializations.*/
  hal_lld_init();
 800d5a2:	f000 fe3d 	bl	800e220 <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
  palInit(&pal_default_config);
 800d5a6:	480a      	ldr	r0, [pc, #40]	; (800d5d0 <halInit+0x30>)
 800d5a8:	f001 f90a 	bl	800e7c0 <_pal_lld_init>
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
#endif
#if (HAL_USE_CAN == TRUE) || defined(__DOXYGEN__)
  canInit();
 800d5ac:	f000 f818 	bl	800d5e0 <canInit>
#endif
#if (HAL_USE_EXT == TRUE) || defined(__DOXYGEN__)
  extInit();
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
 800d5b0:	f000 f876 	bl	800d6a0 <gptInit>
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 800d5b4:	f000 f884 	bl	800d6c0 <i2cInit>
#endif
#if (HAL_USE_I2S == TRUE) || defined(__DOXYGEN__)
  i2sInit();
#endif
#if (HAL_USE_ICU == TRUE) || defined(__DOXYGEN__)
  icuInit();
 800d5b8:	f000 f892 	bl	800d6e0 <icuInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 800d5bc:	f000 f910 	bl	800d7e0 <sdInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 800d5c0:	f000 f976 	bl	800d8b0 <usbInit>
  halCommunityInit();
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 800d5c4:	f002 f844 	bl	800f650 <boardInit>
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
#endif
}
 800d5c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
/*
 *  The ST driver is a special case, it is only initialized if the OSAL is
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
 800d5cc:	f000 b968 	b.w	800d8a0 <stInit>
 800d5d0:	08012960 	.word	0x08012960
	...

0800d5e0 <canInit>:
 *
 * @init
 */
void canInit(void) {

  can_lld_init();
 800d5e0:	f001 b81e 	b.w	800e620 <can_lld_init>
	...

0800d5f0 <canObjectInit>:
 *
 * @param[out] canp     pointer to the @p CANDriver object
 *
 * @init
 */
void canObjectInit(CANDriver *canp) {
 800d5f0:	b4f0      	push	{r4, r5, r6, r7}

  canp->state    = CAN_STOP;
 800d5f2:	2201      	movs	r2, #1
  canp->config   = NULL;
 800d5f4:	2300      	movs	r3, #0
  osalThreadQueueObjectInit(&canp->txqueue);
  osalThreadQueueObjectInit(&canp->rxqueue);
  osalEventObjectInit(&canp->rxfull_event);
 800d5f6:	f100 0718 	add.w	r7, r0, #24
  osalEventObjectInit(&canp->txempty_event);
 800d5fa:	f100 061c 	add.w	r6, r0, #28
  osalEventObjectInit(&canp->error_event);
 800d5fe:	f100 0520 	add.w	r5, r0, #32
#if CAN_USE_SLEEP_MODE == TRUE
  osalEventObjectInit(&canp->sleep_event);
 800d602:	f100 0424 	add.w	r4, r0, #36	; 0x24
  osalEventObjectInit(&canp->wakeup_event);
 800d606:	f100 0128 	add.w	r1, r0, #40	; 0x28
 *
 * @init
 */
void canObjectInit(CANDriver *canp) {

  canp->state    = CAN_STOP;
 800d60a:	7002      	strb	r2, [r0, #0]
  canp->config   = NULL;
 800d60c:	6043      	str	r3, [r0, #4]
  osalThreadQueueObjectInit(&canp->txqueue);
 800d60e:	f100 0208 	add.w	r2, r0, #8
  osalThreadQueueObjectInit(&canp->rxqueue);
 800d612:	f100 0310 	add.w	r3, r0, #16
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {

  esp->es_next = (event_listener_t *)esp;
 800d616:	6187      	str	r7, [r0, #24]
 800d618:	61c6      	str	r6, [r0, #28]
 800d61a:	6205      	str	r5, [r0, #32]
 800d61c:	6244      	str	r4, [r0, #36]	; 0x24
 800d61e:	6281      	str	r1, [r0, #40]	; 0x28
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d620:	6082      	str	r2, [r0, #8]
  tqp->p_prev = (thread_t *)tqp;
 800d622:	60c2      	str	r2, [r0, #12]
 *
 * @notapi
 */
static inline void queue_init(threads_queue_t *tqp) {

  tqp->p_next = (thread_t *)tqp;
 800d624:	6103      	str	r3, [r0, #16]
  tqp->p_prev = (thread_t *)tqp;
 800d626:	6143      	str	r3, [r0, #20]
  osalEventObjectInit(&canp->error_event);
#if CAN_USE_SLEEP_MODE == TRUE
  osalEventObjectInit(&canp->sleep_event);
  osalEventObjectInit(&canp->wakeup_event);
#endif
}
 800d628:	bcf0      	pop	{r4, r5, r6, r7}
 800d62a:	4770      	bx	lr
 800d62c:	0000      	movs	r0, r0
	...

0800d630 <canStart>:
 * @param[in] config    pointer to the @p CANConfig object. Depending on
 *                      the implementation the value can be @p NULL.
 *
 * @api
 */
void canStart(CANDriver *canp, const CANConfig *config) {
 800d630:	b510      	push	{r4, lr}

    \param [in]    basePri  Base Priority value to set
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 800d632:	2320      	movs	r3, #32
 800d634:	4604      	mov	r4, r0
 800d636:	f383 8811 	msr	BASEPRI, r3

  osalSysLock();
  osalDbgAssert(canp->state == CAN_STOP, "invalid state");

  /* Entering initialization mode. */
  canp->state = CAN_STARTING;
 800d63a:	2302      	movs	r3, #2
 800d63c:	7003      	strb	r3, [r0, #0]
  canp->config = config;
 800d63e:	6041      	str	r1, [r0, #4]

  /* Low level initialization, could be a slow process and sleeps could
     be performed inside.*/
  can_lld_start(canp);
 800d640:	f001 f806 	bl	800e650 <can_lld_start>

  /* The driver finally goes into the ready state.*/
  canp->state = CAN_READY;
 800d644:	2303      	movs	r3, #3
 800d646:	7023      	strb	r3, [r4, #0]
 800d648:	2300      	movs	r3, #0
 800d64a:	f383 8811 	msr	BASEPRI, r3
 800d64e:	bd10      	pop	{r4, pc}

0800d650 <canReceive>:
 * @api
 */
msg_t canReceive(CANDriver *canp,
                 canmbx_t mailbox,
                 CANRxFrame *crfp,
                 systime_t timeout) {
 800d650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d654:	461f      	mov	r7, r3
 800d656:	4604      	mov	r4, r0
 800d658:	460d      	mov	r5, r1
 800d65a:	4690      	mov	r8, r2
 800d65c:	2320      	movs	r3, #32
 800d65e:	f383 8811 	msr	BASEPRI, r3
  osalDbgAssert((canp->state == CAN_READY) || (canp->state == CAN_SLEEP),
                "invalid state");
  /*lint -save -e9007 [13.5] Right side is supposed to be pure.*/
  while ((canp->state == CAN_SLEEP) || !can_lld_is_rx_nonempty(canp, mailbox)) {
  /*lint -restore*/
    msg_t msg = osalThreadEnqueueTimeoutS(&canp->rxqueue, timeout);
 800d662:	f100 0610 	add.w	r6, r0, #16

  osalSysLock();
  osalDbgAssert((canp->state == CAN_READY) || (canp->state == CAN_SLEEP),
                "invalid state");
  /*lint -save -e9007 [13.5] Right side is supposed to be pure.*/
  while ((canp->state == CAN_SLEEP) || !can_lld_is_rx_nonempty(canp, mailbox)) {
 800d666:	7823      	ldrb	r3, [r4, #0]
 800d668:	2b04      	cmp	r3, #4
 800d66a:	4629      	mov	r1, r5
 800d66c:	4620      	mov	r0, r4
 800d66e:	d002      	beq.n	800d676 <canReceive+0x26>
 800d670:	f001 f826 	bl	800e6c0 <can_lld_is_rx_nonempty>
 800d674:	b950      	cbnz	r0, 800d68c <canReceive+0x3c>
 * @sclass
 */
static inline msg_t osalThreadEnqueueTimeoutS(threads_queue_t *tqp,
                                              systime_t time) {

  return chThdEnqueueTimeoutS(tqp, time);
 800d676:	4639      	mov	r1, r7
 800d678:	4630      	mov	r0, r6
 800d67a:	f7ff fc79 	bl	800cf70 <chThdEnqueueTimeoutS>
  /*lint -restore*/
    msg_t msg = osalThreadEnqueueTimeoutS(&canp->rxqueue, timeout);
    if (msg != MSG_OK) {
 800d67e:	2800      	cmp	r0, #0
 800d680:	d0f1      	beq.n	800d666 <canReceive+0x16>
 800d682:	2300      	movs	r3, #0
 800d684:	f383 8811 	msr	BASEPRI, r3
      osalSysUnlock();
      return msg;
 800d688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    }
  }
  can_lld_receive(canp, mailbox, crfp);
 800d68c:	4620      	mov	r0, r4
 800d68e:	4642      	mov	r2, r8
 800d690:	4629      	mov	r1, r5
 800d692:	f001 f835 	bl	800e700 <can_lld_receive>
 800d696:	2000      	movs	r0, #0
 800d698:	f380 8811 	msr	BASEPRI, r0
  osalSysUnlock();
  return MSG_OK;
}
 800d69c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800d6a0 <gptInit>:
 *
 * @init
 */
void gptInit(void) {

  gpt_lld_init();
 800d6a0:	f001 bdae 	b.w	800f200 <gpt_lld_init>
	...

0800d6b0 <gptObjectInit>:
 *
 * @init
 */
void gptObjectInit(GPTDriver *gptp) {

  gptp->state  = GPT_STOP;
 800d6b0:	2201      	movs	r2, #1
  gptp->config = NULL;
 800d6b2:	2300      	movs	r3, #0
 *
 * @init
 */
void gptObjectInit(GPTDriver *gptp) {

  gptp->state  = GPT_STOP;
 800d6b4:	7002      	strb	r2, [r0, #0]
  gptp->config = NULL;
 800d6b6:	6043      	str	r3, [r0, #4]
 800d6b8:	4770      	bx	lr
 800d6ba:	bf00      	nop
 800d6bc:	0000      	movs	r0, r0
	...

0800d6c0 <i2cInit>:
 *
 * @init
 */
void i2cInit(void) {

  i2c_lld_init();
 800d6c0:	f001 baa6 	b.w	800ec10 <i2c_lld_init>
	...

0800d6d0 <i2cObjectInit>:
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {

  i2cp->state  = I2C_STOP;
 800d6d0:	2201      	movs	r2, #1
  i2cp->config = NULL;
 800d6d2:	2300      	movs	r3, #0
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {

  i2cp->state  = I2C_STOP;
 800d6d4:	7002      	strb	r2, [r0, #0]
  i2cp->config = NULL;
 800d6d6:	6043      	str	r3, [r0, #4]
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 800d6d8:	300c      	adds	r0, #12
 800d6da:	f7ff bcd9 	b.w	800d090 <chMtxObjectInit>
 800d6de:	bf00      	nop

0800d6e0 <icuInit>:
 *
 * @init
 */
void icuInit(void) {

  icu_lld_init();
 800d6e0:	f001 bdee 	b.w	800f2c0 <icu_lld_init>
	...

0800d6f0 <icuObjectInit>:
 *
 * @init
 */
void icuObjectInit(ICUDriver *icup) {

  icup->state  = ICU_STOP;
 800d6f0:	2201      	movs	r2, #1
  icup->config = NULL;
 800d6f2:	2300      	movs	r3, #0
 *
 * @init
 */
void icuObjectInit(ICUDriver *icup) {

  icup->state  = ICU_STOP;
 800d6f4:	7002      	strb	r2, [r0, #0]
  icup->config = NULL;
 800d6f6:	6043      	str	r3, [r0, #4]
 800d6f8:	4770      	bx	lr
 800d6fa:	bf00      	nop
 800d6fc:	0000      	movs	r0, r0
	...

0800d700 <icuStart>:
 * @param[in] icup      pointer to the @p ICUDriver object
 * @param[in] config    pointer to the @p ICUConfig object
 *
 * @api
 */
void icuStart(ICUDriver *icup, const ICUConfig *config) {
 800d700:	b510      	push	{r4, lr}
 800d702:	2320      	movs	r3, #32
 800d704:	4604      	mov	r4, r0
 800d706:	f383 8811 	msr	BASEPRI, r3
  osalDbgCheck((icup != NULL) && (config != NULL));

  osalSysLock();
  osalDbgAssert((icup->state == ICU_STOP) || (icup->state == ICU_READY),
                "invalid state");
  icup->config = config;
 800d70a:	6041      	str	r1, [r0, #4]
  icu_lld_start(icup);
 800d70c:	f001 fde8 	bl	800f2e0 <icu_lld_start>
  icup->state = ICU_READY;
 800d710:	2302      	movs	r3, #2
 800d712:	7023      	strb	r3, [r4, #0]
 800d714:	2300      	movs	r3, #0
 800d716:	f383 8811 	msr	BASEPRI, r3
 800d71a:	bd10      	pop	{r4, pc}
 800d71c:	0000      	movs	r0, r0
	...

0800d720 <icuStartCapture>:
 *
 * @param[in] icup      pointer to the @p ICUDriver object
 *
 * @api
 */
void icuStartCapture(ICUDriver *icup) {
 800d720:	b510      	push	{r4, lr}
 800d722:	2320      	movs	r3, #32
 800d724:	4604      	mov	r4, r0
 800d726:	f383 8811 	msr	BASEPRI, r3

  osalDbgCheck(icup != NULL);

  osalSysLock();
  osalDbgAssert(icup->state == ICU_READY, "invalid state");
  icuStartCaptureI(icup);
 800d72a:	f001 fe39 	bl	800f3a0 <icu_lld_start_capture>
 800d72e:	2303      	movs	r3, #3
 800d730:	7023      	strb	r3, [r4, #0]
 800d732:	2300      	movs	r3, #0
 800d734:	f383 8811 	msr	BASEPRI, r3
 800d738:	bd10      	pop	{r4, pc}
 800d73a:	bf00      	nop
 800d73c:	0000      	movs	r0, r0
	...

0800d740 <icuEnableNotifications>:
 *
 * @param[in] icup      pointer to the @p ICUDriver object
 *
 * @api
 */
void icuEnableNotifications(ICUDriver *icup) {
 800d740:	b508      	push	{r3, lr}
 800d742:	2320      	movs	r3, #32
 800d744:	f383 8811 	msr	BASEPRI, r3
  osalDbgCheck(icup != NULL);

  osalSysLock();
  osalDbgAssert((icup->state == ICU_WAITING) || (icup->state == ICU_ACTIVE),
                "invalid state");
  icuEnableNotificationsI(icup);
 800d748:	f001 fe3a 	bl	800f3c0 <icu_lld_enable_notifications>
 800d74c:	2300      	movs	r3, #0
 800d74e:	f383 8811 	msr	BASEPRI, r3
 800d752:	bd08      	pop	{r3, pc}
	...

0800d760 <readt>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
}

static size_t readt(void *ip, uint8_t *bp, size_t n, systime_t timeout) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 800d760:	300c      	adds	r0, #12
 800d762:	f7ff bdad 	b.w	800d2c0 <chIQReadTimeout>
 800d766:	bf00      	nop
	...

0800d770 <read>:
                        n, TIME_INFINITE);
}

static size_t read(void *ip, uint8_t *bp, size_t n) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 800d770:	300c      	adds	r0, #12
 800d772:	f04f 33ff 	mov.w	r3, #4294967295
 800d776:	f7ff bda3 	b.w	800d2c0 <chIQReadTimeout>
 800d77a:	bf00      	nop
 800d77c:	0000      	movs	r0, r0
	...

0800d780 <writet>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
}

static size_t writet(void *ip, const uint8_t *bp, size_t n, systime_t timeout) {

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 800d780:	3030      	adds	r0, #48	; 0x30
 800d782:	f7ff be3d 	b.w	800d400 <chOQWriteTimeout>
 800d786:	bf00      	nop
	...

0800d790 <write>:
 * queue-level function or macro.
 */

static size_t write(void *ip, const uint8_t *bp, size_t n) {

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 800d790:	3030      	adds	r0, #48	; 0x30
 800d792:	f04f 33ff 	mov.w	r3, #4294967295
 800d796:	f7ff be33 	b.w	800d400 <chOQWriteTimeout>
 800d79a:	bf00      	nop
 800d79c:	0000      	movs	r0, r0
	...

0800d7a0 <gett>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
}

static msg_t gett(void *ip, systime_t timeout) {

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 800d7a0:	300c      	adds	r0, #12
 800d7a2:	f7ff bd65 	b.w	800d270 <chIQGetTimeout>
 800d7a6:	bf00      	nop
	...

0800d7b0 <get>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
}

static msg_t get(void *ip) {

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 800d7b0:	300c      	adds	r0, #12
 800d7b2:	f04f 31ff 	mov.w	r1, #4294967295
 800d7b6:	f7ff bd5b 	b.w	800d270 <chIQGetTimeout>
 800d7ba:	bf00      	nop
 800d7bc:	0000      	movs	r0, r0
	...

0800d7c0 <putt>:
}

static msg_t putt(void *ip, uint8_t b, systime_t timeout) {

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 800d7c0:	3030      	adds	r0, #48	; 0x30
 800d7c2:	f7ff bdcd 	b.w	800d360 <chOQPutTimeout>
 800d7c6:	bf00      	nop
	...

0800d7d0 <put>:
                       n, TIME_INFINITE);
}

static msg_t put(void *ip, uint8_t b) {

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 800d7d0:	3030      	adds	r0, #48	; 0x30
 800d7d2:	f04f 32ff 	mov.w	r2, #4294967295
 800d7d6:	f7ff bdc3 	b.w	800d360 <chOQPutTimeout>
 800d7da:	bf00      	nop
 800d7dc:	0000      	movs	r0, r0
	...

0800d7e0 <sdInit>:
 *
 * @init
 */
void sdInit(void) {

  sd_lld_init();
 800d7e0:	f001 bec6 	b.w	800f570 <sd_lld_init>
	...

0800d7f0 <sdObjectInit>:
 *                      some data is written in the Queue. The value can be
 *                      @p NULL.
 *
 * @init
 */
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {
 800d7f0:	b570      	push	{r4, r5, r6, lr}

  sdp->vmt = &vmt;
 800d7f2:	4b0f      	ldr	r3, [pc, #60]	; (800d830 <sdObjectInit+0x40>)
 *                      some data is written in the Queue. The value can be
 *                      @p NULL.
 *
 * @init
 */
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {
 800d7f4:	4604      	mov	r4, r0
 800d7f6:	b082      	sub	sp, #8

  sdp->vmt = &vmt;
 800d7f8:	f840 3b04 	str.w	r3, [r0], #4
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 800d7fc:	2601      	movs	r6, #1
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
 800d7fe:	9400      	str	r4, [sp, #0]
 *                      some data is written in the Queue. The value can be
 *                      @p NULL.
 *
 * @init
 */
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {
 800d800:	4615      	mov	r5, r2

  sdp->vmt = &vmt;
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
 800d802:	460b      	mov	r3, r1
 800d804:	6060      	str	r0, [r4, #4]
 800d806:	f104 0154 	add.w	r1, r4, #84	; 0x54
 800d80a:	f104 000c 	add.w	r0, r4, #12
 */
void sdObjectInit(SerialDriver *sdp, qnotify_t inotify, qnotify_t onotify) {

  sdp->vmt = &vmt;
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 800d80e:	7226      	strb	r6, [r4, #8]
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
 800d810:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d814:	f7ff fcfc 	bl	800d210 <chIQObjectInit>
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
 800d818:	9400      	str	r4, [sp, #0]
 800d81a:	462b      	mov	r3, r5
 800d81c:	f504 71aa 	add.w	r1, r4, #340	; 0x154
 800d820:	f104 0030 	add.w	r0, r4, #48	; 0x30
 800d824:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d828:	f7ff fd8a 	bl	800d340 <chOQObjectInit>
}
 800d82c:	b002      	add	sp, #8
 800d82e:	bd70      	pop	{r4, r5, r6, pc}
 800d830:	08012800 	.word	0x08012800
	...

0800d840 <sdStart>:
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @api
 */
void sdStart(SerialDriver *sdp, const SerialConfig *config) {
 800d840:	b510      	push	{r4, lr}
 800d842:	2320      	movs	r3, #32
 800d844:	4604      	mov	r4, r0
 800d846:	f383 8811 	msr	BASEPRI, r3
  osalDbgCheck(sdp != NULL);

  osalSysLock();
  osalDbgAssert((sdp->state == SD_STOP) || (sdp->state == SD_READY),
                "invalid state");
  sd_lld_start(sdp, config);
 800d84a:	f001 fea9 	bl	800f5a0 <sd_lld_start>
  sdp->state = SD_READY;
 800d84e:	2302      	movs	r3, #2
 800d850:	7223      	strb	r3, [r4, #8]
 800d852:	2300      	movs	r3, #0
 800d854:	f383 8811 	msr	BASEPRI, r3
 800d858:	bd10      	pop	{r4, pc}
 800d85a:	bf00      	nop
 800d85c:	0000      	movs	r0, r0
	...

0800d860 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 800d860:	b538      	push	{r3, r4, r5, lr}
 */
static inline bool chIQIsEmptyI(input_queue_t *iqp) {

  chDbgCheckClassI();

  return (bool)(chQSpaceI(iqp) == 0U);
 800d862:	6943      	ldr	r3, [r0, #20]
 800d864:	4604      	mov	r4, r0
 800d866:	460d      	mov	r5, r1

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 800d868:	b13b      	cbz	r3, 800d87a <sdIncomingDataI+0x1a>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < Q_OK)
 800d86a:	4629      	mov	r1, r5
 800d86c:	f104 000c 	add.w	r0, r4, #12
 800d870:	f7ff fcde 	bl	800d230 <chIQPutI>
 800d874:	2800      	cmp	r0, #0
 800d876:	db0b      	blt.n	800d890 <sdIncomingDataI+0x30>
 800d878:	bd38      	pop	{r3, r4, r5, pc}
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800d87a:	2104      	movs	r1, #4
 800d87c:	4408      	add	r0, r1
 800d87e:	f7ff fc57 	bl	800d130 <chEvtBroadcastFlagsI>
 800d882:	4629      	mov	r1, r5
 800d884:	f104 000c 	add.w	r0, r4, #12
 800d888:	f7ff fcd2 	bl	800d230 <chIQPutI>
 800d88c:	2800      	cmp	r0, #0
 800d88e:	daf3      	bge.n	800d878 <sdIncomingDataI+0x18>
 800d890:	1d20      	adds	r0, r4, #4
 800d892:	2180      	movs	r1, #128	; 0x80
    chnAddFlagsI(sdp, SD_OVERRUN_ERROR);
}
 800d894:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d898:	f7ff bc4a 	b.w	800d130 <chEvtBroadcastFlagsI>
 800d89c:	0000      	movs	r0, r0
	...

0800d8a0 <stInit>:
 *
 * @init
 */
void stInit(void) {

  st_lld_init();
 800d8a0:	f001 bdbe 	b.w	800f420 <st_lld_init>
	...

0800d8b0 <usbInit>:
 *
 * @init
 */
void usbInit(void) {

  usb_lld_init();
 800d8b0:	f001 b9c6 	b.w	800ec40 <usb_lld_init>
	...

0800d8c0 <usbObjectInit>:
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
 800d8c0:	2300      	movs	r3, #0
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
  unsigned i;

  usbp->state        = USB_STOP;
 800d8c2:	2201      	movs	r2, #1
 800d8c4:	7002      	strb	r2, [r0, #0]
  usbp->config       = NULL;
 800d8c6:	6043      	str	r3, [r0, #4]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 800d8c8:	61c3      	str	r3, [r0, #28]
    usbp->out_params[i] = NULL;
 800d8ca:	6283      	str	r3, [r0, #40]	; 0x28
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 800d8cc:	6203      	str	r3, [r0, #32]
    usbp->out_params[i] = NULL;
 800d8ce:	62c3      	str	r3, [r0, #44]	; 0x2c
  unsigned i;

  usbp->state        = USB_STOP;
  usbp->config       = NULL;
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->in_params[i]  = NULL;
 800d8d0:	6243      	str	r3, [r0, #36]	; 0x24
    usbp->out_params[i] = NULL;
 800d8d2:	6303      	str	r3, [r0, #48]	; 0x30
  }
  usbp->transmitting = 0;
 800d8d4:	8103      	strh	r3, [r0, #8]
  usbp->receiving    = 0;
 800d8d6:	8143      	strh	r3, [r0, #10]
 800d8d8:	4770      	bx	lr
 800d8da:	bf00      	nop
 800d8dc:	0000      	movs	r0, r0
	...

0800d8e0 <_usb_reset>:
 */
void _usb_reset(USBDriver *usbp) {
  unsigned i;

  usbp->state         = USB_READY;
  usbp->status        = 0;
 800d8e0:	2200      	movs	r2, #0
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
  unsigned i;

  usbp->state         = USB_READY;
 800d8e2:	2102      	movs	r1, #2
 800d8e4:	7001      	strb	r1, [r0, #0]
  usbp->status        = 0;
 800d8e6:	f8a0 204c 	strh.w	r2, [r0, #76]	; 0x4c
  usbp->address       = 0;
 800d8ea:	f880 204e 	strb.w	r2, [r0, #78]	; 0x4e
  usbp->configuration = 0;
 800d8ee:	f880 204f 	strb.w	r2, [r0, #79]	; 0x4f
  usbp->transmitting  = 0;
 800d8f2:	8102      	strh	r2, [r0, #8]
  usbp->receiving     = 0;
 800d8f4:	8142      	strh	r2, [r0, #10]

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
    usbp->epc[i] = NULL;
 800d8f6:	60c2      	str	r2, [r0, #12]
 800d8f8:	6102      	str	r2, [r0, #16]
 800d8fa:	6142      	str	r2, [r0, #20]
 800d8fc:	6182      	str	r2, [r0, #24]
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_WAITING_SETUP;
 800d8fe:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34

  /* Low level reset.*/
  usb_lld_reset(usbp);
 800d902:	f001 b9b5 	b.w	800ec70 <usb_lld_reset>
 800d906:	bf00      	nop
	...

0800d910 <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 800d910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  size_t max;

  usbp->ep0state = USB_EP0_WAITING_SETUP;
 800d912:	2300      	movs	r3, #0
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 800d914:	4604      	mov	r4, r0
  size_t max;

  usbp->ep0state = USB_EP0_WAITING_SETUP;
 800d916:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  usbReadSetup(usbp, ep, usbp->setup);
 800d91a:	f100 0244 	add.w	r2, r0, #68	; 0x44
 800d91e:	f001 fa3f 	bl	800eda0 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 800d922:	6863      	ldr	r3, [r4, #4]
 800d924:	689b      	ldr	r3, [r3, #8]
 800d926:	2b00      	cmp	r3, #0
 800d928:	d036      	beq.n	800d998 <_usb_ep0setup+0x88>
      !(usbp->config->requests_hook_cb(usbp))) {
 800d92a:	4620      	mov	r0, r4
 800d92c:	4798      	blx	r3
  usbReadSetup(usbp, ep, usbp->setup);

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 800d92e:	2800      	cmp	r0, #0
 800d930:	d032      	beq.n	800d998 <_usb_ep0setup+0x88>
 800d932:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800d934:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 800d938:	f894 104b 	ldrb.w	r1, [r4, #75]	; 0x4b
 800d93c:	f894 204a 	ldrb.w	r2, [r4, #74]	; 0x4a
 800d940:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 800d944:	4282      	cmp	r2, r0
    usbp->ep0n = max;
 800d946:	bf3c      	itt	cc
 800d948:	63e2      	strcc	r2, [r4, #60]	; 0x3c
 800d94a:	4610      	movcc	r0, r2
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800d94c:	061a      	lsls	r2, r3, #24
 800d94e:	f100 80ab 	bmi.w	800daa8 <_usb_ep0setup+0x198>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 800d952:	2800      	cmp	r0, #0
 800d954:	f000 808b 	beq.w	800da6e <_usb_ep0setup+0x15e>
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800d958:	68e3      	ldr	r3, [r4, #12]
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_RX;
      usbPrepareReceive(usbp, 0, usbp->ep0next, usbp->ep0n);
 800d95a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800d95c:	699b      	ldr	r3, [r3, #24]

  osp->rxqueued           = false;
 800d95e:	2200      	movs	r2, #0
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_RX;
 800d960:	2104      	movs	r1, #4
 800d962:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 800d966:	4611      	mov	r1, r2
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
 800d968:	60dd      	str	r5, [r3, #12]
  osp->rxsize             = n;
 800d96a:	6058      	str	r0, [r3, #4]
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800d96c:	701a      	strb	r2, [r3, #0]
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;
 800d96e:	609a      	str	r2, [r3, #8]

  usb_lld_prepare_receive(usbp, ep);
 800d970:	4620      	mov	r0, r4
 800d972:	f001 fa25 	bl	800edc0 <usb_lld_prepare_receive>
 800d976:	2320      	movs	r3, #32
 800d978:	f383 8811 	msr	BASEPRI, r3
bool usbStartReceiveI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetReceiveStatusI(usbp, ep)) {
 800d97c:	8963      	ldrh	r3, [r4, #10]
 800d97e:	f013 0101 	ands.w	r1, r3, #1
 800d982:	d105      	bne.n	800d990 <_usb_ep0setup+0x80>
    return true;
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800d984:	f043 0301 	orr.w	r3, r3, #1
 800d988:	8163      	strh	r3, [r4, #10]
  usb_lld_start_out(usbp, ep);
 800d98a:	4620      	mov	r0, r4
 800d98c:	f001 fbb0 	bl	800f0f0 <usb_lld_start_out>
 800d990:	2300      	movs	r3, #0
 800d992:	f383 8811 	msr	BASEPRI, r3
 800d996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      !(usbp->config->requests_hook_cb(usbp))) {
  /*lint -restore*/
    /* Invoking the default handler, if this fails then stalls the
       endpoint zero as error.*/
    /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 800d998:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800d99c:	f013 0760 	ands.w	r7, r3, #96	; 0x60
 800d9a0:	461e      	mov	r6, r3
 800d9a2:	d011      	beq.n	800d9c8 <_usb_ep0setup+0xb8>
        !default_handler(usbp)) {
    /*lint -restore*/
      /* Error response, the state machine goes into an error state, the low
         level layer will have to reset it to USB_EP0_WAITING_SETUP after
         receiving a SETUP packet.*/
      usb_lld_stall_in(usbp, 0);
 800d9a4:	2100      	movs	r1, #0
 800d9a6:	4620      	mov	r0, r4
 800d9a8:	f001 fbda 	bl	800f160 <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 800d9ac:	2100      	movs	r1, #0
 800d9ae:	4620      	mov	r0, r4
 800d9b0:	f001 fbc6 	bl	800f140 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800d9b4:	6863      	ldr	r3, [r4, #4]
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	b113      	cbz	r3, 800d9c0 <_usb_ep0setup+0xb0>
 800d9ba:	2105      	movs	r1, #5
 800d9bc:	4620      	mov	r0, r4
 800d9be:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 800d9c0:	2306      	movs	r3, #6
 800d9c2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return;
 800d9c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800d9c8:	f894 0045 	ldrb.w	r0, [r4, #69]	; 0x45
 800d9cc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d9d0:	ea42 2500 	orr.w	r5, r2, r0, lsl #8
 800d9d4:	f5b5 7f40 	cmp.w	r5, #768	; 0x300
 800d9d8:	f000 80eb 	beq.w	800dbb2 <_usb_ep0setup+0x2a2>
 800d9dc:	d916      	bls.n	800da0c <_usb_ep0setup+0xfc>
 800d9de:	f5b5 6fc0 	cmp.w	r5, #1536	; 0x600
 800d9e2:	f000 80ce 	beq.w	800db82 <_usb_ep0setup+0x272>
 800d9e6:	d92f      	bls.n	800da48 <_usb_ep0setup+0x138>
 800d9e8:	f5b5 6f10 	cmp.w	r5, #2304	; 0x900
 800d9ec:	d076      	beq.n	800dadc <_usb_ep0setup+0x1cc>
 800d9ee:	f640 4202 	movw	r2, #3074	; 0xc02
 800d9f2:	4295      	cmp	r5, r2
 800d9f4:	f000 80ef 	beq.w	800dbd6 <_usb_ep0setup+0x2c6>
 800d9f8:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800d9fc:	d1d2      	bne.n	800d9a4 <_usb_ep0setup+0x94>
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_CONFIGURATION << 8):
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 800d9fe:	f104 024f 	add.w	r2, r4, #79	; 0x4f
 800da02:	2001      	movs	r0, #1
 800da04:	6427      	str	r7, [r4, #64]	; 0x40
 800da06:	63a2      	str	r2, [r4, #56]	; 0x38
 800da08:	63e0      	str	r0, [r4, #60]	; 0x3c
 800da0a:	e795      	b.n	800d938 <_usb_ep0setup+0x28>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800da0c:	2d02      	cmp	r5, #2
 800da0e:	f000 80a2 	beq.w	800db56 <_usb_ep0setup+0x246>
 800da12:	f240 8097 	bls.w	800db44 <_usb_ep0setup+0x234>
 800da16:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800da1a:	f000 8084 	beq.w	800db26 <_usb_ep0setup+0x216>
 800da1e:	f5b5 7f81 	cmp.w	r5, #258	; 0x102
 800da22:	d1bf      	bne.n	800d9a4 <_usb_ep0setup+0x94>
        return false;
      }
    }
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 800da24:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d1bb      	bne.n	800d9a4 <_usb_ep0setup+0x94>
      return false;
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800da2c:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 800da30:	f013 010f 	ands.w	r1, r3, #15
 800da34:	d015      	beq.n	800da62 <_usb_ep0setup+0x152>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800da36:	061e      	lsls	r6, r3, #24
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 800da38:	4620      	mov	r0, r4
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
      return false;
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800da3a:	f100 80f4 	bmi.w	800dc26 <_usb_ep0setup+0x316>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
      }
      else {
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 800da3e:	f001 fb9f 	bl	800f180 <usb_lld_clear_out>
 800da42:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 800da46:	e00c      	b.n	800da62 <_usb_ep0setup+0x152>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800da48:	f240 3302 	movw	r3, #770	; 0x302
 800da4c:	429d      	cmp	r5, r3
 800da4e:	d057      	beq.n	800db00 <_usb_ep0setup+0x1f0>
 800da50:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
 800da54:	d1a6      	bne.n	800d9a4 <_usb_ep0setup+0x94>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_ADDRESS << 8):
    /* The SET_ADDRESS handling can be performed here or postponed after
       the status packed depending on the USB_SET_ADDRESS_MODE low
       driver setting.*/
#if USB_SET_ADDRESS_MODE == USB_EARLY_SET_ADDRESS
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 800da56:	f8b4 3044 	ldrh.w	r3, [r4, #68]	; 0x44
 800da5a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800da5e:	f000 80d0 	beq.w	800dc02 <_usb_ep0setup+0x2f2>
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 800da62:	2300      	movs	r3, #0
 800da64:	63a3      	str	r3, [r4, #56]	; 0x38
 800da66:	63e3      	str	r3, [r4, #60]	; 0x3c
 800da68:	6423      	str	r3, [r4, #64]	; 0x40
  max = (size_t)get_hword(&usbp->setup[6]);
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 800da6a:	0633      	lsls	r3, r6, #24
 800da6c:	d42a      	bmi.n	800dac4 <_usb_ep0setup+0x1b4>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800da6e:	68e3      	ldr	r3, [r4, #12]
 800da70:	695a      	ldr	r2, [r3, #20]
      osalSysUnlockFromISR();
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_SENDING_STS;
 800da72:	2105      	movs	r1, #5
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800da74:	2300      	movs	r3, #0
      osalSysUnlockFromISR();
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_SENDING_STS;
 800da76:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 800da7a:	4619      	mov	r1, r3
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800da7c:	7013      	strb	r3, [r2, #0]
  isp->mode.linear.txbuf  = buf;
 800da7e:	60d3      	str	r3, [r2, #12]
  isp->txsize             = n;
 800da80:	6053      	str	r3, [r2, #4]
  isp->txcnt              = 0;
 800da82:	6093      	str	r3, [r2, #8]

  usb_lld_prepare_transmit(usbp, ep);
 800da84:	4620      	mov	r0, r4
 800da86:	f001 fa1b 	bl	800eec0 <usb_lld_prepare_transmit>
 800da8a:	2320      	movs	r3, #32
 800da8c:	f383 8811 	msr	BASEPRI, r3
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 800da90:	8923      	ldrh	r3, [r4, #8]
 800da92:	f013 0101 	ands.w	r1, r3, #1
 800da96:	f47f af7b 	bne.w	800d990 <_usb_ep0setup+0x80>
    return true;
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800da9a:	f043 0301 	orr.w	r3, r3, #1
 800da9e:	8123      	strh	r3, [r4, #8]
  usb_lld_start_in(usbp, ep);
 800daa0:	4620      	mov	r0, r4
 800daa2:	f001 fb35 	bl	800f110 <usb_lld_start_in>
 800daa6:	e773      	b.n	800d990 <_usb_ep0setup+0x80>
  if (usbp->ep0n > max) {
    usbp->ep0n = max;
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
 800daa8:	b160      	cbz	r0, 800dac4 <_usb_ep0setup+0x1b4>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800daaa:	68e3      	ldr	r3, [r4, #12]
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_TX;
      usbPrepareTransmit(usbp, 0, usbp->ep0next, usbp->ep0n);
 800daac:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800daae:	695b      	ldr	r3, [r3, #20]

  isp->txqueued           = false;
 800dab0:	2200      	movs	r2, #0
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_TX;
 800dab2:	2101      	movs	r1, #1
 800dab4:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 800dab8:	4611      	mov	r1, r2
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
 800daba:	60dd      	str	r5, [r3, #12]
  isp->txsize             = n;
 800dabc:	6058      	str	r0, [r3, #4]
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800dabe:	701a      	strb	r2, [r3, #0]
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;
 800dac0:	609a      	str	r2, [r3, #8]
 800dac2:	e7df      	b.n	800da84 <_usb_ep0setup+0x174>
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800dac4:	68e3      	ldr	r3, [r4, #12]
 800dac6:	699a      	ldr	r2, [r3, #24]
      osalSysUnlockFromISR();
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_WAITING_STS;
 800dac8:	2103      	movs	r1, #3
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800daca:	2300      	movs	r3, #0
      osalSysUnlockFromISR();
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_WAITING_STS;
 800dacc:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 800dad0:	4619      	mov	r1, r3
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800dad2:	7013      	strb	r3, [r2, #0]
  osp->mode.linear.rxbuf  = buf;
 800dad4:	60d3      	str	r3, [r2, #12]
  osp->rxsize             = n;
 800dad6:	6053      	str	r3, [r2, #4]
  osp->rxcnt              = 0;
 800dad8:	6093      	str	r3, [r2, #8]
 800dada:	e749      	b.n	800d970 <_usb_ep0setup+0x60>
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_CONFIGURATION << 8):
    /* Handling configuration selection from the host.*/
    usbp->configuration = usbp->setup[2];
 800dadc:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800dae0:	f884 304f 	strb.w	r3, [r4, #79]	; 0x4f
    if (usbp->configuration == 0U) {
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d17d      	bne.n	800dbe4 <_usb_ep0setup+0x2d4>
      usbp->state = USB_SELECTED;
 800dae8:	2303      	movs	r3, #3
 800daea:	7023      	strb	r3, [r4, #0]
    }
    else {
      usbp->state = USB_ACTIVE;
    }
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 800daec:	6863      	ldr	r3, [r4, #4]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d0b6      	beq.n	800da62 <_usb_ep0setup+0x152>
 800daf4:	2102      	movs	r1, #2
 800daf6:	4620      	mov	r0, r4
 800daf8:	4798      	blx	r3
 800dafa:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 800dafe:	e7b0      	b.n	800da62 <_usb_ep0setup+0x152>
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 800db00:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800db04:	2b00      	cmp	r3, #0
 800db06:	f47f af4d 	bne.w	800d9a4 <_usb_ep0setup+0x94>
      return false;
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 800db0a:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 800db0e:	f013 010f 	ands.w	r1, r3, #15
 800db12:	d0a6      	beq.n	800da62 <_usb_ep0setup+0x152>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800db14:	061d      	lsls	r5, r3, #24
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 800db16:	4620      	mov	r0, r4
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
      return false;
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
 800db18:	f100 808a 	bmi.w	800dc30 <_usb_ep0setup+0x320>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 800db1c:	f001 fb10 	bl	800f140 <usb_lld_stall_out>
 800db20:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 800db24:	e79d      	b.n	800da62 <_usb_ep0setup+0x152>
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 800db26:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800db2a:	2b01      	cmp	r3, #1
 800db2c:	f47f af3a 	bne.w	800d9a4 <_usb_ep0setup+0x94>
      usbp->status &= ~2U;
 800db30:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800db34:	63a7      	str	r7, [r4, #56]	; 0x38
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status &= ~2U;
 800db36:	f023 0302 	bic.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800db3a:	63e7      	str	r7, [r4, #60]	; 0x3c
 800db3c:	6427      	str	r7, [r4, #64]	; 0x40
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status &= ~2U;
 800db3e:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
 800db42:	e792      	b.n	800da6a <_usb_ep0setup+0x15a>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800db44:	2d00      	cmp	r5, #0
 800db46:	d143      	bne.n	800dbd0 <_usb_ep0setup+0x2c0>
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Just returns the current status word.*/
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 800db48:	f104 024c 	add.w	r2, r4, #76	; 0x4c
 800db4c:	2002      	movs	r0, #2
 800db4e:	6425      	str	r5, [r4, #64]	; 0x40
 800db50:	63a2      	str	r2, [r4, #56]	; 0x38
 800db52:	63e0      	str	r0, [r4, #60]	; 0x3c
 800db54:	e6f0      	b.n	800d938 <_usb_ep0setup+0x28>
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 800db56:	f894 1048 	ldrb.w	r1, [r4, #72]	; 0x48
 800db5a:	f011 0f80 	tst.w	r1, #128	; 0x80
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 800db5e:	4620      	mov	r0, r4
 800db60:	f001 010f 	and.w	r1, r1, #15
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 800db64:	d141      	bne.n	800dbea <_usb_ep0setup+0x2da>
      default:
        return false;
      }
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 800db66:	f001 f8fb 	bl	800ed60 <usb_lld_get_status_out>
 800db6a:	2801      	cmp	r0, #1
 800db6c:	d041      	beq.n	800dbf2 <_usb_ep0setup+0x2e2>
 800db6e:	2802      	cmp	r0, #2
 800db70:	f47f af18 	bne.w	800d9a4 <_usb_ep0setup+0x94>
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
        /*lint -restore*/
        return true;
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 800db74:	4b31      	ldr	r3, [pc, #196]	; (800dc3c <_usb_ep0setup+0x32c>)
 800db76:	63a3      	str	r3, [r4, #56]	; 0x38
 800db78:	63e0      	str	r0, [r4, #60]	; 0x3c
 800db7a:	6427      	str	r7, [r4, #64]	; 0x40
 800db7c:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800db80:	e6da      	b.n	800d938 <_usb_ep0setup+0x28>
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 800db82:	f894 0049 	ldrb.w	r0, [r4, #73]	; 0x49
 800db86:	6861      	ldr	r1, [r4, #4]
 800db88:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 800db8c:	684d      	ldr	r5, [r1, #4]
 800db8e:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 800db92:	f894 1047 	ldrb.w	r1, [r4, #71]	; 0x47
 800db96:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800db9a:	4620      	mov	r0, r4
 800db9c:	47a8      	blx	r5
                                         usbp->setup[2],
                                         get_hword(&usbp->setup[4]));
    if (dp == NULL) {
 800db9e:	2800      	cmp	r0, #0
 800dba0:	f43f af00 	beq.w	800d9a4 <_usb_ep0setup+0x94>
      return false;
    }
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 800dba4:	c809      	ldmia	r0, {r0, r3}
 800dba6:	6427      	str	r7, [r4, #64]	; 0x40
 800dba8:	63a3      	str	r3, [r4, #56]	; 0x38
 800dbaa:	63e0      	str	r0, [r4, #60]	; 0x3c
 800dbac:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800dbb0:	e6c2      	b.n	800d938 <_usb_ep0setup+0x28>
    }
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 800dbb2:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800dbb6:	2b01      	cmp	r3, #1
 800dbb8:	f47f aef4 	bne.w	800d9a4 <_usb_ep0setup+0x94>
      usbp->status |= 2U;
 800dbbc:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800dbc0:	63a7      	str	r7, [r4, #56]	; 0x38
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status |= 2U;
 800dbc2:	f043 0302 	orr.w	r3, r3, #2
      usbSetupTransfer(usbp, NULL, 0, NULL);
 800dbc6:	63e7      	str	r7, [r4, #60]	; 0x3c
 800dbc8:	6427      	str	r7, [r4, #64]	; 0x40
    return false;
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
      usbp->status |= 2U;
 800dbca:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
 800dbce:	e74c      	b.n	800da6a <_usb_ep0setup+0x15a>
 */
static bool default_handler(USBDriver *usbp) {
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 800dbd0:	2d01      	cmp	r5, #1
 800dbd2:	f47f aee7 	bne.w	800d9a4 <_usb_ep0setup+0x94>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_STATUS << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SYNCH_FRAME << 8):
    /* Just sending two zero bytes, the application can change the behavior
       using a hook..*/
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 800dbd6:	4a1a      	ldr	r2, [pc, #104]	; (800dc40 <_usb_ep0setup+0x330>)
 800dbd8:	63a2      	str	r2, [r4, #56]	; 0x38
 800dbda:	2002      	movs	r0, #2
 800dbdc:	2200      	movs	r2, #0
 800dbde:	63e0      	str	r0, [r4, #60]	; 0x3c
 800dbe0:	6422      	str	r2, [r4, #64]	; 0x40
 800dbe2:	e6a9      	b.n	800d938 <_usb_ep0setup+0x28>
    usbp->configuration = usbp->setup[2];
    if (usbp->configuration == 0U) {
      usbp->state = USB_SELECTED;
    }
    else {
      usbp->state = USB_ACTIVE;
 800dbe4:	2304      	movs	r3, #4
 800dbe6:	7023      	strb	r3, [r4, #0]
 800dbe8:	e780      	b.n	800daec <_usb_ep0setup+0x1dc>
    /*lint -restore*/
    return true;
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 800dbea:	f001 f8c9 	bl	800ed80 <usb_lld_get_status_in>
 800dbee:	2801      	cmp	r0, #1
 800dbf0:	d1bd      	bne.n	800db6e <_usb_ep0setup+0x25e>
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 800dbf2:	4b14      	ldr	r3, [pc, #80]	; (800dc44 <_usb_ep0setup+0x334>)
 800dbf4:	63a3      	str	r3, [r4, #56]	; 0x38
 800dbf6:	63e5      	str	r5, [r4, #60]	; 0x3c
 800dbf8:	6427      	str	r7, [r4, #64]	; 0x40
 800dbfa:	4628      	mov	r0, r5
 800dbfc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800dc00:	e69a      	b.n	800d938 <_usb_ep0setup+0x28>
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {

  usbp->address = usbp->setup[2];
 800dc02:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800dc06:	f884 304e 	strb.w	r3, [r4, #78]	; 0x4e
  usb_lld_set_address(usbp);
 800dc0a:	4620      	mov	r0, r4
 800dc0c:	f001 f898 	bl	800ed40 <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 800dc10:	6863      	ldr	r3, [r4, #4]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	b113      	cbz	r3, 800dc1c <_usb_ep0setup+0x30c>
 800dc16:	2101      	movs	r1, #1
 800dc18:	4620      	mov	r0, r4
 800dc1a:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 800dc1c:	2303      	movs	r3, #3
 800dc1e:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 800dc22:	7023      	strb	r3, [r4, #0]
 800dc24:	e71d      	b.n	800da62 <_usb_ep0setup+0x152>
      return false;
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 800dc26:	f001 fabb 	bl	800f1a0 <usb_lld_clear_in>
 800dc2a:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 800dc2e:	e718      	b.n	800da62 <_usb_ep0setup+0x152>
      return false;
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
      if ((usbp->setup[4] & 0x80U) != 0U) {
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 800dc30:	f001 fa96 	bl	800f160 <usb_lld_stall_in>
 800dc34:	f894 6044 	ldrb.w	r6, [r4, #68]	; 0x44
 800dc38:	e713      	b.n	800da62 <_usb_ep0setup+0x152>
 800dc3a:	bf00      	nop
 800dc3c:	08012830 	.word	0x08012830
 800dc40:	08012820 	.word	0x08012820
 800dc44:	08012840 	.word	0x08012840
	...

0800dc50 <_usb_ep0in>:
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 800dc50:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 800dc54:	b510      	push	{r4, lr}
 800dc56:	4604      	mov	r4, r0
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 800dc58:	2b06      	cmp	r3, #6
 800dc5a:	d815      	bhi.n	800dc88 <_usb_ep0in+0x38>
 800dc5c:	e8df f003 	tbb	[pc, r3]
 800dc60:	041c3b04 	.word	0x041c3b04
 800dc64:	1504      	.short	0x1504
 800dc66:	04          	.byte	0x04
 800dc67:	00          	.byte	0x00
    /* Falling through is intentional.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 800dc68:	2100      	movs	r1, #0
 800dc6a:	f001 fa79 	bl	800f160 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 800dc6e:	2100      	movs	r1, #0
 800dc70:	4620      	mov	r0, r4
 800dc72:	f001 fa65 	bl	800f140 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800dc76:	6863      	ldr	r3, [r4, #4]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	b113      	cbz	r3, 800dc82 <_usb_ep0in+0x32>
 800dc7c:	2105      	movs	r1, #5
 800dc7e:	4620      	mov	r0, r4
 800dc80:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800dc82:	2306      	movs	r3, #6
 800dc84:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800dc88:	bd10      	pop	{r4, pc}
    usb_lld_end_setup(usbp, ep);
#endif
    return;
  case USB_EP0_SENDING_STS:
    /* Status packet sent, invoking the callback if defined.*/
    if (usbp->ep0endcb != NULL) {
 800dc8a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800dc8c:	b103      	cbz	r3, 800dc90 <_usb_ep0in+0x40>
      usbp->ep0endcb(usbp);
 800dc8e:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_WAITING_SETUP;
 800dc90:	2300      	movs	r3, #0
 800dc92:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return;
 800dc96:	bd10      	pop	{r4, pc}
 800dc98:	68c3      	ldr	r3, [r0, #12]
 * @param[in] n         transaction size
 *
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800dc9a:	699a      	ldr	r2, [r3, #24]
      return;
    }
    /* Falls into, it is intentional.*/
  case USB_EP0_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_WAITING_STS;
 800dc9c:	2103      	movs	r1, #3
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800dc9e:	2300      	movs	r3, #0
      return;
    }
    /* Falls into, it is intentional.*/
  case USB_EP0_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_WAITING_STS;
 800dca0:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  osp->rxqueued           = false;
  osp->mode.linear.rxbuf  = buf;
  osp->rxsize             = n;
  osp->rxcnt              = 0;

  usb_lld_prepare_receive(usbp, ep);
 800dca4:	4620      	mov	r0, r4
 800dca6:	4619      	mov	r1, r3
 * @special
 */
void usbPrepareReceive(USBDriver *usbp, usbep_t ep, uint8_t *buf, size_t n) {
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;

  osp->rxqueued           = false;
 800dca8:	7013      	strb	r3, [r2, #0]
  osp->mode.linear.rxbuf  = buf;
 800dcaa:	60d3      	str	r3, [r2, #12]
  osp->rxsize             = n;
 800dcac:	6053      	str	r3, [r2, #4]
  osp->rxcnt              = 0;
 800dcae:	6093      	str	r3, [r2, #8]

  usb_lld_prepare_receive(usbp, ep);
 800dcb0:	f001 f886 	bl	800edc0 <usb_lld_prepare_receive>
 800dcb4:	2320      	movs	r3, #32
 800dcb6:	f383 8811 	msr	BASEPRI, r3
bool usbStartReceiveI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetReceiveStatusI(usbp, ep)) {
 800dcba:	8963      	ldrh	r3, [r4, #10]
 800dcbc:	f013 0101 	ands.w	r1, r3, #1
 800dcc0:	d105      	bne.n	800dcce <_usb_ep0in+0x7e>
    return true;
  }

  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800dcc2:	f043 0301 	orr.w	r3, r3, #1
 800dcc6:	8163      	strh	r3, [r4, #10]
  usb_lld_start_out(usbp, ep);
 800dcc8:	4620      	mov	r0, r4
 800dcca:	f001 fa11 	bl	800f0f0 <usb_lld_start_out>
 800dcce:	2300      	movs	r3, #0
 800dcd0:	f383 8811 	msr	BASEPRI, r3
 800dcd4:	bd10      	pop	{r4, pc}
  case USB_EP0_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 800dcd6:	f890 104b 	ldrb.w	r1, [r0, #75]	; 0x4b
 800dcda:	f890 304a 	ldrb.w	r3, [r0, #74]	; 0x4a
 800dcde:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800dce0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800dce4:	4293      	cmp	r3, r2
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 800dce6:	68c3      	ldr	r3, [r0, #12]
  case USB_EP0_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 800dce8:	d9d7      	bls.n	800dc9a <_usb_ep0in+0x4a>
 800dcea:	8a18      	ldrh	r0, [r3, #16]
 800dcec:	fbb2 f1f0 	udiv	r1, r2, r0
 800dcf0:	fb00 2211 	mls	r2, r0, r1, r2
 800dcf4:	2a00      	cmp	r2, #0
 800dcf6:	d1d0      	bne.n	800dc9a <_usb_ep0in+0x4a>
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800dcf8:	695b      	ldr	r3, [r3, #20]
  isp->txqueued           = false;
  isp->mode.linear.txbuf  = buf;
  isp->txsize             = n;
  isp->txcnt              = 0;

  usb_lld_prepare_transmit(usbp, ep);
 800dcfa:	4611      	mov	r1, r2
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800dcfc:	701a      	strb	r2, [r3, #0]
  isp->mode.linear.txbuf  = buf;
 800dcfe:	60da      	str	r2, [r3, #12]
  isp->txsize             = n;
 800dd00:	605a      	str	r2, [r3, #4]
  isp->txcnt              = 0;
 800dd02:	609a      	str	r2, [r3, #8]

  usb_lld_prepare_transmit(usbp, ep);
 800dd04:	4620      	mov	r0, r4
 800dd06:	f001 f8db 	bl	800eec0 <usb_lld_prepare_transmit>
 800dd0a:	2320      	movs	r3, #32
 800dd0c:	f383 8811 	msr	BASEPRI, r3
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 800dd10:	8923      	ldrh	r3, [r4, #8]
 800dd12:	f013 0101 	ands.w	r1, r3, #1
 800dd16:	d105      	bne.n	800dd24 <_usb_ep0in+0xd4>
    return true;
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800dd18:	f043 0301 	orr.w	r3, r3, #1
 800dd1c:	8123      	strh	r3, [r4, #8]
  usb_lld_start_in(usbp, ep);
 800dd1e:	4620      	mov	r0, r4
 800dd20:	f001 f9f6 	bl	800f110 <usb_lld_start_in>
 800dd24:	2300      	movs	r3, #0
 800dd26:	f383 8811 	msr	BASEPRI, r3
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
      usbPrepareTransmit(usbp, 0, NULL, 0);
      osalSysLockFromISR();
      (void) usbStartTransmitI(usbp, 0);
      osalSysUnlockFromISR();
      usbp->ep0state = USB_EP0_WAITING_TX0;
 800dd2a:	2302      	movs	r3, #2
 800dd2c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return;
 800dd30:	bd10      	pop	{r4, pc}
 800dd32:	bf00      	nop
	...

0800dd40 <_usb_ep0out>:
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {

  (void)ep;
  switch (usbp->ep0state) {
 800dd40:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
 800dd44:	2a06      	cmp	r2, #6
 800dd46:	d80c      	bhi.n	800dd62 <_usb_ep0out+0x22>
 800dd48:	2301      	movs	r3, #1
 800dd4a:	4093      	lsls	r3, r2
 800dd4c:	f013 0f67 	tst.w	r3, #103	; 0x67
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 800dd50:	b510      	push	{r4, lr}
 800dd52:	4604      	mov	r4, r0
 800dd54:	d112      	bne.n	800dd7c <_usb_ep0out+0x3c>
 800dd56:	f013 0208 	ands.w	r2, r3, #8
 800dd5a:	d103      	bne.n	800dd64 <_usb_ep0out+0x24>
 800dd5c:	06db      	lsls	r3, r3, #27
 800dd5e:	d41e      	bmi.n	800dd9e <_usb_ep0out+0x5e>
 800dd60:	bd10      	pop	{r4, pc}
 800dd62:	4770      	bx	lr
    return;
  case USB_EP0_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeI(usbp, 0) != 0U) {
 800dd64:	68c3      	ldr	r3, [r0, #12]
 800dd66:	699b      	ldr	r3, [r3, #24]
 800dd68:	689b      	ldr	r3, [r3, #8]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d1f8      	bne.n	800dd60 <_usb_ep0out+0x20>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 800dd6e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800dd70:	b103      	cbz	r3, 800dd74 <_usb_ep0out+0x34>
      usbp->ep0endcb(usbp);
 800dd72:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_WAITING_SETUP;
 800dd74:	2300      	movs	r3, #0
 800dd76:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return;
 800dd7a:	bd10      	pop	{r4, pc}
    /* Falling through is intentional.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 800dd7c:	2100      	movs	r1, #0
 800dd7e:	f001 f9ef 	bl	800f160 <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 800dd82:	2100      	movs	r1, #0
 800dd84:	4620      	mov	r0, r4
 800dd86:	f001 f9db 	bl	800f140 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 800dd8a:	6863      	ldr	r3, [r4, #4]
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	b113      	cbz	r3, 800dd96 <_usb_ep0out+0x56>
 800dd90:	2105      	movs	r1, #5
 800dd92:	4620      	mov	r0, r4
 800dd94:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800dd96:	2306      	movs	r3, #6
 800dd98:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800dd9c:	bd10      	pop	{r4, pc}
 *
 * @special
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800dd9e:	68c3      	ldr	r3, [r0, #12]
 800dda0:	695b      	ldr	r3, [r3, #20]

  (void)ep;
  switch (usbp->ep0state) {
  case USB_EP0_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_SENDING_STS;
 800dda2:	2105      	movs	r1, #5
 800dda4:	f880 1034 	strb.w	r1, [r0, #52]	; 0x34
 */
void usbPrepareTransmit(USBDriver *usbp, usbep_t ep,
                        const uint8_t *buf, size_t n) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;

  isp->txqueued           = false;
 800dda8:	701a      	strb	r2, [r3, #0]
  isp->mode.linear.txbuf  = buf;
 800ddaa:	60da      	str	r2, [r3, #12]
  isp->txsize             = n;
 800ddac:	605a      	str	r2, [r3, #4]
  isp->txcnt              = 0;
 800ddae:	609a      	str	r2, [r3, #8]

  usb_lld_prepare_transmit(usbp, ep);
 800ddb0:	4611      	mov	r1, r2
 800ddb2:	f001 f885 	bl	800eec0 <usb_lld_prepare_transmit>
 800ddb6:	2320      	movs	r3, #32
 800ddb8:	f383 8811 	msr	BASEPRI, r3
bool usbStartTransmitI(USBDriver *usbp, usbep_t ep) {

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);

  if (usbGetTransmitStatusI(usbp, ep)) {
 800ddbc:	8923      	ldrh	r3, [r4, #8]
 800ddbe:	f013 0101 	ands.w	r1, r3, #1
 800ddc2:	d003      	beq.n	800ddcc <_usb_ep0out+0x8c>
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	f383 8811 	msr	BASEPRI, r3
 800ddca:	bd10      	pop	{r4, pc}
    return true;
  }

  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 800ddcc:	f043 0301 	orr.w	r3, r3, #1
 800ddd0:	8123      	strh	r3, [r4, #8]
  usb_lld_start_in(usbp, ep);
 800ddd2:	4620      	mov	r0, r4
 800ddd4:	f001 f99c 	bl	800f110 <usb_lld_start_in>
 800ddd8:	e7f4      	b.n	800ddc4 <_usb_ep0out+0x84>
 800ddda:	bf00      	nop
 800dddc:	0000      	movs	r0, r0
	...

0800dde0 <nvicEnableVector>:
 * @brief   Sets the priority of an interrupt handler and enables it.
 *
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {
 800dde0:	0943      	lsrs	r3, r0, #5
 800dde2:	009b      	lsls	r3, r3, #2
 800dde4:	b410      	push	{r4}
 800dde6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 800ddea:	f100 4460 	add.w	r4, r0, #3758096384	; 0xe0000000
 800ddee:	f504 4461 	add.w	r4, r4, #57600	; 0xe100
 800ddf2:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 800ddf6:	0109      	lsls	r1, r1, #4
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 800ddf8:	f000 001f 	and.w	r0, r0, #31
 800ddfc:	2201      	movs	r2, #1
 800ddfe:	fa02 f000 	lsl.w	r0, r2, r0
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {

  NVIC->IP[n]        = NVIC_PRIORITY_MASK(prio);
 800de02:	b2c9      	uxtb	r1, r1
 800de04:	f884 1300 	strb.w	r1, [r4, #768]	; 0x300
  NVIC->ICPR[n >> 5] = 1 << (n & 0x1F);
 800de08:	f8c3 0180 	str.w	r0, [r3, #384]	; 0x180
  NVIC->ISER[n >> 5] = 1 << (n & 0x1F);
 800de0c:	6018      	str	r0, [r3, #0]
}
 800de0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800de12:	4770      	bx	lr
	...

0800de20 <nvicSetSystemHandlerPriority>:
 */
void nvicSetSystemHandlerPriority(uint32_t handler, uint32_t prio) {

  osalDbgCheck(handler <= 12);

  SCB->SHP[handler] = NVIC_PRIORITY_MASK(prio);
 800de20:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800de24:	f500 406d 	add.w	r0, r0, #60672	; 0xed00
 800de28:	0109      	lsls	r1, r1, #4
 800de2a:	b2c9      	uxtb	r1, r1
 800de2c:	7601      	strb	r1, [r0, #24]
 800de2e:	4770      	bx	lr

0800de30 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector6C) {
 800de30:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
 800de32:	4b07      	ldr	r3, [pc, #28]	; (800de50 <Vector6C+0x20>)
  DMA1->LIFCR = flags << 0;
  if (dma_isr_redir[0].dma_func)
 800de34:	4a07      	ldr	r2, [pc, #28]	; (800de54 <Vector6C+0x24>)
OSAL_IRQ_HANDLER(Vector6C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
 800de36:	6819      	ldr	r1, [r3, #0]
 800de38:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0;
 800de3c:	6099      	str	r1, [r3, #8]
  if (dma_isr_redir[0].dma_func)
 800de3e:	6813      	ldr	r3, [r2, #0]
 800de40:	b10b      	cbz	r3, 800de46 <Vector6C+0x16>
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);
 800de42:	6850      	ldr	r0, [r2, #4]
 800de44:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
}
 800de46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA1->LISR >> 0) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 0;
  if (dma_isr_redir[0].dma_func)
    dma_isr_redir[0].dma_func(dma_isr_redir[0].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800de4a:	f7ff bb79 	b.w	800d540 <_port_irq_epilogue>
 800de4e:	bf00      	nop
 800de50:	40026000 	.word	0x40026000
 800de54:	20000ef0 	.word	0x20000ef0
	...

0800de60 <Vector70>:
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 800de60:	4b08      	ldr	r3, [pc, #32]	; (800de84 <Vector70+0x24>)
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
 800de62:	4809      	ldr	r0, [pc, #36]	; (800de88 <Vector70+0x28>)
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 800de64:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
 800de66:	6882      	ldr	r2, [r0, #8]
OSAL_IRQ_HANDLER(Vector70) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
 800de68:	0989      	lsrs	r1, r1, #6
 800de6a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector70) {
 800de6e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 6;
 800de70:	018c      	lsls	r4, r1, #6
 800de72:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[1].dma_func)
 800de74:	b10a      	cbz	r2, 800de7a <Vector70+0x1a>
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);
 800de76:	68c0      	ldr	r0, [r0, #12]
 800de78:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800de7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 6;
  if (dma_isr_redir[1].dma_func)
    dma_isr_redir[1].dma_func(dma_isr_redir[1].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800de7e:	f7ff bb5f 	b.w	800d540 <_port_irq_epilogue>
 800de82:	bf00      	nop
 800de84:	40026000 	.word	0x40026000
 800de88:	20000ef0 	.word	0x20000ef0
 800de8c:	00000000 	.word	0x00000000

0800de90 <Vector74>:
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 800de90:	4b08      	ldr	r3, [pc, #32]	; (800deb4 <Vector74+0x24>)
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
 800de92:	4809      	ldr	r0, [pc, #36]	; (800deb8 <Vector74+0x28>)
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 800de94:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
 800de96:	6902      	ldr	r2, [r0, #16]
OSAL_IRQ_HANDLER(Vector74) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
 800de98:	0c09      	lsrs	r1, r1, #16
 800de9a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector74) {
 800de9e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 16;
 800dea0:	040c      	lsls	r4, r1, #16
 800dea2:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[2].dma_func)
 800dea4:	b10a      	cbz	r2, 800deaa <Vector74+0x1a>
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);
 800dea6:	6940      	ldr	r0, [r0, #20]
 800dea8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800deaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 16;
  if (dma_isr_redir[2].dma_func)
    dma_isr_redir[2].dma_func(dma_isr_redir[2].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800deae:	f7ff bb47 	b.w	800d540 <_port_irq_epilogue>
 800deb2:	bf00      	nop
 800deb4:	40026000 	.word	0x40026000
 800deb8:	20000ef0 	.word	0x20000ef0
 800debc:	00000000 	.word	0x00000000

0800dec0 <Vector78>:
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 800dec0:	4b08      	ldr	r3, [pc, #32]	; (800dee4 <Vector78+0x24>)
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
 800dec2:	4809      	ldr	r0, [pc, #36]	; (800dee8 <Vector78+0x28>)
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 800dec4:	6819      	ldr	r1, [r3, #0]
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
 800dec6:	6982      	ldr	r2, [r0, #24]
OSAL_IRQ_HANDLER(Vector78) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
 800dec8:	0d89      	lsrs	r1, r1, #22
 800deca:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector78) {
 800dece:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 22;
 800ded0:	058c      	lsls	r4, r1, #22
 800ded2:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[3].dma_func)
 800ded4:	b10a      	cbz	r2, 800deda <Vector78+0x1a>
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);
 800ded6:	69c0      	ldr	r0, [r0, #28]
 800ded8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800deda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->LIFCR = flags << 22;
  if (dma_isr_redir[3].dma_func)
    dma_isr_redir[3].dma_func(dma_isr_redir[3].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800dede:	f7ff bb2f 	b.w	800d540 <_port_irq_epilogue>
 800dee2:	bf00      	nop
 800dee4:	40026000 	.word	0x40026000
 800dee8:	20000ef0 	.word	0x20000ef0
 800deec:	00000000 	.word	0x00000000

0800def0 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector7C) {
 800def0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 800def2:	4b07      	ldr	r3, [pc, #28]	; (800df10 <Vector7C+0x20>)
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
 800def4:	4807      	ldr	r0, [pc, #28]	; (800df14 <Vector7C+0x24>)
OSAL_IRQ_HANDLER(Vector7C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 800def6:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
 800def8:	6a02      	ldr	r2, [r0, #32]
OSAL_IRQ_HANDLER(Vector7C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
 800defa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0;
 800defe:	60d9      	str	r1, [r3, #12]
  if (dma_isr_redir[4].dma_func)
 800df00:	b10a      	cbz	r2, 800df06 <Vector7C+0x16>
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);
 800df02:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800df04:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800df06:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA1->HISR >> 0) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 0;
  if (dma_isr_redir[4].dma_func)
    dma_isr_redir[4].dma_func(dma_isr_redir[4].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800df0a:	f7ff bb19 	b.w	800d540 <_port_irq_epilogue>
 800df0e:	bf00      	nop
 800df10:	40026000 	.word	0x40026000
 800df14:	20000ef0 	.word	0x20000ef0
	...

0800df20 <Vector80>:
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 800df20:	4b08      	ldr	r3, [pc, #32]	; (800df44 <Vector80+0x24>)
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
 800df22:	4809      	ldr	r0, [pc, #36]	; (800df48 <Vector80+0x28>)
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 800df24:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
 800df26:	6a82      	ldr	r2, [r0, #40]	; 0x28
OSAL_IRQ_HANDLER(Vector80) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
 800df28:	0989      	lsrs	r1, r1, #6
 800df2a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector80) {
 800df2e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 6;
 800df30:	018c      	lsls	r4, r1, #6
 800df32:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[5].dma_func)
 800df34:	b10a      	cbz	r2, 800df3a <Vector80+0x1a>
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);
 800df36:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 800df38:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800df3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 6;
  if (dma_isr_redir[5].dma_func)
    dma_isr_redir[5].dma_func(dma_isr_redir[5].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800df3e:	f7ff baff 	b.w	800d540 <_port_irq_epilogue>
 800df42:	bf00      	nop
 800df44:	40026000 	.word	0x40026000
 800df48:	20000ef0 	.word	0x20000ef0
 800df4c:	00000000 	.word	0x00000000

0800df50 <Vector84>:
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 800df50:	4b08      	ldr	r3, [pc, #32]	; (800df74 <Vector84+0x24>)
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
 800df52:	4809      	ldr	r0, [pc, #36]	; (800df78 <Vector84+0x28>)
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 800df54:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
 800df56:	6b02      	ldr	r2, [r0, #48]	; 0x30
OSAL_IRQ_HANDLER(Vector84) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
 800df58:	0c09      	lsrs	r1, r1, #16
 800df5a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector84) {
 800df5e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 16;
 800df60:	040c      	lsls	r4, r1, #16
 800df62:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[6].dma_func)
 800df64:	b10a      	cbz	r2, 800df6a <Vector84+0x1a>
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);
 800df66:	6b40      	ldr	r0, [r0, #52]	; 0x34
 800df68:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800df6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 16;
  if (dma_isr_redir[6].dma_func)
    dma_isr_redir[6].dma_func(dma_isr_redir[6].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800df6e:	f7ff bae7 	b.w	800d540 <_port_irq_epilogue>
 800df72:	bf00      	nop
 800df74:	40026000 	.word	0x40026000
 800df78:	20000ef0 	.word	0x20000ef0
 800df7c:	00000000 	.word	0x00000000

0800df80 <VectorFC>:
OSAL_IRQ_HANDLER(VectorFC) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 800df80:	4b08      	ldr	r3, [pc, #32]	; (800dfa4 <VectorFC+0x24>)
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
 800df82:	4809      	ldr	r0, [pc, #36]	; (800dfa8 <VectorFC+0x28>)
OSAL_IRQ_HANDLER(VectorFC) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 800df84:	6859      	ldr	r1, [r3, #4]
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
 800df86:	6b82      	ldr	r2, [r0, #56]	; 0x38
OSAL_IRQ_HANDLER(VectorFC) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
 800df88:	0d89      	lsrs	r1, r1, #22
 800df8a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(VectorFC) {
 800df8e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 22;
 800df90:	058c      	lsls	r4, r1, #22
 800df92:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[7].dma_func)
 800df94:	b10a      	cbz	r2, 800df9a <VectorFC+0x1a>
    dma_isr_redir[7].dma_func(dma_isr_redir[7].dma_param, flags);
 800df96:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 800df98:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800df9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA1->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA1->HIFCR = flags << 22;
  if (dma_isr_redir[7].dma_func)
    dma_isr_redir[7].dma_func(dma_isr_redir[7].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800df9e:	f7ff bacf 	b.w	800d540 <_port_irq_epilogue>
 800dfa2:	bf00      	nop
 800dfa4:	40026000 	.word	0x40026000
 800dfa8:	20000ef0 	.word	0x20000ef0
 800dfac:	00000000 	.word	0x00000000

0800dfb0 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector120) {
 800dfb0:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 800dfb2:	4b07      	ldr	r3, [pc, #28]	; (800dfd0 <Vector120+0x20>)
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
 800dfb4:	4807      	ldr	r0, [pc, #28]	; (800dfd4 <Vector120+0x24>)
OSAL_IRQ_HANDLER(Vector120) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 800dfb6:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
 800dfb8:	6c02      	ldr	r2, [r0, #64]	; 0x40
OSAL_IRQ_HANDLER(Vector120) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
 800dfba:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0;
 800dfbe:	6099      	str	r1, [r3, #8]
  if (dma_isr_redir[8].dma_func)
 800dfc0:	b10a      	cbz	r2, 800dfc6 <Vector120+0x16>
    dma_isr_redir[8].dma_func(dma_isr_redir[8].dma_param, flags);
 800dfc2:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800dfc4:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800dfc6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA2->LISR >> 0) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 0;
  if (dma_isr_redir[8].dma_func)
    dma_isr_redir[8].dma_func(dma_isr_redir[8].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800dfca:	f7ff bab9 	b.w	800d540 <_port_irq_epilogue>
 800dfce:	bf00      	nop
 800dfd0:	40026400 	.word	0x40026400
 800dfd4:	20000ef0 	.word	0x20000ef0
	...

0800dfe0 <Vector124>:
OSAL_IRQ_HANDLER(Vector124) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 800dfe0:	4b08      	ldr	r3, [pc, #32]	; (800e004 <Vector124+0x24>)
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
 800dfe2:	4809      	ldr	r0, [pc, #36]	; (800e008 <Vector124+0x28>)
OSAL_IRQ_HANDLER(Vector124) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 800dfe4:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
 800dfe6:	6c82      	ldr	r2, [r0, #72]	; 0x48
OSAL_IRQ_HANDLER(Vector124) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
 800dfe8:	0989      	lsrs	r1, r1, #6
 800dfea:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector124) {
 800dfee:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 6;
 800dff0:	018c      	lsls	r4, r1, #6
 800dff2:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[9].dma_func)
 800dff4:	b10a      	cbz	r2, 800dffa <Vector124+0x1a>
    dma_isr_redir[9].dma_func(dma_isr_redir[9].dma_param, flags);
 800dff6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 800dff8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800dffa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 6;
  if (dma_isr_redir[9].dma_func)
    dma_isr_redir[9].dma_func(dma_isr_redir[9].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800dffe:	f7ff ba9f 	b.w	800d540 <_port_irq_epilogue>
 800e002:	bf00      	nop
 800e004:	40026400 	.word	0x40026400
 800e008:	20000ef0 	.word	0x20000ef0
 800e00c:	00000000 	.word	0x00000000

0800e010 <Vector128>:
OSAL_IRQ_HANDLER(Vector128) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e010:	4b08      	ldr	r3, [pc, #32]	; (800e034 <Vector128+0x24>)
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
 800e012:	4809      	ldr	r0, [pc, #36]	; (800e038 <Vector128+0x28>)
OSAL_IRQ_HANDLER(Vector128) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e014:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
 800e016:	6d02      	ldr	r2, [r0, #80]	; 0x50
OSAL_IRQ_HANDLER(Vector128) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
 800e018:	0c09      	lsrs	r1, r1, #16
 800e01a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector128) {
 800e01e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 16;
 800e020:	040c      	lsls	r4, r1, #16
 800e022:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[10].dma_func)
 800e024:	b10a      	cbz	r2, 800e02a <Vector128+0x1a>
    dma_isr_redir[10].dma_func(dma_isr_redir[10].dma_param, flags);
 800e026:	6d40      	ldr	r0, [r0, #84]	; 0x54
 800e028:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e02a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 16;
  if (dma_isr_redir[10].dma_func)
    dma_isr_redir[10].dma_func(dma_isr_redir[10].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e02e:	f7ff ba87 	b.w	800d540 <_port_irq_epilogue>
 800e032:	bf00      	nop
 800e034:	40026400 	.word	0x40026400
 800e038:	20000ef0 	.word	0x20000ef0
 800e03c:	00000000 	.word	0x00000000

0800e040 <Vector12C>:
OSAL_IRQ_HANDLER(Vector12C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 800e040:	4b08      	ldr	r3, [pc, #32]	; (800e064 <Vector12C+0x24>)
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
 800e042:	4809      	ldr	r0, [pc, #36]	; (800e068 <Vector12C+0x28>)
OSAL_IRQ_HANDLER(Vector12C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 800e044:	6819      	ldr	r1, [r3, #0]
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
 800e046:	6d82      	ldr	r2, [r0, #88]	; 0x58
OSAL_IRQ_HANDLER(Vector12C) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
 800e048:	0d89      	lsrs	r1, r1, #22
 800e04a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector12C) {
 800e04e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 22;
 800e050:	058c      	lsls	r4, r1, #22
 800e052:	609c      	str	r4, [r3, #8]
  if (dma_isr_redir[11].dma_func)
 800e054:	b10a      	cbz	r2, 800e05a <Vector12C+0x1a>
    dma_isr_redir[11].dma_func(dma_isr_redir[11].dma_param, flags);
 800e056:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 800e058:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e05a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->LISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->LIFCR = flags << 22;
  if (dma_isr_redir[11].dma_func)
    dma_isr_redir[11].dma_func(dma_isr_redir[11].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e05e:	f7ff ba6f 	b.w	800d540 <_port_irq_epilogue>
 800e062:	bf00      	nop
 800e064:	40026400 	.word	0x40026400
 800e068:	20000ef0 	.word	0x20000ef0
 800e06c:	00000000 	.word	0x00000000

0800e070 <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector130) {
 800e070:	b508      	push	{r3, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 800e072:	4b07      	ldr	r3, [pc, #28]	; (800e090 <Vector130+0x20>)
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
 800e074:	4807      	ldr	r0, [pc, #28]	; (800e094 <Vector130+0x24>)
OSAL_IRQ_HANDLER(Vector130) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 800e076:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
 800e078:	6e02      	ldr	r2, [r0, #96]	; 0x60
OSAL_IRQ_HANDLER(Vector130) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
 800e07a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0;
 800e07e:	60d9      	str	r1, [r3, #12]
  if (dma_isr_redir[12].dma_func)
 800e080:	b10a      	cbz	r2, 800e086 <Vector130+0x16>
    dma_isr_redir[12].dma_func(dma_isr_redir[12].dma_param, flags);
 800e082:	6e40      	ldr	r0, [r0, #100]	; 0x64
 800e084:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e086:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  flags = (DMA2->HISR >> 0) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 0;
  if (dma_isr_redir[12].dma_func)
    dma_isr_redir[12].dma_func(dma_isr_redir[12].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e08a:	f7ff ba59 	b.w	800d540 <_port_irq_epilogue>
 800e08e:	bf00      	nop
 800e090:	40026400 	.word	0x40026400
 800e094:	20000ef0 	.word	0x20000ef0
	...

0800e0a0 <Vector150>:
OSAL_IRQ_HANDLER(Vector150) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 800e0a0:	4b08      	ldr	r3, [pc, #32]	; (800e0c4 <Vector150+0x24>)
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
 800e0a2:	4809      	ldr	r0, [pc, #36]	; (800e0c8 <Vector150+0x28>)
OSAL_IRQ_HANDLER(Vector150) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 800e0a4:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
 800e0a6:	6e82      	ldr	r2, [r0, #104]	; 0x68
OSAL_IRQ_HANDLER(Vector150) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
 800e0a8:	0989      	lsrs	r1, r1, #6
 800e0aa:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector150) {
 800e0ae:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 6;
 800e0b0:	018c      	lsls	r4, r1, #6
 800e0b2:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[13].dma_func)
 800e0b4:	b10a      	cbz	r2, 800e0ba <Vector150+0x1a>
    dma_isr_redir[13].dma_func(dma_isr_redir[13].dma_param, flags);
 800e0b6:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
 800e0b8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e0ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 6) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 6;
  if (dma_isr_redir[13].dma_func)
    dma_isr_redir[13].dma_func(dma_isr_redir[13].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e0be:	f7ff ba3f 	b.w	800d540 <_port_irq_epilogue>
 800e0c2:	bf00      	nop
 800e0c4:	40026400 	.word	0x40026400
 800e0c8:	20000ef0 	.word	0x20000ef0
 800e0cc:	00000000 	.word	0x00000000

0800e0d0 <Vector154>:
OSAL_IRQ_HANDLER(Vector154) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 800e0d0:	4b08      	ldr	r3, [pc, #32]	; (800e0f4 <Vector154+0x24>)
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
 800e0d2:	4809      	ldr	r0, [pc, #36]	; (800e0f8 <Vector154+0x28>)
OSAL_IRQ_HANDLER(Vector154) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 800e0d4:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
 800e0d6:	6f02      	ldr	r2, [r0, #112]	; 0x70
OSAL_IRQ_HANDLER(Vector154) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
 800e0d8:	0c09      	lsrs	r1, r1, #16
 800e0da:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector154) {
 800e0de:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 16;
 800e0e0:	040c      	lsls	r4, r1, #16
 800e0e2:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[14].dma_func)
 800e0e4:	b10a      	cbz	r2, 800e0ea <Vector154+0x1a>
    dma_isr_redir[14].dma_func(dma_isr_redir[14].dma_param, flags);
 800e0e6:	6f40      	ldr	r0, [r0, #116]	; 0x74
 800e0e8:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e0ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 16) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 16;
  if (dma_isr_redir[14].dma_func)
    dma_isr_redir[14].dma_func(dma_isr_redir[14].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e0ee:	f7ff ba27 	b.w	800d540 <_port_irq_epilogue>
 800e0f2:	bf00      	nop
 800e0f4:	40026400 	.word	0x40026400
 800e0f8:	20000ef0 	.word	0x20000ef0
 800e0fc:	00000000 	.word	0x00000000

0800e100 <Vector158>:
OSAL_IRQ_HANDLER(Vector158) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 800e100:	4b08      	ldr	r3, [pc, #32]	; (800e124 <Vector158+0x24>)
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
 800e102:	4809      	ldr	r0, [pc, #36]	; (800e128 <Vector158+0x28>)
OSAL_IRQ_HANDLER(Vector158) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 800e104:	6859      	ldr	r1, [r3, #4]
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
 800e106:	6f82      	ldr	r2, [r0, #120]	; 0x78
OSAL_IRQ_HANDLER(Vector158) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
 800e108:	0d89      	lsrs	r1, r1, #22
 800e10a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(Vector158) {
 800e10e:	b510      	push	{r4, lr}
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();

  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 22;
 800e110:	058c      	lsls	r4, r1, #22
 800e112:	60dc      	str	r4, [r3, #12]
  if (dma_isr_redir[15].dma_func)
 800e114:	b10a      	cbz	r2, 800e11a <Vector158+0x1a>
    dma_isr_redir[15].dma_func(dma_isr_redir[15].dma_param, flags);
 800e116:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 800e118:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
}
 800e11a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  flags = (DMA2->HISR >> 22) & STM32_DMA_ISR_MASK;
  DMA2->HIFCR = flags << 22;
  if (dma_isr_redir[15].dma_func)
    dma_isr_redir[15].dma_func(dma_isr_redir[15].dma_param, flags);

  OSAL_IRQ_EPILOGUE();
 800e11e:	f7ff ba0f 	b.w	800d540 <_port_irq_epilogue>
 800e122:	bf00      	nop
 800e124:	40026400 	.word	0x40026400
 800e128:	20000ef0 	.word	0x20000ef0
 800e12c:	00000000 	.word	0x00000000

0800e130 <dmaInit>:
 * @init
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
 800e130:	490e      	ldr	r1, [pc, #56]	; (800e16c <dmaInit+0x3c>)
 800e132:	4a0f      	ldr	r2, [pc, #60]	; (800e170 <dmaInit+0x40>)
 800e134:	480f      	ldr	r0, [pc, #60]	; (800e174 <dmaInit+0x44>)
 800e136:	2300      	movs	r3, #0
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 800e138:	b410      	push	{r4}
  int i;

  dma_streams_mask = 0;
 800e13a:	600b      	str	r3, [r1, #0]
 800e13c:	4c0e      	ldr	r4, [pc, #56]	; (800e178 <dmaInit+0x48>)
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = 0;
 800e13e:	4619      	mov	r1, r3
 800e140:	e001      	b.n	800e146 <dmaInit+0x16>
 800e142:	f852 0c0c 	ldr.w	r0, [r2, #-12]
 800e146:	6001      	str	r1, [r0, #0]
    dma_isr_redir[i].dma_func = NULL;
 800e148:	f844 1033 	str.w	r1, [r4, r3, lsl #3]
 */
void dmaInit(void) {
  int i;

  dma_streams_mask = 0;
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
 800e14c:	3301      	adds	r3, #1
 800e14e:	2b10      	cmp	r3, #16
 800e150:	f102 020c 	add.w	r2, r2, #12
 800e154:	d1f5      	bne.n	800e142 <dmaInit+0x12>
    _stm32_dma_streams[i].stream->CR = 0;
    dma_isr_redir[i].dma_func = NULL;
  }
  DMA1->LIFCR = 0xFFFFFFFF;
 800e156:	4909      	ldr	r1, [pc, #36]	; (800e17c <dmaInit+0x4c>)
  DMA1->HIFCR = 0xFFFFFFFF;
  DMA2->LIFCR = 0xFFFFFFFF;
 800e158:	4a09      	ldr	r2, [pc, #36]	; (800e180 <dmaInit+0x50>)
  DMA2->HIFCR = 0xFFFFFFFF;
}
 800e15a:	f85d 4b04 	ldr.w	r4, [sp], #4
  dma_streams_mask = 0;
  for (i = 0; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = 0;
    dma_isr_redir[i].dma_func = NULL;
  }
  DMA1->LIFCR = 0xFFFFFFFF;
 800e15e:	f04f 33ff 	mov.w	r3, #4294967295
 800e162:	608b      	str	r3, [r1, #8]
  DMA1->HIFCR = 0xFFFFFFFF;
 800e164:	60cb      	str	r3, [r1, #12]
  DMA2->LIFCR = 0xFFFFFFFF;
 800e166:	6093      	str	r3, [r2, #8]
  DMA2->HIFCR = 0xFFFFFFFF;
 800e168:	60d3      	str	r3, [r2, #12]
}
 800e16a:	4770      	bx	lr
 800e16c:	20000f70 	.word	0x20000f70
 800e170:	0801285c 	.word	0x0801285c
 800e174:	40026010 	.word	0x40026010
 800e178:	20000ef0 	.word	0x20000ef0
 800e17c:	40026000 	.word	0x40026000
 800e180:	40026400 	.word	0x40026400
	...

0800e190 <dmaStreamAllocate>:
 * @special
 */
bool dmaStreamAllocate(const stm32_dma_stream_t *dmastp,
                       uint32_t priority,
                       stm32_dmaisr_t func,
                       void *param) {
 800e190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  osalDbgCheck(dmastp != NULL);

  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
 800e192:	4f1f      	ldr	r7, [pc, #124]	; (800e210 <dmaStreamAllocate+0x80>)
 800e194:	7a46      	ldrb	r6, [r0, #9]
 800e196:	683d      	ldr	r5, [r7, #0]
 800e198:	2401      	movs	r4, #1
 800e19a:	fa04 fe06 	lsl.w	lr, r4, r6
 800e19e:	ea1e 0f05 	tst.w	lr, r5
 800e1a2:	d131      	bne.n	800e208 <dmaStreamAllocate+0x78>
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
 800e1a4:	4c1b      	ldr	r4, [pc, #108]	; (800e214 <dmaStreamAllocate+0x84>)
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1 << dmastp->selfindex);
 800e1a6:	ea4e 0505 	orr.w	r5, lr, r5
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 800e1aa:	eb04 0ec6 	add.w	lr, r4, r6, lsl #3
  dma_streams_mask |= (1 << dmastp->selfindex);

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
 800e1ae:	f015 0fff 	tst.w	r5, #255	; 0xff
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
  dma_isr_redir[dmastp->selfindex].dma_param = param;
  dma_streams_mask |= (1 << dmastp->selfindex);
 800e1b2:	603d      	str	r5, [r7, #0]
  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;

  /* Marks the stream as allocated.*/
  dma_isr_redir[dmastp->selfindex].dma_func  = func;
 800e1b4:	f844 2036 	str.w	r2, [r4, r6, lsl #3]
  dma_isr_redir[dmastp->selfindex].dma_param = param;
 800e1b8:	f8ce 3004 	str.w	r3, [lr, #4]
  dma_streams_mask |= (1 << dmastp->selfindex);

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
 800e1bc:	d004      	beq.n	800e1c8 <dmaStreamAllocate+0x38>
    rccEnableDMA1(FALSE);
 800e1be:	4c16      	ldr	r4, [pc, #88]	; (800e218 <dmaStreamAllocate+0x88>)
 800e1c0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e1c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e1c6:	6323      	str	r3, [r4, #48]	; 0x30
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
 800e1c8:	f415 4f7f 	tst.w	r5, #65280	; 0xff00
 800e1cc:	d116      	bne.n	800e1fc <dmaStreamAllocate+0x6c>
    rccEnableDMA2(FALSE);

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 800e1ce:	6805      	ldr	r5, [r0, #0]
 800e1d0:	682b      	ldr	r3, [r5, #0]
 800e1d2:	f023 031f 	bic.w	r3, r3, #31
 800e1d6:	602b      	str	r3, [r5, #0]
 800e1d8:	682b      	ldr	r3, [r5, #0]
 800e1da:	f013 0401 	ands.w	r4, r3, #1
 800e1de:	d1fb      	bne.n	800e1d8 <dmaStreamAllocate+0x48>
 800e1e0:	7a07      	ldrb	r7, [r0, #8]
 800e1e2:	6846      	ldr	r6, [r0, #4]
 800e1e4:	233d      	movs	r3, #61	; 0x3d
 800e1e6:	40bb      	lsls	r3, r7
  dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
  dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 800e1e8:	2721      	movs	r7, #33	; 0x21
    rccEnableDMA1(FALSE);
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
    rccEnableDMA2(FALSE);

  /* Putting the stream in a safe state.*/
  dmaStreamDisable(dmastp);
 800e1ea:	6033      	str	r3, [r6, #0]
  dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 800e1ec:	602c      	str	r4, [r5, #0]
  dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 800e1ee:	616f      	str	r7, [r5, #20]

  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL)
 800e1f0:	b162      	cbz	r2, 800e20c <dmaStreamAllocate+0x7c>
    nvicEnableVector(dmastp->vector, priority);
 800e1f2:	7a80      	ldrb	r0, [r0, #10]
 800e1f4:	f7ff fdf4 	bl	800dde0 <nvicEnableVector>

  return FALSE;
 800e1f8:	4620      	mov	r0, r4
 800e1fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  /* Enabling DMA clocks required by the current streams set.*/
  if ((dma_streams_mask & STM32_DMA1_STREAMS_MASK) != 0)
    rccEnableDMA1(FALSE);
  if ((dma_streams_mask & STM32_DMA2_STREAMS_MASK) != 0)
    rccEnableDMA2(FALSE);
 800e1fc:	4c06      	ldr	r4, [pc, #24]	; (800e218 <dmaStreamAllocate+0x88>)
 800e1fe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e200:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e204:	6323      	str	r3, [r4, #48]	; 0x30
 800e206:	e7e2      	b.n	800e1ce <dmaStreamAllocate+0x3e>

  osalDbgCheck(dmastp != NULL);

  /* Checks if the stream is already taken.*/
  if ((dma_streams_mask & (1 << dmastp->selfindex)) != 0)
    return TRUE;
 800e208:	4620      	mov	r0, r4
 800e20a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

  /* Enables the associated IRQ vector if a callback is defined.*/
  if (func != NULL)
    nvicEnableVector(dmastp->vector, priority);

  return FALSE;
 800e20c:	4610      	mov	r0, r2
}
 800e20e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e210:	20000f70 	.word	0x20000f70
 800e214:	20000ef0 	.word	0x20000ef0
 800e218:	40023800 	.word	0x40023800
 800e21c:	00000000 	.word	0x00000000

0800e220 <hal_lld_init>:
 */
void hal_lld_init(void) {

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
 800e220:	4b17      	ldr	r3, [pc, #92]	; (800e280 <hal_lld_init+0x60>)
 800e222:	f04f 31ff 	mov.w	r1, #4294967295
 800e226:	691a      	ldr	r2, [r3, #16]
 800e228:	2200      	movs	r2, #0
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 800e22a:	b410      	push	{r4}

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
 800e22c:	6119      	str	r1, [r3, #16]
 800e22e:	611a      	str	r2, [r3, #16]
  rccResetAHB2(~0);
 800e230:	6958      	ldr	r0, [r3, #20]
 800e232:	6159      	str	r1, [r3, #20]
 800e234:	615a      	str	r2, [r3, #20]
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 800e236:	6a18      	ldr	r0, [r3, #32]
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 800e238:	4c12      	ldr	r4, [pc, #72]	; (800e284 <hal_lld_init+0x64>)

  /* Reset of all peripherals. AHB3 is not reseted because it could have
     been initialized in the board initialization file (board.c).*/
  rccResetAHB1(~0);
  rccResetAHB2(~0);
  rccResetAPB1(~RCC_APB1RSTR_PWRRST);
 800e23a:	f060 5080 	orn	r0, r0, #268435456	; 0x10000000
 800e23e:	6218      	str	r0, [r3, #32]
 800e240:	621a      	str	r2, [r3, #32]
  rccResetAPB2(~0);
 800e242:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800e244:	6259      	str	r1, [r3, #36]	; 0x24
 800e246:	625a      	str	r2, [r3, #36]	; 0x24

  /* PWR clock enabled.*/
  rccEnablePWRInterface(FALSE);
 800e248:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800e24a:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800e24e:	6419      	str	r1, [r3, #64]	; 0x40
 *          of the whole BKP domain.
 */
static void hal_lld_backup_domain_init(void) {

  /* Backup domain access enabled and left open.*/
  PWR->CR |= PWR_CR_DBP;
 800e250:	6821      	ldr	r1, [r4, #0]
 800e252:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800e256:	6021      	str	r1, [r4, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 800e258:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800e25a:	f401 7140 	and.w	r1, r1, #768	; 0x300
 800e25e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800e262:	d003      	beq.n	800e26c <hal_lld_init+0x4c>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 800e264:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800e268:	6719      	str	r1, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 800e26a:	671a      	str	r2, [r3, #112]	; 0x70

  PWR->CSR |= PWR_CSR_BRE;
  while ((PWR->CSR & PWR_CSR_BRR) == 0)
    ;                                /* Waits until the regulator is stable */
#else
  PWR->CSR &= ~PWR_CSR_BRE;
 800e26c:	4a05      	ldr	r2, [pc, #20]	; (800e284 <hal_lld_init+0x64>)

  /* Programmable voltage detector enable.*/
#if STM32_PVD_ENABLE
  PWR->CR |= PWR_CR_PVDE | (STM32_PLS & STM32_PLS_MASK);
#endif /* STM32_PVD_ENABLE */
}
 800e26e:	f85d 4b04 	ldr.w	r4, [sp], #4

  PWR->CSR |= PWR_CSR_BRE;
  while ((PWR->CSR & PWR_CSR_BRR) == 0)
    ;                                /* Waits until the regulator is stable */
#else
  PWR->CSR &= ~PWR_CSR_BRE;
 800e272:	6853      	ldr	r3, [r2, #4]
 800e274:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e278:	6053      	str	r3, [r2, #4]

  /* Initializes the backup domain.*/
  hal_lld_backup_domain_init();

#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 800e27a:	f7ff bf59 	b.w	800e130 <dmaInit>
 800e27e:	bf00      	nop
 800e280:	40023800 	.word	0x40023800
 800e284:	40007000 	.word	0x40007000
	...

0800e290 <stm32_clock_init>:
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 800e290:	492c      	ldr	r1, [pc, #176]	; (800e344 <stm32_clock_init+0xb4>)

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 800e292:	4b2d      	ldr	r3, [pc, #180]	; (800e348 <stm32_clock_init+0xb8>)
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 800e294:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 800e298:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 */
void stm32_clock_init(void) {

#if !STM32_NO_INIT
  /* PWR clock enable.*/
  RCC->APB1ENR = RCC_APB1ENR_PWREN;
 800e29c:	6408      	str	r0, [r1, #64]	; 0x40

  /* PWR initialization.*/
#if defined(STM32F4XX) || defined(__DOXYGEN__)
  PWR->CR = STM32_VOS;
 800e29e:	601a      	str	r2, [r3, #0]
  PWR->CR = 0;
#endif

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 800e2a0:	680b      	ldr	r3, [r1, #0]
 800e2a2:	f043 0301 	orr.w	r3, r3, #1
 800e2a6:	600b      	str	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 800e2a8:	680a      	ldr	r2, [r1, #0]
 800e2aa:	4b26      	ldr	r3, [pc, #152]	; (800e344 <stm32_clock_init+0xb4>)
 800e2ac:	0790      	lsls	r0, r2, #30
 800e2ae:	d5fb      	bpl.n	800e2a8 <stm32_clock_init+0x18>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. Clearing the register has to be postponed after HSI is the
     new source.*/
  RCC->CFGR &= ~RCC_CFGR_SW;                /* Reset SW */
 800e2b0:	689a      	ldr	r2, [r3, #8]
 800e2b2:	f022 0203 	bic.w	r2, r2, #3
 800e2b6:	609a      	str	r2, [r3, #8]
  RCC->CFGR |= RCC_CFGR_SWS_HSI;            /* Select HSI as internal*/
 800e2b8:	689a      	ldr	r2, [r3, #8]
 800e2ba:	609a      	str	r2, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 800e2bc:	4619      	mov	r1, r3
 800e2be:	688b      	ldr	r3, [r1, #8]
 800e2c0:	4a20      	ldr	r2, [pc, #128]	; (800e344 <stm32_clock_init+0xb4>)
 800e2c2:	f013 030c 	ands.w	r3, r3, #12
 800e2c6:	d1fa      	bne.n	800e2be <stm32_clock_init+0x2e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers finally cleared to reset values.*/
  RCC->CR &= RCC_CR_HSITRIM | RCC_CR_HSION; /* CR Reset value.              */
 800e2c8:	6811      	ldr	r1, [r2, #0]
 800e2ca:	f001 01f9 	and.w	r1, r1, #249	; 0xf9
 800e2ce:	6011      	str	r1, [r2, #0]
  RCC->CFGR = 0;                            /* CFGR reset value.            */
 800e2d0:	6093      	str	r3, [r2, #8]
#if defined(STM32_HSE_BYPASS)
  /* HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  /* No HSE Bypass.*/
  RCC->CR |= RCC_CR_HSEON;
 800e2d2:	6813      	ldr	r3, [r2, #0]
 800e2d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e2d8:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800e2da:	6811      	ldr	r1, [r2, #0]
 800e2dc:	4b19      	ldr	r3, [pc, #100]	; (800e344 <stm32_clock_init+0xb4>)
 800e2de:	0389      	lsls	r1, r1, #14
 800e2e0:	d5fb      	bpl.n	800e2da <stm32_clock_init+0x4a>
    ;                           /* Waits until HSE is stable.               */
#endif

#if STM32_LSI_ENABLED
  /* LSI activation.*/
  RCC->CSR |= RCC_CSR_LSION;
 800e2e2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800e2e4:	f042 0201 	orr.w	r2, r2, #1
 800e2e8:	675a      	str	r2, [r3, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 800e2ea:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800e2ec:	4915      	ldr	r1, [pc, #84]	; (800e344 <stm32_clock_init+0xb4>)
 800e2ee:	0790      	lsls	r0, r2, #30
 800e2f0:	d5fb      	bpl.n	800e2ea <stm32_clock_init+0x5a>
    ;                           /* Waits until LSI is stable.               */
#endif

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
 800e2f2:	4b16      	ldr	r3, [pc, #88]	; (800e34c <stm32_clock_init+0xbc>)
 800e2f4:	604b      	str	r3, [r1, #4]
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 800e2f6:	680b      	ldr	r3, [r1, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 800e2f8:	4a13      	ldr	r2, [pc, #76]	; (800e348 <stm32_clock_init+0xb8>)

#if STM32_ACTIVATE_PLL
  /* PLL activation.*/
  RCC->PLLCFGR = STM32_PLLQ | STM32_PLLSRC | STM32_PLLP | STM32_PLLN |
                 STM32_PLLM;
  RCC->CR |= RCC_CR_PLLON;
 800e2fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800e2fe:	600b      	str	r3, [r1, #0]

  /* Synchronization with voltage regulator stabilization.*/
#if defined(STM32F4XX)
  while ((PWR->CSR & PWR_CSR_VOSRDY) == 0)
 800e300:	6853      	ldr	r3, [r2, #4]
 800e302:	0459      	lsls	r1, r3, #17
 800e304:	d5fc      	bpl.n	800e300 <stm32_clock_init+0x70>
      ;
#endif /* STM32_OVERDRIVE_REQUIRED */
#endif /* defined(STM32F4XX) */

  /* Waiting for PLL lock.*/
  while (!(RCC->CR & RCC_CR_PLLRDY))
 800e306:	490f      	ldr	r1, [pc, #60]	; (800e344 <stm32_clock_init+0xb4>)
 800e308:	680a      	ldr	r2, [r1, #0]
 800e30a:	4b0e      	ldr	r3, [pc, #56]	; (800e344 <stm32_clock_init+0xb4>)
 800e30c:	0192      	lsls	r2, r2, #6
 800e30e:	d5fb      	bpl.n	800e308 <stm32_clock_init+0x78>
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 800e310:	4a0f      	ldr	r2, [pc, #60]	; (800e350 <stm32_clock_init+0xc0>)
  while (!(RCC->CR & RCC_CR_PLLSAIRDY))
    ;
#endif

  /* Other clock-related settings (dividers, MCO etc).*/
  RCC->CFGR = STM32_MCO2PRE | STM32_MCO2SEL | STM32_MCO1PRE | STM32_MCO1SEL |
 800e312:	4910      	ldr	r1, [pc, #64]	; (800e354 <stm32_clock_init+0xc4>)
 800e314:	6099      	str	r1, [r3, #8]
    FLASH->ACR = FLASH_ACR_PRFTEN | STM32_FLASHBITS;
  else
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
                 FLASH_ACR_DCEN | STM32_FLASHBITS;
#else
  FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |
 800e316:	f240 7105 	movw	r1, #1797	; 0x705
 800e31a:	6011      	str	r1, [r2, #0]
               FLASH_ACR_DCEN | STM32_FLASHBITS;
#endif

  /* Switching to the configured clock source if it is different from MSI.*/
#if (STM32_SW != STM32_SW_HSI)
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 800e31c:	689a      	ldr	r2, [r3, #8]
 800e31e:	f042 0202 	orr.w	r2, r2, #2
 800e322:	609a      	str	r2, [r3, #8]
  while ((RCC->CFGR & RCC_CFGR_SWS) != (STM32_SW << 2))
 800e324:	461a      	mov	r2, r3
 800e326:	6893      	ldr	r3, [r2, #8]
 800e328:	4906      	ldr	r1, [pc, #24]	; (800e344 <stm32_clock_init+0xb4>)
 800e32a:	f003 030c 	and.w	r3, r3, #12
 800e32e:	2b08      	cmp	r3, #8
 800e330:	d1f9      	bne.n	800e326 <stm32_clock_init+0x96>
#endif
#endif /* STM32_NO_INIT */

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB2(RCC_APB2ENR_SYSCFGEN, TRUE);
 800e332:	6c4b      	ldr	r3, [r1, #68]	; 0x44
 800e334:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e338:	644b      	str	r3, [r1, #68]	; 0x44
 800e33a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e33c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e340:	664b      	str	r3, [r1, #100]	; 0x64
 800e342:	4770      	bx	lr
 800e344:	40023800 	.word	0x40023800
 800e348:	40007000 	.word	0x40007000
 800e34c:	07405408 	.word	0x07405408
 800e350:	40023c00 	.word	0x40023c00
 800e354:	38089400 	.word	0x38089400
	...

0800e360 <can_lld_set_filters>:
 *
 * @notapi
 */
static void can_lld_set_filters(uint32_t can2sb,
                                uint32_t num,
                                const CANFilter *cfp) {
 800e360:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Temporarily enabling CAN1 clock.*/
  rccEnableCAN1(FALSE);
 800e362:	4c43      	ldr	r4, [pc, #268]	; (800e470 <can_lld_set_filters+0x110>)

  /* Filters initialization.*/
  CAN1->FMR = (CAN1->FMR & 0xFFFF0000) | (can2sb << 8) | CAN_FMR_FINIT;
 800e364:	4d43      	ldr	r5, [pc, #268]	; (800e474 <can_lld_set_filters+0x114>)
static void can_lld_set_filters(uint32_t can2sb,
                                uint32_t num,
                                const CANFilter *cfp) {

  /* Temporarily enabling CAN1 clock.*/
  rccEnableCAN1(FALSE);
 800e366:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e368:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800e36c:	6423      	str	r3, [r4, #64]	; 0x40

  /* Filters initialization.*/
  CAN1->FMR = (CAN1->FMR & 0xFFFF0000) | (can2sb << 8) | CAN_FMR_FINIT;
 800e36e:	f8d5 3200 	ldr.w	r3, [r5, #512]	; 0x200
 800e372:	0c1b      	lsrs	r3, r3, #16
 800e374:	041b      	lsls	r3, r3, #16
 800e376:	f043 0301 	orr.w	r3, r3, #1
 800e37a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800e37e:	f8c5 3200 	str.w	r3, [r5, #512]	; 0x200
  if (num > 0) {
 800e382:	2900      	cmp	r1, #0
 800e384:	d05a      	beq.n	800e43c <can_lld_set_filters+0xdc>
    uint32_t i, fmask;

    /* All filters cleared.*/
    CAN1->FA1R = 0;
 800e386:	2300      	movs	r3, #0
 800e388:	f8c5 321c 	str.w	r3, [r5, #540]	; 0x21c
    CAN1->FM1R = 0;
    CAN1->FS1R = 0;
    CAN1->FFA1R = 0;
    for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
 800e38c:	4618      	mov	r0, r3
  if (num > 0) {
    uint32_t i, fmask;

    /* All filters cleared.*/
    CAN1->FA1R = 0;
    CAN1->FM1R = 0;
 800e38e:	f8c5 3204 	str.w	r3, [r5, #516]	; 0x204
    CAN1->FS1R = 0;
    CAN1->FFA1R = 0;
    for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
      CAN1->sFilterRegister[i].FR1 = 0;
 800e392:	461c      	mov	r4, r3
    uint32_t i, fmask;

    /* All filters cleared.*/
    CAN1->FA1R = 0;
    CAN1->FM1R = 0;
    CAN1->FS1R = 0;
 800e394:	f8c5 320c 	str.w	r3, [r5, #524]	; 0x20c
    CAN1->FFA1R = 0;
 800e398:	f8c5 3214 	str.w	r3, [r5, #532]	; 0x214
 800e39c:	00c3      	lsls	r3, r0, #3
 800e39e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800e3a2:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
    for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
 800e3a6:	3001      	adds	r0, #1
 800e3a8:	281c      	cmp	r0, #28
      CAN1->sFilterRegister[i].FR1 = 0;
 800e3aa:	f8c3 4240 	str.w	r4, [r3, #576]	; 0x240
      CAN1->sFilterRegister[i].FR2 = 0;
 800e3ae:	f8c3 4244 	str.w	r4, [r3, #580]	; 0x244
    /* All filters cleared.*/
    CAN1->FA1R = 0;
    CAN1->FM1R = 0;
    CAN1->FS1R = 0;
    CAN1->FFA1R = 0;
    for (i = 0; i < STM32_CAN_MAX_FILTERS; i++) {
 800e3b2:	d1f3      	bne.n	800e39c <can_lld_set_filters+0x3c>

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
      fmask = 1 << cfp->filter;
      if (cfp->mode)
        CAN1->FM1R |= fmask;
 800e3b4:	4d2f      	ldr	r5, [pc, #188]	; (800e474 <can_lld_set_filters+0x114>)
 800e3b6:	2600      	movs	r6, #0
      CAN1->sFilterRegister[i].FR2 = 0;
    }

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
      fmask = 1 << cfp->filter;
 800e3b8:	2701      	movs	r7, #1
 800e3ba:	6810      	ldr	r0, [r2, #0]
      if (cfp->mode)
 800e3bc:	7914      	ldrb	r4, [r2, #4]
 800e3be:	00c3      	lsls	r3, r0, #3
 800e3c0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800e3c4:	f014 0f01 	tst.w	r4, #1
 800e3c8:	f503 43c8 	add.w	r3, r3, #25600	; 0x6400
      CAN1->sFilterRegister[i].FR1 = 0;
      CAN1->sFilterRegister[i].FR2 = 0;
    }

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
 800e3cc:	f106 0601 	add.w	r6, r6, #1
      fmask = 1 << cfp->filter;
 800e3d0:	fa07 f000 	lsl.w	r0, r7, r0
      if (cfp->mode)
 800e3d4:	d005      	beq.n	800e3e2 <can_lld_set_filters+0x82>
        CAN1->FM1R |= fmask;
 800e3d6:	f8d5 e204 	ldr.w	lr, [r5, #516]	; 0x204
 800e3da:	ea40 0e0e 	orr.w	lr, r0, lr
 800e3de:	f8c5 e204 	str.w	lr, [r5, #516]	; 0x204
      if (cfp->scale)
 800e3e2:	f014 0f02 	tst.w	r4, #2
 800e3e6:	d005      	beq.n	800e3f4 <can_lld_set_filters+0x94>
        CAN1->FS1R |= fmask;
 800e3e8:	f8d5 e20c 	ldr.w	lr, [r5, #524]	; 0x20c
 800e3ec:	ea40 0e0e 	orr.w	lr, r0, lr
 800e3f0:	f8c5 e20c 	str.w	lr, [r5, #524]	; 0x20c
      if (cfp->assignment)
 800e3f4:	0764      	lsls	r4, r4, #29
 800e3f6:	d504      	bpl.n	800e402 <can_lld_set_filters+0xa2>
        CAN1->FFA1R |= fmask;
 800e3f8:	f8d5 4214 	ldr.w	r4, [r5, #532]	; 0x214
 800e3fc:	4304      	orrs	r4, r0
 800e3fe:	f8c5 4214 	str.w	r4, [r5, #532]	; 0x214
      CAN1->sFilterRegister[cfp->filter].FR1 = cfp->register1;
 800e402:	6894      	ldr	r4, [r2, #8]
 800e404:	f8c3 4240 	str.w	r4, [r3, #576]	; 0x240
      CAN1->sFilterRegister[cfp->filter].FR2 = cfp->register2;
 800e408:	68d4      	ldr	r4, [r2, #12]
 800e40a:	f8c3 4244 	str.w	r4, [r3, #580]	; 0x244
      CAN1->FA1R |= fmask;
 800e40e:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
      CAN1->sFilterRegister[i].FR1 = 0;
      CAN1->sFilterRegister[i].FR2 = 0;
    }

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
 800e412:	42b1      	cmp	r1, r6
        CAN1->FS1R |= fmask;
      if (cfp->assignment)
        CAN1->FFA1R |= fmask;
      CAN1->sFilterRegister[cfp->filter].FR1 = cfp->register1;
      CAN1->sFilterRegister[cfp->filter].FR2 = cfp->register2;
      CAN1->FA1R |= fmask;
 800e414:	ea40 0003 	orr.w	r0, r0, r3
      cfp++;
 800e418:	f102 0210 	add.w	r2, r2, #16
        CAN1->FS1R |= fmask;
      if (cfp->assignment)
        CAN1->FFA1R |= fmask;
      CAN1->sFilterRegister[cfp->filter].FR1 = cfp->register1;
      CAN1->sFilterRegister[cfp->filter].FR2 = cfp->register2;
      CAN1->FA1R |= fmask;
 800e41c:	f8c5 021c 	str.w	r0, [r5, #540]	; 0x21c
      CAN1->sFilterRegister[i].FR1 = 0;
      CAN1->sFilterRegister[i].FR2 = 0;
    }

    /* Scanning the filters array.*/
    for (i = 0; i < num; i++) {
 800e420:	d1cb      	bne.n	800e3ba <can_lld_set_filters+0x5a>
#else
    CAN1->FS1R = 1;
    CAN1->FA1R = 1;
#endif
  }
  CAN1->FMR &= ~CAN_FMR_FINIT;
 800e422:	4914      	ldr	r1, [pc, #80]	; (800e474 <can_lld_set_filters+0x114>)

  /* Clock disabled, it will be enabled again in can_lld_start().*/
  rccDisableCAN1(FALSE);
 800e424:	4a12      	ldr	r2, [pc, #72]	; (800e470 <can_lld_set_filters+0x110>)
#else
    CAN1->FS1R = 1;
    CAN1->FA1R = 1;
#endif
  }
  CAN1->FMR &= ~CAN_FMR_FINIT;
 800e426:	f8d1 3200 	ldr.w	r3, [r1, #512]	; 0x200
 800e42a:	f023 0301 	bic.w	r3, r3, #1
 800e42e:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200

  /* Clock disabled, it will be enabled again in can_lld_start().*/
  rccDisableCAN1(FALSE);
 800e432:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800e434:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800e438:	6413      	str	r3, [r2, #64]	; 0x40
 800e43a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e43c:	00c2      	lsls	r2, r0, #3
 800e43e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    CAN1->sFilterRegister[can2sb].FR2 = 0;
#endif
    CAN1->FM1R = 0;
    CAN1->FFA1R = 0;
#if STM32_HAS_CAN2
    CAN1->FS1R = 1 | (1 << can2sb);
 800e442:	2301      	movs	r3, #1
 800e444:	f502 42c8 	add.w	r2, r2, #25600	; 0x6400
 800e448:	4083      	lsls	r3, r0
 800e44a:	f043 0301 	orr.w	r3, r3, #1
    }
  }
  else {
    /* Setting up a single default filter that enables everything for both
       CANs.*/
    CAN1->sFilterRegister[0].FR1 = 0;
 800e44e:	f8c5 1240 	str.w	r1, [r5, #576]	; 0x240
    CAN1->sFilterRegister[0].FR2 = 0;
 800e452:	f8c5 1244 	str.w	r1, [r5, #580]	; 0x244
#if STM32_HAS_CAN2
    CAN1->sFilterRegister[can2sb].FR1 = 0;
 800e456:	f8c2 1240 	str.w	r1, [r2, #576]	; 0x240
    CAN1->sFilterRegister[can2sb].FR2 = 0;
 800e45a:	f8c2 1244 	str.w	r1, [r2, #580]	; 0x244
#endif
    CAN1->FM1R = 0;
 800e45e:	f8c5 1204 	str.w	r1, [r5, #516]	; 0x204
    CAN1->FFA1R = 0;
 800e462:	f8c5 1214 	str.w	r1, [r5, #532]	; 0x214
#if STM32_HAS_CAN2
    CAN1->FS1R = 1 | (1 << can2sb);
 800e466:	f8c5 320c 	str.w	r3, [r5, #524]	; 0x20c
    CAN1->FA1R = 1 | (1 << can2sb);
 800e46a:	f8c5 321c 	str.w	r3, [r5, #540]	; 0x21c
 800e46e:	e7d8      	b.n	800e422 <can_lld_set_filters+0xc2>
 800e470:	40023800 	.word	0x40023800
 800e474:	40006400 	.word	0x40006400
	...

0800e480 <Vector8C>:
/**
 * @brief   CAN1 TX interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_TX_HANDLER) {
 800e480:	b510      	push	{r4, lr}
 * @notapi
 */
static void can_lld_tx_handler(CANDriver *canp) {

  /* No more events until a message is transmitted.*/
  canp->can->TSR = CAN_TSR_RQCP0 | CAN_TSR_RQCP1 | CAN_TSR_RQCP2;
 800e482:	4c0c      	ldr	r4, [pc, #48]	; (800e4b4 <Vector8C+0x34>)
 800e484:	490c      	ldr	r1, [pc, #48]	; (800e4b8 <Vector8C+0x38>)
 800e486:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800e488:	2320      	movs	r3, #32
 800e48a:	6091      	str	r1, [r2, #8]
 800e48c:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 800e490:	2100      	movs	r1, #0
 800e492:	f104 0008 	add.w	r0, r4, #8
 800e496:	f7fe fd93 	bl	800cfc0 <chThdDequeueAllI>
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800e49a:	f104 001c 	add.w	r0, r4, #28
 800e49e:	2101      	movs	r1, #1
 800e4a0:	f7fe fe46 	bl	800d130 <chEvtBroadcastFlagsI>
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_tx_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800e4aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  OSAL_IRQ_PROLOGUE();

  can_lld_tx_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
 800e4ae:	f7ff b847 	b.w	800d540 <_port_irq_epilogue>
 800e4b2:	bf00      	nop
 800e4b4:	20000f74 	.word	0x20000f74
 800e4b8:	00010101 	.word	0x00010101
 800e4bc:	00000000 	.word	0x00000000

0800e4c0 <Vector90>:
/*
 * @brief   CAN1 RX0 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_RX0_HANDLER) {
 800e4c0:	b538      	push	{r3, r4, r5, lr}
 * @notapi
 */
static void can_lld_rx0_handler(CANDriver *canp) {
  uint32_t rf0r;

  rf0r = canp->can->RF0R;
 800e4c2:	4d16      	ldr	r5, [pc, #88]	; (800e51c <Vector90+0x5c>)
 800e4c4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800e4c6:	68dc      	ldr	r4, [r3, #12]
  if ((rf0r & CAN_RF0R_FMP0) > 0) {
 800e4c8:	07a2      	lsls	r2, r4, #30
 800e4ca:	d111      	bne.n	800e4f0 <Vector90+0x30>
    osalSysLockFromISR();
    osalThreadDequeueAllI(&canp->rxqueue, MSG_OK);
    osalEventBroadcastFlagsI(&canp->rxfull_event, CAN_MAILBOX_TO_MASK(1));
    osalSysUnlockFromISR();
  }
  if ((rf0r & CAN_RF0R_FOVR0) > 0) {
 800e4cc:	06e3      	lsls	r3, r4, #27
 800e4ce:	d50b      	bpl.n	800e4e8 <Vector90+0x28>
    /* Overflow events handling.*/
    canp->can->RF0R = CAN_RF0R_FOVR0;
 800e4d0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800e4d2:	2110      	movs	r1, #16
 800e4d4:	60d9      	str	r1, [r3, #12]
 800e4d6:	2320      	movs	r3, #32
 800e4d8:	f383 8811 	msr	BASEPRI, r3
 800e4dc:	4810      	ldr	r0, [pc, #64]	; (800e520 <Vector90+0x60>)
 800e4de:	f7fe fe27 	bl	800d130 <chEvtBroadcastFlagsI>
 800e4e2:	2300      	movs	r3, #0
 800e4e4:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_rx0_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800e4e8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  OSAL_IRQ_PROLOGUE();

  can_lld_rx0_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
 800e4ec:	f7ff b828 	b.w	800d540 <_port_irq_epilogue>
  uint32_t rf0r;

  rf0r = canp->can->RF0R;
  if ((rf0r & CAN_RF0R_FMP0) > 0) {
    /* No more receive events until the queue 0 has been emptied.*/
    canp->can->IER &= ~CAN_IER_FMPIE0;
 800e4f0:	695a      	ldr	r2, [r3, #20]
 800e4f2:	f022 0202 	bic.w	r2, r2, #2
 800e4f6:	615a      	str	r2, [r3, #20]
 800e4f8:	2320      	movs	r3, #32
 800e4fa:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 800e4fe:	2100      	movs	r1, #0
 800e500:	f105 0010 	add.w	r0, r5, #16
 800e504:	f7fe fd5c 	bl	800cfc0 <chThdDequeueAllI>
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800e508:	f105 0018 	add.w	r0, r5, #24
 800e50c:	2101      	movs	r1, #1
 800e50e:	f7fe fe0f 	bl	800d130 <chEvtBroadcastFlagsI>
 800e512:	2300      	movs	r3, #0
 800e514:	f383 8811 	msr	BASEPRI, r3
 800e518:	e7d8      	b.n	800e4cc <Vector90+0xc>
 800e51a:	bf00      	nop
 800e51c:	20000f74 	.word	0x20000f74
 800e520:	20000f94 	.word	0x20000f94
	...

0800e530 <Vector94>:
/**
 * @brief   CAN1 RX1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_RX1_HANDLER) {
 800e530:	b538      	push	{r3, r4, r5, lr}
 * @notapi
 */
static void can_lld_rx1_handler(CANDriver *canp) {
  uint32_t rf1r;

  rf1r = canp->can->RF1R;
 800e532:	4d16      	ldr	r5, [pc, #88]	; (800e58c <Vector94+0x5c>)
 800e534:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800e536:	691c      	ldr	r4, [r3, #16]
  if ((rf1r & CAN_RF1R_FMP1) > 0) {
 800e538:	07a2      	lsls	r2, r4, #30
 800e53a:	d111      	bne.n	800e560 <Vector94+0x30>
    osalSysLockFromISR();
    osalThreadDequeueAllI(&canp->rxqueue, MSG_OK);
    osalEventBroadcastFlagsI(&canp->rxfull_event, CAN_MAILBOX_TO_MASK(2));
    osalSysUnlockFromISR();
  }
  if ((rf1r & CAN_RF1R_FOVR1) > 0) {
 800e53c:	06e3      	lsls	r3, r4, #27
 800e53e:	d50b      	bpl.n	800e558 <Vector94+0x28>
    /* Overflow events handling.*/
    canp->can->RF1R = CAN_RF1R_FOVR1;
 800e540:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800e542:	2110      	movs	r1, #16
 800e544:	6119      	str	r1, [r3, #16]
 800e546:	2320      	movs	r3, #32
 800e548:	f383 8811 	msr	BASEPRI, r3
 800e54c:	4810      	ldr	r0, [pc, #64]	; (800e590 <Vector94+0x60>)
 800e54e:	f7fe fdef 	bl	800d130 <chEvtBroadcastFlagsI>
 800e552:	2300      	movs	r3, #0
 800e554:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_rx1_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800e558:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  OSAL_IRQ_PROLOGUE();

  can_lld_rx1_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
 800e55c:	f7fe bff0 	b.w	800d540 <_port_irq_epilogue>
  uint32_t rf1r;

  rf1r = canp->can->RF1R;
  if ((rf1r & CAN_RF1R_FMP1) > 0) {
    /* No more receive events until the queue 0 has been emptied.*/
    canp->can->IER &= ~CAN_IER_FMPIE1;
 800e560:	695a      	ldr	r2, [r3, #20]
 800e562:	f022 0210 	bic.w	r2, r2, #16
 800e566:	615a      	str	r2, [r3, #20]
 800e568:	2320      	movs	r3, #32
 800e56a:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadDequeueAllI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueAllI(tqp, msg);
 800e56e:	2100      	movs	r1, #0
 800e570:	f105 0010 	add.w	r0, r5, #16
 800e574:	f7fe fd24 	bl	800cfc0 <chThdDequeueAllI>
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800e578:	f105 0018 	add.w	r0, r5, #24
 800e57c:	2102      	movs	r1, #2
 800e57e:	f7fe fdd7 	bl	800d130 <chEvtBroadcastFlagsI>
 800e582:	2300      	movs	r3, #0
 800e584:	f383 8811 	msr	BASEPRI, r3
 800e588:	e7d8      	b.n	800e53c <Vector94+0xc>
 800e58a:	bf00      	nop
 800e58c:	20000f74 	.word	0x20000f74
 800e590:	20000f94 	.word	0x20000f94
	...

0800e5a0 <Vector98>:
/**
 * @brief   CAN1 SCE interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_CAN1_SCE_HANDLER) {
 800e5a0:	b538      	push	{r3, r4, r5, lr}
 * @notapi
 */
static void can_lld_sce_handler(CANDriver *canp) {
  uint32_t msr;

  msr = canp->can->MSR;
 800e5a2:	4d1b      	ldr	r5, [pc, #108]	; (800e610 <Vector98+0x70>)
 800e5a4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800e5a6:	685c      	ldr	r4, [r3, #4]
  canp->can->MSR = CAN_MSR_ERRI | CAN_MSR_WKUI | CAN_MSR_SLAKI;
 800e5a8:	221c      	movs	r2, #28
 800e5aa:	605a      	str	r2, [r3, #4]
  /* Wakeup event.*/
#if CAN_USE_SLEEP_MODE
  if (msr & CAN_MSR_WKUI) {
 800e5ac:	0722      	lsls	r2, r4, #28
 800e5ae:	d41d      	bmi.n	800e5ec <Vector98+0x4c>
    osalEventBroadcastFlagsI(&canp->wakeup_event, 0);
    osalSysUnlockFromISR();
  }
#endif /* CAN_USE_SLEEP_MODE */
  /* Error event.*/
  if (msr & CAN_MSR_ERRI) {
 800e5b0:	0763      	lsls	r3, r4, #29
 800e5b2:	d517      	bpl.n	800e5e4 <Vector98+0x44>
    eventflags_t flags;
    uint32_t esr = canp->can->ESR;
 800e5b4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800e5b6:	6993      	ldr	r3, [r2, #24]

    canp->can->ESR &= ~CAN_ESR_LEC;
 800e5b8:	6991      	ldr	r1, [r2, #24]
 800e5ba:	f021 0170 	bic.w	r1, r1, #112	; 0x70
 800e5be:	6191      	str	r1, [r2, #24]
    flags = (eventflags_t)(esr & 7);
    if ((esr & CAN_ESR_LEC) > 0)
 800e5c0:	f013 0f70 	tst.w	r3, #112	; 0x70
  if (msr & CAN_MSR_ERRI) {
    eventflags_t flags;
    uint32_t esr = canp->can->ESR;

    canp->can->ESR &= ~CAN_ESR_LEC;
    flags = (eventflags_t)(esr & 7);
 800e5c4:	f003 0107 	and.w	r1, r3, #7
    if ((esr & CAN_ESR_LEC) > 0)
      flags |= CAN_FRAMING_ERROR;
 800e5c8:	bf18      	it	ne
 800e5ca:	f041 0108 	orrne.w	r1, r1, #8
 800e5ce:	2220      	movs	r2, #32
 800e5d0:	f382 8811 	msr	BASEPRI, r2
 800e5d4:	480f      	ldr	r0, [pc, #60]	; (800e614 <Vector98+0x74>)
 800e5d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800e5da:	f7fe fda9 	bl	800d130 <chEvtBroadcastFlagsI>
 800e5de:	2300      	movs	r3, #0
 800e5e0:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  can_lld_sce_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
}
 800e5e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  OSAL_IRQ_PROLOGUE();

  can_lld_sce_handler(&CAND1);

  OSAL_IRQ_EPILOGUE();
 800e5e8:	f7fe bfaa 	b.w	800d540 <_port_irq_epilogue>
  canp->can->MSR = CAN_MSR_ERRI | CAN_MSR_WKUI | CAN_MSR_SLAKI;
  /* Wakeup event.*/
#if CAN_USE_SLEEP_MODE
  if (msr & CAN_MSR_WKUI) {
    canp->state = CAN_READY;
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 800e5ec:	681a      	ldr	r2, [r3, #0]
  msr = canp->can->MSR;
  canp->can->MSR = CAN_MSR_ERRI | CAN_MSR_WKUI | CAN_MSR_SLAKI;
  /* Wakeup event.*/
#if CAN_USE_SLEEP_MODE
  if (msr & CAN_MSR_WKUI) {
    canp->state = CAN_READY;
 800e5ee:	4628      	mov	r0, r5
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 800e5f0:	f022 0202 	bic.w	r2, r2, #2
  msr = canp->can->MSR;
  canp->can->MSR = CAN_MSR_ERRI | CAN_MSR_WKUI | CAN_MSR_SLAKI;
  /* Wakeup event.*/
#if CAN_USE_SLEEP_MODE
  if (msr & CAN_MSR_WKUI) {
    canp->state = CAN_READY;
 800e5f4:	2103      	movs	r1, #3
 800e5f6:	f800 1b28 	strb.w	r1, [r0], #40
 800e5fa:	2120      	movs	r1, #32
    canp->can->MCR &= ~CAN_MCR_SLEEP;
 800e5fc:	601a      	str	r2, [r3, #0]
 800e5fe:	f381 8811 	msr	BASEPRI, r1
 800e602:	2100      	movs	r1, #0
 800e604:	f7fe fd94 	bl	800d130 <chEvtBroadcastFlagsI>
 800e608:	2300      	movs	r3, #0
 800e60a:	f383 8811 	msr	BASEPRI, r3
 800e60e:	e7cf      	b.n	800e5b0 <Vector98+0x10>
 800e610:	20000f74 	.word	0x20000f74
 800e614:	20000f94 	.word	0x20000f94
	...

0800e620 <can_lld_init>:
/**
 * @brief   Low level CAN driver initialization.
 *
 * @notapi
 */
void can_lld_init(void) {
 800e620:	b510      	push	{r4, lr}

#if STM32_CAN_USE_CAN1
  /* Driver initialization.*/
  canObjectInit(&CAND1);
 800e622:	4c06      	ldr	r4, [pc, #24]	; (800e63c <can_lld_init+0x1c>)
 800e624:	4620      	mov	r0, r4
 800e626:	f7fe ffe3 	bl	800d5f0 <canObjectInit>
  CAND2.can = CAN2;
#endif

  /* Filters initialization.*/
#if STM32_HAS_CAN2
  can_lld_set_filters(STM32_CAN_MAX_FILTERS / 2, 0, NULL);
 800e62a:	2200      	movs	r2, #0
void can_lld_init(void) {

#if STM32_CAN_USE_CAN1
  /* Driver initialization.*/
  canObjectInit(&CAND1);
  CAND1.can = CAN1;
 800e62c:	4b04      	ldr	r3, [pc, #16]	; (800e640 <can_lld_init+0x20>)
 800e62e:	62e3      	str	r3, [r4, #44]	; 0x2c
  CAND2.can = CAN2;
#endif

  /* Filters initialization.*/
#if STM32_HAS_CAN2
  can_lld_set_filters(STM32_CAN_MAX_FILTERS / 2, 0, NULL);
 800e630:	4611      	mov	r1, r2
 800e632:	200e      	movs	r0, #14
#else
  can_lld_set_filters(STM32_CAN_MAX_FILTERS, 0, NULL);
#endif
}
 800e634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  CAND2.can = CAN2;
#endif

  /* Filters initialization.*/
#if STM32_HAS_CAN2
  can_lld_set_filters(STM32_CAN_MAX_FILTERS / 2, 0, NULL);
 800e638:	f7ff be92 	b.w	800e360 <can_lld_set_filters>
 800e63c:	20000f74 	.word	0x20000f74
 800e640:	40006400 	.word	0x40006400
	...

0800e650 <can_lld_start>:
 */
void can_lld_start(CANDriver *canp) {

  /* Clock activation.*/
#if STM32_CAN_USE_CAN1
  if (&CAND1 == canp) {
 800e650:	4b18      	ldr	r3, [pc, #96]	; (800e6b4 <can_lld_start+0x64>)
 800e652:	4298      	cmp	r0, r3
 *
 * @param[in] canp      pointer to the @p CANDriver object
 *
 * @notapi
 */
void can_lld_start(CANDriver *canp) {
 800e654:	b510      	push	{r4, lr}
 800e656:	4604      	mov	r4, r0

  /* Clock activation.*/
#if STM32_CAN_USE_CAN1
  if (&CAND1 == canp) {
 800e658:	d015      	beq.n	800e686 <can_lld_start+0x36>
    rccEnableCAN2(FALSE);
  }
#endif

  /* Configuring CAN. */
  canp->can->MCR = CAN_MCR_INRQ;
 800e65a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e65c:	2201      	movs	r2, #1
 800e65e:	601a      	str	r2, [r3, #0]
  while ((canp->can->MSR & CAN_MSR_INAK) == 0)
 800e660:	685a      	ldr	r2, [r3, #4]
 800e662:	07d1      	lsls	r1, r2, #31
 800e664:	d407      	bmi.n	800e676 <can_lld_start+0x26>
 */
static inline void chThdSleepS(systime_t time) {

  chDbgCheck(time != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, time);
 800e666:	2101      	movs	r1, #1
 800e668:	2008      	movs	r0, #8
 800e66a:	f7fe fb09 	bl	800cc80 <chSchGoSleepTimeoutS>
 800e66e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e670:	685a      	ldr	r2, [r3, #4]
 800e672:	07d2      	lsls	r2, r2, #31
 800e674:	d5f7      	bpl.n	800e666 <can_lld_start+0x16>
    osalThreadSleepS(1);
  canp->can->BTR = canp->config->btr;
 800e676:	6862      	ldr	r2, [r4, #4]
  canp->can->MCR = canp->config->mcr;

  /* Interrupt sources initialization.*/
  canp->can->IER = CAN_IER_TMEIE  | CAN_IER_FMPIE0 | CAN_IER_FMPIE1 |
 800e678:	490f      	ldr	r1, [pc, #60]	; (800e6b8 <can_lld_start+0x68>)

  /* Configuring CAN. */
  canp->can->MCR = CAN_MCR_INRQ;
  while ((canp->can->MSR & CAN_MSR_INAK) == 0)
    osalThreadSleepS(1);
  canp->can->BTR = canp->config->btr;
 800e67a:	6850      	ldr	r0, [r2, #4]
  canp->can->MCR = canp->config->mcr;
 800e67c:	6812      	ldr	r2, [r2, #0]

  /* Configuring CAN. */
  canp->can->MCR = CAN_MCR_INRQ;
  while ((canp->can->MSR & CAN_MSR_INAK) == 0)
    osalThreadSleepS(1);
  canp->can->BTR = canp->config->btr;
 800e67e:	61d8      	str	r0, [r3, #28]
  canp->can->MCR = canp->config->mcr;
 800e680:	601a      	str	r2, [r3, #0]

  /* Interrupt sources initialization.*/
  canp->can->IER = CAN_IER_TMEIE  | CAN_IER_FMPIE0 | CAN_IER_FMPIE1 |
 800e682:	6159      	str	r1, [r3, #20]
 800e684:	bd10      	pop	{r4, pc}
#if STM32_CAN_USE_CAN1
  if (&CAND1 == canp) {
#if defined(STM32_CAN1_UNIFIED_NUMBER)
    nvicEnableVector(STM32_CAN1_UNIFIED_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
#else
    nvicEnableVector(STM32_CAN1_TX_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
 800e686:	210b      	movs	r1, #11
 800e688:	2013      	movs	r0, #19
 800e68a:	f7ff fba9 	bl	800dde0 <nvicEnableVector>
    nvicEnableVector(STM32_CAN1_RX0_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
 800e68e:	210b      	movs	r1, #11
 800e690:	2014      	movs	r0, #20
 800e692:	f7ff fba5 	bl	800dde0 <nvicEnableVector>
    nvicEnableVector(STM32_CAN1_RX1_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
 800e696:	210b      	movs	r1, #11
 800e698:	2015      	movs	r0, #21
 800e69a:	f7ff fba1 	bl	800dde0 <nvicEnableVector>
    nvicEnableVector(STM32_CAN1_SCE_NUMBER, STM32_CAN_CAN1_IRQ_PRIORITY);
 800e69e:	210b      	movs	r1, #11
 800e6a0:	2016      	movs	r0, #22
 800e6a2:	f7ff fb9d 	bl	800dde0 <nvicEnableVector>
#endif
    rccEnableCAN1(FALSE);
 800e6a6:	4a05      	ldr	r2, [pc, #20]	; (800e6bc <can_lld_start+0x6c>)
 800e6a8:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800e6aa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800e6ae:	6413      	str	r3, [r2, #64]	; 0x40
 800e6b0:	e7d3      	b.n	800e65a <can_lld_start+0xa>
 800e6b2:	bf00      	nop
 800e6b4:	20000f74 	.word	0x20000f74
 800e6b8:	00018f5b 	.word	0x00018f5b
 800e6bc:	40023800 	.word	0x40023800

0800e6c0 <can_lld_is_rx_nonempty>:
 *
 * @notapi
 */
bool can_lld_is_rx_nonempty(CANDriver *canp, canmbx_t mailbox) {

  switch (mailbox) {
 800e6c0:	2901      	cmp	r1, #1
 800e6c2:	d011      	beq.n	800e6e8 <can_lld_is_rx_nonempty+0x28>
 800e6c4:	d30a      	bcc.n	800e6dc <can_lld_is_rx_nonempty+0x1c>
 800e6c6:	2902      	cmp	r1, #2
 800e6c8:	d106      	bne.n	800e6d8 <can_lld_is_rx_nonempty+0x18>
    return ((canp->can->RF0R & CAN_RF0R_FMP0) != 0 ||
            (canp->can->RF1R & CAN_RF1R_FMP1) != 0);
  case 1:
    return (canp->can->RF0R & CAN_RF0R_FMP0) != 0;
  case 2:
    return (canp->can->RF1R & CAN_RF1R_FMP1) != 0;
 800e6ca:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e6cc:	6918      	ldr	r0, [r3, #16]
 800e6ce:	f010 0003 	ands.w	r0, r0, #3
 800e6d2:	bf18      	it	ne
 800e6d4:	2001      	movne	r0, #1
 800e6d6:	4770      	bx	lr
  default:
    return FALSE;
 800e6d8:	2000      	movs	r0, #0
  }
}
 800e6da:	4770      	bx	lr
 */
bool can_lld_is_rx_nonempty(CANDriver *canp, canmbx_t mailbox) {

  switch (mailbox) {
  case CAN_ANY_MAILBOX:
    return ((canp->can->RF0R & CAN_RF0R_FMP0) != 0 ||
 800e6dc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e6de:	68da      	ldr	r2, [r3, #12]
 800e6e0:	0792      	lsls	r2, r2, #30
 800e6e2:	d0f3      	beq.n	800e6cc <can_lld_is_rx_nonempty+0xc>
 800e6e4:	2001      	movs	r0, #1
 800e6e6:	4770      	bx	lr
            (canp->can->RF1R & CAN_RF1R_FMP1) != 0);
  case 1:
    return (canp->can->RF0R & CAN_RF0R_FMP0) != 0;
 800e6e8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e6ea:	68d8      	ldr	r0, [r3, #12]
 800e6ec:	f010 0003 	ands.w	r0, r0, #3
 800e6f0:	bf18      	it	ne
 800e6f2:	2001      	movne	r0, #1
 800e6f4:	4770      	bx	lr
 800e6f6:	bf00      	nop
	...

0800e700 <can_lld_receive>:
 *
 * @notapi
 */
void can_lld_receive(CANDriver *canp,
                     canmbx_t mailbox,
                     CANRxFrame *crfp) {
 800e700:	b410      	push	{r4}
  uint32_t rir, rdtr;

  if (mailbox == CAN_ANY_MAILBOX) {
 800e702:	bb71      	cbnz	r1, 800e762 <can_lld_receive+0x62>
    if ((canp->can->RF0R & CAN_RF0R_FMP0) != 0)
 800e704:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e706:	68d9      	ldr	r1, [r3, #12]
 800e708:	0789      	lsls	r1, r1, #30
 800e70a:	d031      	beq.n	800e770 <can_lld_receive+0x70>
    }
  }
  switch (mailbox) {
  case 1:
    /* Fetches the message.*/
    rir  = canp->can->sFIFOMailBox[0].RIR;
 800e70c:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
    rdtr = canp->can->sFIFOMailBox[0].RDTR;
 800e710:	f8d3 11b4 	ldr.w	r1, [r3, #436]	; 0x1b4
    crfp->data32[0] = canp->can->sFIFOMailBox[0].RDLR;
 800e714:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 800e718:	60d3      	str	r3, [r2, #12]
    crfp->data32[1] = canp->can->sFIFOMailBox[0].RDHR;
 800e71a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e71c:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 800e720:	6113      	str	r3, [r2, #16]

    /* Releases the mailbox.*/
    canp->can->RF0R = CAN_RF0R_RFOM0;
 800e722:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e724:	2020      	movs	r0, #32
 800e726:	60d8      	str	r0, [r3, #12]

    /* If the queue is empty re-enables the interrupt in order to generate
       events again.*/
    if ((canp->can->RF0R & CAN_RF0R_FMP0) == 0)
 800e728:	68d8      	ldr	r0, [r3, #12]
 800e72a:	0780      	lsls	r0, r0, #30
 800e72c:	d03f      	beq.n	800e7ae <can_lld_receive+0xae>
    /* Should not happen, do nothing.*/
    return;
  }

  /* Decodes the various fields in the RX frame.*/
  crfp->RTR = (rir & CAN_RI0R_RTR) >> 1;
 800e72e:	7913      	ldrb	r3, [r2, #4]
 800e730:	0860      	lsrs	r0, r4, #1
 800e732:	f360 1304 	bfi	r3, r0, #4, #1
  crfp->IDE = (rir & CAN_RI0R_IDE) >> 2;
 800e736:	08a0      	lsrs	r0, r4, #2
 800e738:	f360 1345 	bfi	r3, r0, #5, #1
 800e73c:	7113      	strb	r3, [r2, #4]
  if (crfp->IDE)
 800e73e:	069b      	lsls	r3, r3, #26
 800e740:	d52f      	bpl.n	800e7a2 <can_lld_receive+0xa2>
    crfp->EID = rir >> 3;
 800e742:	6893      	ldr	r3, [r2, #8]
 800e744:	08e4      	lsrs	r4, r4, #3
 800e746:	f364 031c 	bfi	r3, r4, #0, #29
 800e74a:	6093      	str	r3, [r2, #8]
  else
    crfp->SID = rir >> 21;
  crfp->DLC = rdtr & CAN_RDT0R_DLC;
 800e74c:	7913      	ldrb	r3, [r2, #4]
  crfp->FMI = (uint8_t)(rdtr >> 8);
  crfp->TIME = (uint16_t)(rdtr >> 16);
}
 800e74e:	f85d 4b04 	ldr.w	r4, [sp], #4
  if (crfp->IDE)
    crfp->EID = rir >> 3;
  else
    crfp->SID = rir >> 21;
  crfp->DLC = rdtr & CAN_RDT0R_DLC;
  crfp->FMI = (uint8_t)(rdtr >> 8);
 800e752:	0a08      	lsrs	r0, r1, #8
  crfp->IDE = (rir & CAN_RI0R_IDE) >> 2;
  if (crfp->IDE)
    crfp->EID = rir >> 3;
  else
    crfp->SID = rir >> 21;
  crfp->DLC = rdtr & CAN_RDT0R_DLC;
 800e754:	f361 0303 	bfi	r3, r1, #0, #4
  crfp->FMI = (uint8_t)(rdtr >> 8);
  crfp->TIME = (uint16_t)(rdtr >> 16);
 800e758:	0c09      	lsrs	r1, r1, #16
  crfp->IDE = (rir & CAN_RI0R_IDE) >> 2;
  if (crfp->IDE)
    crfp->EID = rir >> 3;
  else
    crfp->SID = rir >> 21;
  crfp->DLC = rdtr & CAN_RDT0R_DLC;
 800e75a:	7113      	strb	r3, [r2, #4]
  crfp->FMI = (uint8_t)(rdtr >> 8);
 800e75c:	7010      	strb	r0, [r2, #0]
  crfp->TIME = (uint16_t)(rdtr >> 16);
 800e75e:	8051      	strh	r1, [r2, #2]
}
 800e760:	4770      	bx	lr
    else {
      /* Should not happen, do nothing.*/
      return;
    }
  }
  switch (mailbox) {
 800e762:	2901      	cmp	r1, #1
 800e764:	d028      	beq.n	800e7b8 <can_lld_receive+0xb8>
 800e766:	2902      	cmp	r1, #2
 800e768:	d028      	beq.n	800e7bc <can_lld_receive+0xbc>
  else
    crfp->SID = rir >> 21;
  crfp->DLC = rdtr & CAN_RDT0R_DLC;
  crfp->FMI = (uint8_t)(rdtr >> 8);
  crfp->TIME = (uint16_t)(rdtr >> 16);
}
 800e76a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e76e:	4770      	bx	lr
  uint32_t rir, rdtr;

  if (mailbox == CAN_ANY_MAILBOX) {
    if ((canp->can->RF0R & CAN_RF0R_FMP0) != 0)
      mailbox = 1;
    else if ((canp->can->RF1R & CAN_RF1R_FMP1) != 0)
 800e770:	6919      	ldr	r1, [r3, #16]
 800e772:	078c      	lsls	r4, r1, #30
 800e774:	d0f9      	beq.n	800e76a <can_lld_receive+0x6a>
    if ((canp->can->RF0R & CAN_RF0R_FMP0) == 0)
      canp->can->IER |= CAN_IER_FMPIE0;
    break;
  case 2:
    /* Fetches the message.*/
    rir  = canp->can->sFIFOMailBox[1].RIR;
 800e776:	f8d3 41c0 	ldr.w	r4, [r3, #448]	; 0x1c0
    rdtr = canp->can->sFIFOMailBox[1].RDTR;
 800e77a:	f8d3 11c4 	ldr.w	r1, [r3, #452]	; 0x1c4
    crfp->data32[0] = canp->can->sFIFOMailBox[1].RDLR;
 800e77e:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 800e782:	60d3      	str	r3, [r2, #12]
    crfp->data32[1] = canp->can->sFIFOMailBox[1].RDHR;
 800e784:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e786:	f8d3 31cc 	ldr.w	r3, [r3, #460]	; 0x1cc
 800e78a:	6113      	str	r3, [r2, #16]

    /* Releases the mailbox.*/
    canp->can->RF1R = CAN_RF1R_RFOM1;
 800e78c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e78e:	2020      	movs	r0, #32
 800e790:	6118      	str	r0, [r3, #16]

    /* If the queue is empty re-enables the interrupt in order to generate
       events again.*/
    if ((canp->can->RF1R & CAN_RF1R_FMP1) == 0)
 800e792:	6918      	ldr	r0, [r3, #16]
 800e794:	0780      	lsls	r0, r0, #30
 800e796:	d1ca      	bne.n	800e72e <can_lld_receive+0x2e>
      canp->can->IER |= CAN_IER_FMPIE1;
 800e798:	6958      	ldr	r0, [r3, #20]
 800e79a:	f040 0010 	orr.w	r0, r0, #16
 800e79e:	6158      	str	r0, [r3, #20]
 800e7a0:	e7c5      	b.n	800e72e <can_lld_receive+0x2e>
  crfp->RTR = (rir & CAN_RI0R_RTR) >> 1;
  crfp->IDE = (rir & CAN_RI0R_IDE) >> 2;
  if (crfp->IDE)
    crfp->EID = rir >> 3;
  else
    crfp->SID = rir >> 21;
 800e7a2:	8913      	ldrh	r3, [r2, #8]
 800e7a4:	0d64      	lsrs	r4, r4, #21
 800e7a6:	f364 030a 	bfi	r3, r4, #0, #11
 800e7aa:	8113      	strh	r3, [r2, #8]
 800e7ac:	e7ce      	b.n	800e74c <can_lld_receive+0x4c>
    canp->can->RF0R = CAN_RF0R_RFOM0;

    /* If the queue is empty re-enables the interrupt in order to generate
       events again.*/
    if ((canp->can->RF0R & CAN_RF0R_FMP0) == 0)
      canp->can->IER |= CAN_IER_FMPIE0;
 800e7ae:	6958      	ldr	r0, [r3, #20]
 800e7b0:	f040 0002 	orr.w	r0, r0, #2
 800e7b4:	6158      	str	r0, [r3, #20]
 800e7b6:	e7ba      	b.n	800e72e <can_lld_receive+0x2e>
 800e7b8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e7ba:	e7a7      	b.n	800e70c <can_lld_receive+0xc>
 800e7bc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800e7be:	e7da      	b.n	800e776 <can_lld_receive+0x76>

0800e7c0 <_pal_lld_init>:
 *
 * @param[in] config    the STM32 ports configuration
 *
 * @notapi
 */
void _pal_lld_init(const PALConfig *config) {
 800e7c0:	b4f0      	push	{r4, r5, r6, r7}
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 800e7c2:	4d65      	ldr	r5, [pc, #404]	; (800e958 <_pal_lld_init+0x198>)
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e7c4:	4c65      	ldr	r4, [pc, #404]	; (800e95c <_pal_lld_init+0x19c>)
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 800e7c6:	6b2f      	ldr	r7, [r5, #48]	; 0x30
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e7c8:	4965      	ldr	r1, [pc, #404]	; (800e960 <_pal_lld_init+0x1a0>)
 800e7ca:	4a66      	ldr	r2, [pc, #408]	; (800e964 <_pal_lld_init+0x1a4>)
 800e7cc:	4b66      	ldr	r3, [pc, #408]	; (800e968 <_pal_lld_init+0x1a8>)
#elif defined(STM32F0XX)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F3XX) || defined(STM32F37X)
  rccEnableAHB(AHB_EN_MASK, TRUE);
#elif defined(STM32F2XX) || defined(STM32F4XX)
  RCC->AHB1ENR   |= AHB1_EN_MASK;
 800e7ce:	f240 16ff 	movw	r6, #511	; 0x1ff
 800e7d2:	4337      	orrs	r7, r6
 800e7d4:	632f      	str	r7, [r5, #48]	; 0x30
  RCC->AHB1LPENR |= AHB1_LPEN_MASK;
 800e7d6:	6d2f      	ldr	r7, [r5, #80]	; 0x50
 800e7d8:	433e      	orrs	r6, r7
 800e7da:	652e      	str	r6, [r5, #80]	; 0x50
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e7dc:	6845      	ldr	r5, [r0, #4]
 800e7de:	6065      	str	r5, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800e7e0:	6885      	ldr	r5, [r0, #8]
 800e7e2:	60a5      	str	r5, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 800e7e4:	68c5      	ldr	r5, [r0, #12]
 800e7e6:	60e5      	str	r5, [r4, #12]
  gpiop->ODR     = config->odr;
 800e7e8:	6905      	ldr	r5, [r0, #16]
 800e7ea:	6165      	str	r5, [r4, #20]
  gpiop->AFRL    = config->afrl;
 800e7ec:	6945      	ldr	r5, [r0, #20]
 800e7ee:	6225      	str	r5, [r4, #32]
  gpiop->AFRH    = config->afrh;
 800e7f0:	6985      	ldr	r5, [r0, #24]
 800e7f2:	6265      	str	r5, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800e7f4:	6805      	ldr	r5, [r0, #0]
 800e7f6:	6025      	str	r5, [r4, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e7f8:	6a04      	ldr	r4, [r0, #32]
 800e7fa:	604c      	str	r4, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800e7fc:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e7fe:	608c      	str	r4, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 800e800:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800e802:	60cc      	str	r4, [r1, #12]
  gpiop->ODR     = config->odr;
 800e804:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800e806:	614c      	str	r4, [r1, #20]
  gpiop->AFRL    = config->afrl;
 800e808:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800e80a:	620c      	str	r4, [r1, #32]
  gpiop->AFRH    = config->afrh;
 800e80c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800e80e:	624c      	str	r4, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800e810:	69c4      	ldr	r4, [r0, #28]
 800e812:	600c      	str	r4, [r1, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e814:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 800e816:	6051      	str	r1, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800e818:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800e81a:	6091      	str	r1, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 800e81c:	6c41      	ldr	r1, [r0, #68]	; 0x44
 800e81e:	60d1      	str	r1, [r2, #12]
  gpiop->ODR     = config->odr;
 800e820:	6c81      	ldr	r1, [r0, #72]	; 0x48
 800e822:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 800e824:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 800e826:	6211      	str	r1, [r2, #32]
  gpiop->AFRH    = config->afrh;
 800e828:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800e82a:	6251      	str	r1, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800e82c:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800e82e:	6011      	str	r1, [r2, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e830:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800e832:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800e834:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800e836:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 800e838:	6e02      	ldr	r2, [r0, #96]	; 0x60
 800e83a:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 800e83c:	6e42      	ldr	r2, [r0, #100]	; 0x64
 800e83e:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 800e840:	6e82      	ldr	r2, [r0, #104]	; 0x68
 800e842:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 800e844:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 800e846:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800e848:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800e84a:	601a      	str	r2, [r3, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e84c:	6f42      	ldr	r2, [r0, #116]	; 0x74
 800e84e:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
  gpiop->OSPEEDR = config->ospeedr;
 800e852:	6f82      	ldr	r2, [r0, #120]	; 0x78
 800e854:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
  gpiop->PUPDR   = config->pupdr;
 800e858:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 800e85a:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
  gpiop->ODR     = config->odr;
 800e85e:	f8d0 2080 	ldr.w	r2, [r0, #128]	; 0x80
 800e862:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  gpiop->AFRL    = config->afrl;
 800e866:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 800e86a:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
  gpiop->AFRH    = config->afrh;
 800e86e:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 800e872:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
  gpiop->MODER   = config->moder;
 800e876:	6f02      	ldr	r2, [r0, #112]	; 0x70
 800e878:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e87c:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800e880:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 800e884:	f8d0 2094 	ldr.w	r2, [r0, #148]	; 0x94
 800e888:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
  gpiop->PUPDR   = config->pupdr;
 800e88c:	f8d0 2098 	ldr.w	r2, [r0, #152]	; 0x98
 800e890:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 800e894:	f8d0 209c 	ldr.w	r2, [r0, #156]	; 0x9c
 800e898:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  gpiop->AFRL    = config->afrl;
 800e89c:	f8d0 20a0 	ldr.w	r2, [r0, #160]	; 0xa0
 800e8a0:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 800e8a4:	f8d0 20a4 	ldr.w	r2, [r0, #164]	; 0xa4
 800e8a8:	f8c3 2824 	str.w	r2, [r3, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 800e8ac:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 800e8b0:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e8b4:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800e8b8:	f8d0 20ac 	ldr.w	r2, [r0, #172]	; 0xac
 800e8bc:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 800e8be:	f8d0 20b0 	ldr.w	r2, [r0, #176]	; 0xb0
 800e8c2:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 800e8c4:	f8d0 20b4 	ldr.w	r2, [r0, #180]	; 0xb4
 800e8c8:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 800e8ca:	f8d0 20b8 	ldr.w	r2, [r0, #184]	; 0xb8
 800e8ce:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 800e8d0:	f8d0 20bc 	ldr.w	r2, [r0, #188]	; 0xbc
 800e8d4:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 800e8d6:	f8d0 20c0 	ldr.w	r2, [r0, #192]	; 0xc0
 800e8da:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 800e8dc:	f8d0 20a8 	ldr.w	r2, [r0, #168]	; 0xa8
 800e8e0:	601a      	str	r2, [r3, #0]
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e8e2:	f8d0 20c8 	ldr.w	r2, [r0, #200]	; 0xc8
 800e8e6:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
  gpiop->OSPEEDR = config->ospeedr;
 800e8ea:	f8d0 20cc 	ldr.w	r2, [r0, #204]	; 0xcc
 800e8ee:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
  gpiop->PUPDR   = config->pupdr;
 800e8f2:	f8d0 20d0 	ldr.w	r2, [r0, #208]	; 0xd0
 800e8f6:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
  gpiop->ODR     = config->odr;
 800e8fa:	f8d0 20d4 	ldr.w	r2, [r0, #212]	; 0xd4
 800e8fe:	f8c3 2414 	str.w	r2, [r3, #1044]	; 0x414
  gpiop->AFRL    = config->afrl;
 800e902:	f8d0 20d8 	ldr.w	r2, [r0, #216]	; 0xd8
 800e906:	f8c3 2420 	str.w	r2, [r3, #1056]	; 0x420
  gpiop->AFRH    = config->afrh;
 800e90a:	f8d0 20dc 	ldr.w	r2, [r0, #220]	; 0xdc
 800e90e:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
  gpiop->MODER   = config->moder;
 800e912:	f8d0 20c4 	ldr.w	r2, [r0, #196]	; 0xc4
 800e916:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
/* Driver local functions.                                                   */
/*===========================================================================*/

static void initgpio(stm32_gpio_t *gpiop, const stm32_gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 800e91a:	f8d0 20e4 	ldr.w	r2, [r0, #228]	; 0xe4
 800e91e:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 800e922:	f8d0 20e8 	ldr.w	r2, [r0, #232]	; 0xe8
 800e926:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
  gpiop->PUPDR   = config->pupdr;
 800e92a:	f8d0 20ec 	ldr.w	r2, [r0, #236]	; 0xec
 800e92e:	f8c3 280c 	str.w	r2, [r3, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 800e932:	f8d0 20f0 	ldr.w	r2, [r0, #240]	; 0xf0
 800e936:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  gpiop->AFRL    = config->afrl;
 800e93a:	f8d0 20f4 	ldr.w	r2, [r0, #244]	; 0xf4
 800e93e:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 800e942:	f8d0 20f8 	ldr.w	r2, [r0, #248]	; 0xf8
 800e946:	f8c3 2824 	str.w	r2, [r3, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 800e94a:	f8d0 20e0 	ldr.w	r2, [r0, #224]	; 0xe0
 800e94e:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
  initgpio(GPIOH, &config->PHData);
#endif
#if STM32_HAS_GPIOI
  initgpio(GPIOI, &config->PIData);
#endif
}
 800e952:	bcf0      	pop	{r4, r5, r6, r7}
 800e954:	4770      	bx	lr
 800e956:	bf00      	nop
 800e958:	40023800 	.word	0x40023800
 800e95c:	40020000 	.word	0x40020000
 800e960:	40020400 	.word	0x40020400
 800e964:	40020800 	.word	0x40020800
 800e968:	40020c00 	.word	0x40020c00
 800e96c:	00000000 	.word	0x00000000

0800e970 <_pal_lld_setgroupmode>:
 * @notapi
 */
#if 1
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 800e970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  while (TRUE) {
    if ((mask & 1) != 0) {
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m4 = 15 << ((bit & 7) * 4);
 800e974:	f04f 0c0f 	mov.w	ip, #15
#if 1
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 800e978:	f002 0e03 	and.w	lr, r2, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 800e97c:	f3c2 0780 	ubfx	r7, r2, #2, #1
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 800e980:	f3c2 06c1 	ubfx	r6, r2, #3, #2
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
 800e984:	f3c2 1541 	ubfx	r5, r2, #5, #2
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  uint32_t bit     = 0;
 800e988:	2400      	movs	r4, #0

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 800e98a:	f3c2 12c3 	ubfx	r2, r2, #7, #4
      if (bit < 8)
        port->AFRL = (port->AFRL & ~m4) | altrmask;
      else
        port->AFRH = (port->AFRH & ~m4) | altrmask;
      m1 = 1 << bit;
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 800e98e:	f04f 0901 	mov.w	r9, #1
      m2 = 3 << (bit * 2);
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 800e992:	f04f 0803 	mov.w	r8, #3
 800e996:	e030      	b.n	800e9fa <_pal_lld_setgroupmode+0x8a>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m4 = 15 << ((bit & 7) * 4);
      if (bit < 8)
        port->AFRL = (port->AFRL & ~m4) | altrmask;
 800e998:	f8d0 b020 	ldr.w	fp, [r0, #32]
 800e99c:	ea2b 0303 	bic.w	r3, fp, r3
 800e9a0:	ea43 030a 	orr.w	r3, r3, sl
 800e9a4:	6203      	str	r3, [r0, #32]
      else
        port->AFRH = (port->AFRH & ~m4) | altrmask;
      m1 = 1 << bit;
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 800e9a6:	6843      	ldr	r3, [r0, #4]
 800e9a8:	fa09 fa04 	lsl.w	sl, r9, r4
 800e9ac:	ea23 030a 	bic.w	r3, r3, sl
 800e9b0:	433b      	orrs	r3, r7
 800e9b2:	6043      	str	r3, [r0, #4]
      m2 = 3 << (bit * 2);
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 800e9b4:	0063      	lsls	r3, r4, #1
 800e9b6:	f8d0 a008 	ldr.w	sl, [r0, #8]
 800e9ba:	fa08 f303 	lsl.w	r3, r8, r3
 800e9be:	43db      	mvns	r3, r3
 800e9c0:	ea0a 0a03 	and.w	sl, sl, r3
 800e9c4:	ea4a 0a06 	orr.w	sl, sl, r6
 800e9c8:	f8c0 a008 	str.w	sl, [r0, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 800e9cc:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800e9d0:	ea03 0a0a 	and.w	sl, r3, sl
 800e9d4:	ea4a 0a05 	orr.w	sl, sl, r5
 800e9d8:	f8c0 a00c 	str.w	sl, [r0, #12]
      port->MODER   = (port->MODER & ~m2) | moder;
 800e9dc:	f8d0 a000 	ldr.w	sl, [r0]
 800e9e0:	ea03 030a 	and.w	r3, r3, sl
 800e9e4:	ea43 030e 	orr.w	r3, r3, lr
 800e9e8:	6003      	str	r3, [r0, #0]
    }
    mask >>= 1;
    if (!mask)
 800e9ea:	0849      	lsrs	r1, r1, #1
 800e9ec:	d019      	beq.n	800ea22 <_pal_lld_setgroupmode+0xb2>
      return;
    otyper <<= 1;
 800e9ee:	007f      	lsls	r7, r7, #1
    ospeedr <<= 2;
 800e9f0:	00b6      	lsls	r6, r6, #2
    pupdr <<= 2;
 800e9f2:	00ad      	lsls	r5, r5, #2
    moder <<= 2;
 800e9f4:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
    bit++;
 800e9f8:	3401      	adds	r4, #1
  uint32_t bit     = 0;
  while (TRUE) {
    if ((mask & 1) != 0) {
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 800e9fa:	f004 0307 	and.w	r3, r4, #7
 800e9fe:	009b      	lsls	r3, r3, #2
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  uint32_t bit     = 0;
  while (TRUE) {
    if ((mask & 1) != 0) {
 800ea00:	f011 0f01 	tst.w	r1, #1
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 800ea04:	fa02 fa03 	lsl.w	sl, r2, r3
      m4 = 15 << ((bit & 7) * 4);
 800ea08:	fa0c f303 	lsl.w	r3, ip, r3
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUDR_MASK) >> 5;
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
  uint32_t bit     = 0;
  while (TRUE) {
    if ((mask & 1) != 0) {
 800ea0c:	d0ed      	beq.n	800e9ea <_pal_lld_setgroupmode+0x7a>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m4 = 15 << ((bit & 7) * 4);
      if (bit < 8)
 800ea0e:	2c07      	cmp	r4, #7
 800ea10:	d9c2      	bls.n	800e998 <_pal_lld_setgroupmode+0x28>
        port->AFRL = (port->AFRL & ~m4) | altrmask;
      else
        port->AFRH = (port->AFRH & ~m4) | altrmask;
 800ea12:	f8d0 b024 	ldr.w	fp, [r0, #36]	; 0x24
 800ea16:	ea2b 0303 	bic.w	r3, fp, r3
 800ea1a:	ea43 030a 	orr.w	r3, r3, sl
 800ea1e:	6243      	str	r3, [r0, #36]	; 0x24
 800ea20:	e7c1      	b.n	800e9a6 <_pal_lld_setgroupmode+0x36>
 800ea22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea26:	bf00      	nop
	...

0800ea30 <VectorC4>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_serve_event_interrupt(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
 800ea30:	483a      	ldr	r0, [pc, #232]	; (800eb1c <VectorC4+0xec>)
  uint32_t event = dp->SR1;

  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 800ea32:	4a3b      	ldr	r2, [pc, #236]	; (800eb20 <VectorC4+0xf0>)
/**
 * @brief   I2C2 event interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 800ea34:	b570      	push	{r4, r5, r6, lr}
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_serve_event_interrupt(I2CDriver *i2cp) {
  I2C_TypeDef *dp = i2cp->i2c;
 800ea36:	6b44      	ldr	r4, [r0, #52]	; 0x34
  uint32_t regSR2 = dp->SR2;
 800ea38:	69a3      	ldr	r3, [r4, #24]
  uint32_t event = dp->SR1;
 800ea3a:	6965      	ldr	r5, [r4, #20]

  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 800ea3c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800ea40:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ea44:	4293      	cmp	r3, r2
 800ea46:	d04c      	beq.n	800eae2 <VectorC4+0xb2>
 800ea48:	d81e      	bhi.n	800ea88 <VectorC4+0x58>
 800ea4a:	3a07      	subs	r2, #7
 800ea4c:	4293      	cmp	r3, r2
 800ea4e:	d03c      	beq.n	800eaca <VectorC4+0x9a>
 800ea50:	3201      	adds	r2, #1
 800ea52:	4293      	cmp	r3, r2
 800ea54:	d110      	bne.n	800ea78 <VectorC4+0x48>
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
    break;
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800ea56:	6862      	ldr	r2, [r4, #4]
    dmaStreamEnable(i2cp->dmarx);
 800ea58:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
    break;
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800ea5a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    dmaStreamEnable(i2cp->dmarx);
 800ea5e:	681b      	ldr	r3, [r3, #0]
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
    break;
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800ea60:	6062      	str	r2, [r4, #4]
    dmaStreamEnable(i2cp->dmarx);
 800ea62:	681a      	ldr	r2, [r3, #0]
 800ea64:	f042 0201 	orr.w	r2, r2, #1
 800ea68:	601a      	str	r2, [r3, #0]
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
 800ea6a:	6862      	ldr	r2, [r4, #4]
 800ea6c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ea70:	6062      	str	r2, [r4, #4]
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
 800ea72:	685b      	ldr	r3, [r3, #4]
 800ea74:	2b01      	cmp	r3, #1
 800ea76:	d94b      	bls.n	800eb10 <VectorC4+0xe0>
    break;
  default:
    break;
  }
  /* Clear ADDR flag. */
  if (event & (I2C_SR1_ADDR | I2C_SR1_ADD10))
 800ea78:	f015 0f0a 	tst.w	r5, #10
    (void)dp->SR2;
 800ea7c:	bf18      	it	ne
 800ea7e:	69a3      	ldrne	r3, [r4, #24]
  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD2);

  OSAL_IRQ_EPILOGUE();
}
 800ea80:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD2);

  OSAL_IRQ_EPILOGUE();
 800ea84:	f7fe bd5c 	b.w	800d540 <_port_irq_epilogue>
  uint32_t event = dp->SR1;

  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
 800ea88:	4a26      	ldr	r2, [pc, #152]	; (800eb24 <VectorC4+0xf4>)
 800ea8a:	4293      	cmp	r3, r2
 800ea8c:	d012      	beq.n	800eab4 <VectorC4+0x84>
 800ea8e:	3202      	adds	r2, #2
 800ea90:	4293      	cmp	r3, r2
 800ea92:	d1f1      	bne.n	800ea78 <VectorC4+0x48>
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
    dmaStreamEnable(i2cp->dmatx);
    break;
  case I2C_EV8_2_MASTER_BYTE_TRANSMITTED:
    /* Catches BTF event after the end of transmission.*/
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
 800ea94:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800ea96:	681b      	ldr	r3, [r3, #0]
 800ea98:	685e      	ldr	r6, [r3, #4]
 800ea9a:	b33e      	cbz	r6, 800eaec <VectorC4+0xbc>
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 800ea9c:	6823      	ldr	r3, [r4, #0]
    break;
  case I2C_EV8_2_MASTER_BYTE_TRANSMITTED:
    /* Catches BTF event after the end of transmission.*/
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
 800ea9e:	8c02      	ldrh	r2, [r0, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 800eaa0:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    break;
  case I2C_EV8_2_MASTER_BYTE_TRANSMITTED:
    /* Catches BTF event after the end of transmission.*/
    if (dmaStreamGetTransactionSize(i2cp->dmarx) > 0) {
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
 800eaa4:	f042 0201 	orr.w	r2, r2, #1
 800eaa8:	8402      	strh	r2, [r0, #32]
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
 800eaaa:	6023      	str	r3, [r4, #0]
  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD2);

  OSAL_IRQ_EPILOGUE();
}
 800eaac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  OSAL_IRQ_PROLOGUE();

  i2c_lld_serve_event_interrupt(&I2CD2);

  OSAL_IRQ_EPILOGUE();
 800eab0:	f7fe bd46 	b.w	800d540 <_port_irq_epilogue>
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
    break;
  case I2C_EV6_MASTER_TRA_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800eab4:	6863      	ldr	r3, [r4, #4]
    dmaStreamEnable(i2cp->dmatx);
 800eab6:	6b02      	ldr	r2, [r0, #48]	; 0x30
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
    break;
  case I2C_EV6_MASTER_TRA_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800eab8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
    dmaStreamEnable(i2cp->dmatx);
 800eabc:	6812      	ldr	r2, [r2, #0]
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
    break;
  case I2C_EV6_MASTER_TRA_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800eabe:	6063      	str	r3, [r4, #4]
    dmaStreamEnable(i2cp->dmatx);
 800eac0:	6813      	ldr	r3, [r2, #0]
 800eac2:	f043 0301 	orr.w	r3, r3, #1
 800eac6:	6013      	str	r3, [r2, #0]
 800eac8:	e7d6      	b.n	800ea78 <VectorC4+0x48>
  /* Interrupts are disabled just before dmaStreamEnable() because there
     is no need of interrupts until next transaction begin. All the work is
     done by the DMA.*/
  switch (I2C_EV_MASK & (event | (regSR2 << 16))) {
  case I2C_EV5_MASTER_MODE_SELECT:
    if ((i2cp->addr >> 8) > 0) { 
 800eaca:	8c03      	ldrh	r3, [r0, #32]
 800eacc:	0a1a      	lsrs	r2, r3, #8
 800eace:	d00b      	beq.n	800eae8 <VectorC4+0xb8>
      /* 10-bit address: 1 1 1 1 0 X X R/W */
      dp->DR = 0xF0 | (0x6 & (i2cp->addr >> 8)) | (0x1 & i2cp->addr);
 800ead0:	f003 0301 	and.w	r3, r3, #1
 800ead4:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 800ead8:	f002 0206 	and.w	r2, r2, #6
 800eadc:	4313      	orrs	r3, r2
 800eade:	6123      	str	r3, [r4, #16]
 800eae0:	e7ca      	b.n	800ea78 <VectorC4+0x48>
      dp->DR = i2cp->addr;
    }
    break;
  case I2C_EV9_MASTER_ADD10:
    /* Set second addr byte (10-bit addressing)*/
    dp->DR = (0xFF & (i2cp->addr >> 1));
 800eae2:	8c03      	ldrh	r3, [r0, #32]
 800eae4:	f3c3 0347 	ubfx	r3, r3, #1, #8
 800eae8:	6123      	str	r3, [r4, #16]
 800eaea:	e7c5      	b.n	800ea78 <VectorC4+0x48>
      /* Starts "read after write" operation, LSB = 1 -> receive.*/
      i2cp->addr |= 0x01;
      dp->CR1 |= I2C_CR1_START | I2C_CR1_ACK;
      return;
    }
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
 800eaec:	6863      	ldr	r3, [r4, #4]
 800eaee:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800eaf2:	6063      	str	r3, [r4, #4]
    dp->CR1 |= I2C_CR1_STOP;
 800eaf4:	6823      	ldr	r3, [r4, #0]
 800eaf6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800eafa:	6023      	str	r3, [r4, #0]
 800eafc:	2320      	movs	r3, #32
 800eafe:	f383 8811 	msr	BASEPRI, r3
 *
 * @iclass
 */
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {

  chThdResumeI(trp, msg);
 800eb02:	301c      	adds	r0, #28
 800eb04:	4631      	mov	r1, r6
 800eb06:	f7fe fa23 	bl	800cf50 <chThdResumeI>
 800eb0a:	f386 8811 	msr	BASEPRI, r6
 800eb0e:	e7b3      	b.n	800ea78 <VectorC4+0x48>
  case I2C_EV6_MASTER_REC_MODE_SELECTED:
    dp->CR2 &= ~I2C_CR2_ITEVTEN;
    dmaStreamEnable(i2cp->dmarx);
    dp->CR2 |= I2C_CR2_LAST;                 /* Needed in receiver mode. */
    if (dmaStreamGetTransactionSize(i2cp->dmarx) < 2)
      dp->CR1 &= ~I2C_CR1_ACK;
 800eb10:	6823      	ldr	r3, [r4, #0]
 800eb12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800eb16:	6023      	str	r3, [r4, #0]
 800eb18:	e7ae      	b.n	800ea78 <VectorC4+0x48>
 800eb1a:	bf00      	nop
 800eb1c:	20000fa4 	.word	0x20000fa4
 800eb20:	00030008 	.word	0x00030008
 800eb24:	00070082 	.word	0x00070082
	...

0800eb30 <VectorC8>:
 * @brief   I2C2 error interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
  uint16_t sr = I2CD2.i2c->SR1;
 800eb30:	4833      	ldr	r0, [pc, #204]	; (800ec00 <VectorC8+0xd0>)
/**
 * @brief   I2C2 error interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 800eb32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t sr = I2CD2.i2c->SR1;
 800eb34:	6b44      	ldr	r4, [r0, #52]	; 0x34
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800eb36:	6b07      	ldr	r7, [r0, #48]	; 0x30
 * @brief   I2C2 error interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
  uint16_t sr = I2CD2.i2c->SR1;
 800eb38:	6966      	ldr	r6, [r4, #20]
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800eb3a:	683a      	ldr	r2, [r7, #0]
 * @brief   I2C2 error interrupt handler.
 *
 * @notapi
 */
OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
  uint16_t sr = I2CD2.i2c->SR1;
 800eb3c:	b2b1      	uxth	r1, r6

  OSAL_IRQ_PROLOGUE();

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
 800eb3e:	f401 435f 	and.w	r3, r1, #57088	; 0xdf00
 800eb42:	43db      	mvns	r3, r3
 800eb44:	6163      	str	r3, [r4, #20]
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800eb46:	6813      	ldr	r3, [r2, #0]
 800eb48:	f023 031f 	bic.w	r3, r3, #31
 800eb4c:	6013      	str	r3, [r2, #0]
 800eb4e:	6813      	ldr	r3, [r2, #0]
 800eb50:	07db      	lsls	r3, r3, #31
 800eb52:	d4fc      	bmi.n	800eb4e <VectorC8+0x1e>
 800eb54:	7a3a      	ldrb	r2, [r7, #8]
  dmaStreamDisable(i2cp->dmarx);
 800eb56:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800eb58:	687f      	ldr	r7, [r7, #4]
 800eb5a:	233d      	movs	r3, #61	; 0x3d
 800eb5c:	4093      	lsls	r3, r2
  dmaStreamDisable(i2cp->dmarx);
 800eb5e:	682a      	ldr	r2, [r5, #0]
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
 800eb60:	603b      	str	r3, [r7, #0]
  dmaStreamDisable(i2cp->dmarx);
 800eb62:	6813      	ldr	r3, [r2, #0]
 800eb64:	f023 031f 	bic.w	r3, r3, #31
 800eb68:	6013      	str	r3, [r2, #0]
 800eb6a:	6813      	ldr	r3, [r2, #0]
 800eb6c:	f013 0301 	ands.w	r3, r3, #1
 800eb70:	d1fb      	bne.n	800eb6a <VectorC8+0x3a>
 800eb72:	7a2f      	ldrb	r7, [r5, #8]
 800eb74:	686d      	ldr	r5, [r5, #4]
 800eb76:	223d      	movs	r2, #61	; 0x3d
 800eb78:	40ba      	lsls	r2, r7

  i2cp->errors = I2C_NO_ERROR;

  if (sr & I2C_SR1_BERR)                            /* Bus error.           */
 800eb7a:	05cf      	lsls	r7, r1, #23
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint16_t sr) {

  /* Clears interrupt flags just to be safe.*/
  dmaStreamDisable(i2cp->dmatx);
  dmaStreamDisable(i2cp->dmarx);
 800eb7c:	602a      	str	r2, [r5, #0]

  i2cp->errors = I2C_NO_ERROR;

  if (sr & I2C_SR1_BERR)                            /* Bus error.           */
    i2cp->errors |= I2C_BUS_ERROR;
 800eb7e:	bf48      	it	mi
 800eb80:	2301      	movmi	r3, #1

  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
 800eb82:	058d      	lsls	r5, r1, #22
  dmaStreamDisable(i2cp->dmarx);

  i2cp->errors = I2C_NO_ERROR;

  if (sr & I2C_SR1_BERR)                            /* Bus error.           */
    i2cp->errors |= I2C_BUS_ERROR;
 800eb84:	6083      	str	r3, [r0, #8]

  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
    i2cp->errors |= I2C_ARBITRATION_LOST;
 800eb86:	bf44      	itt	mi
 800eb88:	f043 0302 	orrmi.w	r3, r3, #2
 800eb8c:	6083      	strmi	r3, [r0, #8]

  if (sr & I2C_SR1_AF) {                            /* Acknowledge fail.    */
 800eb8e:	054a      	lsls	r2, r1, #21
 800eb90:	d50a      	bpl.n	800eba8 <VectorC8+0x78>
    i2cp->i2c->CR2 &= ~I2C_CR2_ITEVTEN;
 800eb92:	6862      	ldr	r2, [r4, #4]
 800eb94:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800eb98:	6062      	str	r2, [r4, #4]
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 800eb9a:	6822      	ldr	r2, [r4, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 800eb9c:	f043 0304 	orr.w	r3, r3, #4
  if (sr & I2C_SR1_ARLO)                            /* Arbitration lost.    */
    i2cp->errors |= I2C_ARBITRATION_LOST;

  if (sr & I2C_SR1_AF) {                            /* Acknowledge fail.    */
    i2cp->i2c->CR2 &= ~I2C_CR2_ITEVTEN;
    i2cp->i2c->CR1 |= I2C_CR1_STOP;                 /* Setting stop bit.    */
 800eba0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800eba4:	6022      	str	r2, [r4, #0]
    i2cp->errors |= I2C_ACK_FAILURE;
 800eba6:	6083      	str	r3, [r0, #8]
  }

  if (sr & I2C_SR1_OVR)                             /* Overrun.             */
 800eba8:	050f      	lsls	r7, r1, #20
    i2cp->errors |= I2C_OVERRUN;
 800ebaa:	bf44      	itt	mi
 800ebac:	f043 0308 	orrmi.w	r3, r3, #8
 800ebb0:	6083      	strmi	r3, [r0, #8]

  if (sr & I2C_SR1_TIMEOUT)                         /* SMBus Timeout.       */
 800ebb2:	044d      	lsls	r5, r1, #17
    i2cp->errors |= I2C_TIMEOUT;
 800ebb4:	bf44      	itt	mi
 800ebb6:	f043 0320 	orrmi.w	r3, r3, #32
 800ebba:	6083      	strmi	r3, [r0, #8]

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
 800ebbc:	04cc      	lsls	r4, r1, #19
 800ebbe:	d513      	bpl.n	800ebe8 <VectorC8+0xb8>
    i2cp->errors |= I2C_PEC_ERROR;
 800ebc0:	f043 0310 	orr.w	r3, r3, #16

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 800ebc4:	0431      	lsls	r1, r6, #16

  if (sr & I2C_SR1_TIMEOUT)                         /* SMBus Timeout.       */
    i2cp->errors |= I2C_TIMEOUT;

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
    i2cp->errors |= I2C_PEC_ERROR;
 800ebc6:	6083      	str	r3, [r0, #8]

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 800ebc8:	d416      	bmi.n	800ebf8 <VectorC8+0xc8>
 800ebca:	2320      	movs	r3, #32
 800ebcc:	f383 8811 	msr	BASEPRI, r3
 800ebd0:	f06f 0101 	mvn.w	r1, #1
 800ebd4:	480b      	ldr	r0, [pc, #44]	; (800ec04 <VectorC8+0xd4>)
 800ebd6:	f7fe f9bb 	bl	800cf50 <chThdResumeI>
 800ebda:	2300      	movs	r3, #0
 800ebdc:	f383 8811 	msr	BASEPRI, r3

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD2, sr);

  OSAL_IRQ_EPILOGUE();
}
 800ebe0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_PROLOGUE();

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD2, sr);

  OSAL_IRQ_EPILOGUE();
 800ebe4:	f7fe bcac 	b.w	800d540 <_port_irq_epilogue>
    i2cp->errors |= I2C_TIMEOUT;

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
    i2cp->errors |= I2C_PEC_ERROR;

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
 800ebe8:	0432      	lsls	r2, r6, #16
 800ebea:	d405      	bmi.n	800ebf8 <VectorC8+0xc8>
    i2cp->errors |= I2C_SMB_ALERT;

  /* If some error has been identified then sends wakes the waiting thread.*/
  if (i2cp->errors != I2C_NO_ERROR)
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d1ec      	bne.n	800ebca <VectorC8+0x9a>

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD2, sr);

  OSAL_IRQ_EPILOGUE();
}
 800ebf0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  OSAL_IRQ_PROLOGUE();

  I2CD2.i2c->SR1 = ~(sr & I2C_ERROR_MASK);
  i2c_lld_serve_error_interrupt(&I2CD2, sr);

  OSAL_IRQ_EPILOGUE();
 800ebf4:	f7fe bca4 	b.w	800d540 <_port_irq_epilogue>

  if (sr & I2C_SR1_PECERR)                          /* PEC error.           */
    i2cp->errors |= I2C_PEC_ERROR;

  if (sr & I2C_SR1_SMBALERT)                        /* SMBus alert.         */
    i2cp->errors |= I2C_SMB_ALERT;
 800ebf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ebfc:	6083      	str	r3, [r0, #8]
 800ebfe:	e7e4      	b.n	800ebca <VectorC8+0x9a>
 800ec00:	20000fa4 	.word	0x20000fa4
 800ec04:	20000fc0 	.word	0x20000fc0
	...

0800ec10 <i2c_lld_init>:
/**
 * @brief   Low level I2C driver initialization.
 *
 * @notapi
 */
void i2c_lld_init(void) {
 800ec10:	b510      	push	{r4, lr}
  I2CD1.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C1_RX_DMA_STREAM);
  I2CD1.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C1_TX_DMA_STREAM);
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
 800ec12:	4c07      	ldr	r4, [pc, #28]	; (800ec30 <i2c_lld_init+0x20>)
 800ec14:	4620      	mov	r0, r4
 800ec16:	f7fe fd5b 	bl	800d6d0 <i2cObjectInit>
  I2CD2.thread = NULL;
  I2CD2.i2c    = I2C2;
  I2CD2.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C2_RX_DMA_STREAM);
 800ec1a:	4b06      	ldr	r3, [pc, #24]	; (800ec34 <i2c_lld_init+0x24>)
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
  I2CD2.thread = NULL;
  I2CD2.i2c    = I2C2;
 800ec1c:	4a06      	ldr	r2, [pc, #24]	; (800ec38 <i2c_lld_init+0x28>)
 800ec1e:	6362      	str	r2, [r4, #52]	; 0x34
  I2CD1.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C1_TX_DMA_STREAM);
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
  I2CD2.thread = NULL;
 800ec20:	2100      	movs	r1, #0
  I2CD2.i2c    = I2C2;
  I2CD2.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C2_RX_DMA_STREAM);
  I2CD2.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C2_TX_DMA_STREAM);
 800ec22:	f103 023c 	add.w	r2, r3, #60	; 0x3c
  I2CD1.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C1_TX_DMA_STREAM);
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
  I2CD2.thread = NULL;
 800ec26:	61e1      	str	r1, [r4, #28]
  I2CD2.i2c    = I2C2;
  I2CD2.dmarx  = STM32_DMA_STREAM(STM32_I2C_I2C2_RX_DMA_STREAM);
 800ec28:	62e3      	str	r3, [r4, #44]	; 0x2c
  I2CD2.dmatx  = STM32_DMA_STREAM(STM32_I2C_I2C2_TX_DMA_STREAM);
 800ec2a:	6322      	str	r2, [r4, #48]	; 0x30
 800ec2c:	bd10      	pop	{r4, pc}
 800ec2e:	bf00      	nop
 800ec30:	20000fa4 	.word	0x20000fa4
 800ec34:	08012868 	.word	0x08012868
 800ec38:	40005800 	.word	0x40005800
 800ec3c:	00000000 	.word	0x00000000

0800ec40 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 800ec40:	b510      	push	{r4, lr}

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 800ec42:	4c06      	ldr	r4, [pc, #24]	; (800ec5c <usb_lld_init+0x1c>)
 800ec44:	4620      	mov	r0, r4
 800ec46:	f7fe fe3b 	bl	800d8c0 <usbObjectInit>
  USBD1.wait      = NULL;
  USBD1.otg       = OTG_FS;
 800ec4a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
  USBD1.otgparams = &fsparams;
 800ec4e:	4a04      	ldr	r2, [pc, #16]	; (800ec60 <usb_lld_init+0x20>)

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
  USBD1.wait      = NULL;
  USBD1.otg       = OTG_FS;
 800ec50:	6523      	str	r3, [r4, #80]	; 0x50
void usb_lld_init(void) {

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
  USBD1.wait      = NULL;
 800ec52:	2300      	movs	r3, #0
  USBD1.otg       = OTG_FS;
  USBD1.otgparams = &fsparams;
 800ec54:	6562      	str	r2, [r4, #84]	; 0x54
void usb_lld_init(void) {

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
  USBD1.wait      = NULL;
 800ec56:	6623      	str	r3, [r4, #96]	; 0x60
  USBD1.otg       = OTG_FS;
  USBD1.otgparams = &fsparams;

#if defined(_CHIBIOS_RT_)
  USBD1.tr = NULL;
 800ec58:	6663      	str	r3, [r4, #100]	; 0x64
 800ec5a:	bd10      	pop	{r4, pc}
 800ec5c:	20000fe0 	.word	0x20000fe0
 800ec60:	08012910 	.word	0x08012910
	...

0800ec70 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 800ec70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 800ec72:	6d05      	ldr	r5, [r0, #80]	; 0x50
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800ec74:	2320      	movs	r3, #32
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 800ec76:	4607      	mov	r7, r0
}

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 800ec78:	612b      	str	r3, [r5, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 800ec7a:	692b      	ldr	r3, [r5, #16]
 800ec7c:	f013 0420 	ands.w	r4, r3, #32
 800ec80:	d1fb      	bne.n	800ec7a <usb_lld_reset+0xa>
 * @xclass
 */
#if PORT_SUPPORTS_RT || defined(__DOXYGEN__)
static inline void osalSysPolledDelayX(rtcnt_t cycles) {

  chSysPolledDelayX(cycles);
 800ec82:	200c      	movs	r0, #12
 800ec84:	f7fd ff2c 	bl	800cae0 <chSysPolledDelayX>

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800ec88:	f8d7 e054 	ldr.w	lr, [r7, #84]	; 0x54
 800ec8c:	f8de 6008 	ldr.w	r6, [lr, #8]
 800ec90:	4623      	mov	r3, r4
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 800ec92:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
    otgp->ie[i].DIEPINT = 0xFF;
 800ec96:	21ff      	movs	r1, #255	; 0xff
 800ec98:	eb05 1243 	add.w	r2, r5, r3, lsl #5

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800ec9c:	3301      	adds	r3, #1
 800ec9e:	42b3      	cmp	r3, r6
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 800eca0:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 800eca4:	f8c2 0b00 	str.w	r0, [r2, #2816]	; 0xb00
    otgp->ie[i].DIEPINT = 0xFF;
 800eca8:	f8c2 1908 	str.w	r1, [r2, #2312]	; 0x908
    otgp->oe[i].DOEPINT = 0xFF;
 800ecac:	f8c2 1b08 	str.w	r1, [r2, #2824]	; 0xb08

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 800ecb0:	d9f2      	bls.n	800ec98 <usb_lld_reset+0x28>
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 800ecb2:	f8de 3000 	ldr.w	r3, [lr]
    otgp->ie[i].DIEPINT = 0xFF;
    otgp->oe[i].DOEPINT = 0xFF;
  }

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DAINT = 0xFFFFFFFF;
 800ecb6:	f04f 32ff 	mov.w	r2, #4294967295
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 800ecba:	f04f 1101 	mov.w	r1, #65537	; 0x10001
    otgp->ie[i].DIEPINT = 0xFF;
    otgp->oe[i].DOEPINT = 0xFF;
  }

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DAINT = 0xFFFFFFFF;
 800ecbe:	f8c5 2818 	str.w	r2, [r5, #2072]	; 0x818
 800ecc2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 800ecc4:	f8c5 181c 	str.w	r1, [r5, #2076]	; 0x81c
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 800ecc8:	65bb      	str	r3, [r7, #88]	; 0x58

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 800ecca:	f8de 3000 	ldr.w	r3, [lr]
 800ecce:	626b      	str	r3, [r5, #36]	; 0x24
}

static void otg_rxfifo_flush(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;

  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 800ecd0:	2310      	movs	r3, #16
 800ecd2:	6113      	str	r3, [r2, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 800ecd4:	6913      	ldr	r3, [r2, #16]
 800ecd6:	f013 0410 	ands.w	r4, r3, #16
 800ecda:	d1fb      	bne.n	800ecd4 <usb_lld_reset+0x64>
 800ecdc:	200c      	movs	r0, #12
 800ecde:	f7fd feff 	bl	800cae0 <chSysPolledDelayX>
  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
  otg_rxfifo_flush(usbp);

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);
 800ece2:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
  otgp->oe[0].DOEPTSIZ = 0;
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 800ece6:	4a11      	ldr	r2, [pc, #68]	; (800ed2c <usb_lld_reset+0xbc>)
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 800ece8:	4811      	ldr	r0, [pc, #68]	; (800ed30 <usb_lld_reset+0xc0>)
  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
  otg_rxfifo_flush(usbp);

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);
 800ecea:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800ecee:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 800ecf2:	69ab      	ldr	r3, [r5, #24]
 800ecf4:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 800ecf8:	f043 0310 	orr.w	r3, r3, #16
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 800ecfc:	2109      	movs	r1, #9

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0);

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 800ecfe:	61ab      	str	r3, [r5, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 800ed00:	f8c5 1810 	str.w	r1, [r5, #2064]	; 0x810
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 800ed04:	f8c5 1814 	str.w	r1, [r5, #2068]	; 0x814

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 800ed08:	60f8      	str	r0, [r7, #12]
  otgp->oe[0].DOEPTSIZ = 0;
 800ed0a:	f8c5 4b10 	str.w	r4, [r5, #2832]	; 0xb10
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 800ed0e:	f8c5 2b00 	str.w	r2, [r5, #2816]	; 0xb00
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
 800ed12:	f8c5 4910 	str.w	r4, [r5, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 800ed16:	f8c5 2900 	str.w	r2, [r5, #2304]	; 0x900
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
 800ed1a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  usbp->pmnext += size;
 800ed1c:	f103 0210 	add.w	r2, r3, #16
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 800ed20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
  uint32_t next;

  next = usbp->pmnext;
  usbp->pmnext += size;
 800ed24:	65ba      	str	r2, [r7, #88]	; 0x58
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
  otgp->ie[0].DIEPTSIZ = 0;
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 800ed26:	62ab      	str	r3, [r5, #40]	; 0x28
 800ed28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed2a:	bf00      	nop
 800ed2c:	10008040 	.word	0x10008040
 800ed30:	08012920 	.word	0x08012920
	...

0800ed40 <usb_lld_set_address>:
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 800ed40:	6d02      	ldr	r2, [r0, #80]	; 0x50

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 800ed42:	f890 104e 	ldrb.w	r1, [r0, #78]	; 0x4e
 800ed46:	f8d2 3800 	ldr.w	r3, [r2, #2048]	; 0x800
 800ed4a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800ed4e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800ed52:	f8c2 3800 	str.w	r3, [r2, #2048]	; 0x800
 800ed56:	4770      	bx	lr
	...

0800ed60 <usb_lld_get_status_out>:
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 800ed60:	3158      	adds	r1, #88	; 0x58
 800ed62:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800ed64:	0149      	lsls	r1, r1, #5
 800ed66:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DOEPCTL_USBAEP))
 800ed68:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 800ed6c:	d004      	beq.n	800ed78 <usb_lld_get_status_out+0x18>
    return EP_STATUS_DISABLED;
  if (ctl & DOEPCTL_STALL)
 800ed6e:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
    return EP_STATUS_STALLED;
  return EP_STATUS_ACTIVE;
 800ed72:	bf14      	ite	ne
 800ed74:	2001      	movne	r0, #1
 800ed76:	2002      	moveq	r0, #2
}
 800ed78:	4770      	bx	lr
 800ed7a:	bf00      	nop
 800ed7c:	0000      	movs	r0, r0
	...

0800ed80 <usb_lld_get_status_in>:
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 800ed80:	3148      	adds	r1, #72	; 0x48
 800ed82:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800ed84:	0149      	lsls	r1, r1, #5
 800ed86:	585b      	ldr	r3, [r3, r1]
  if (!(ctl & DIEPCTL_USBAEP))
 800ed88:	f413 4000 	ands.w	r0, r3, #32768	; 0x8000
 800ed8c:	d004      	beq.n	800ed98 <usb_lld_get_status_in+0x18>
    return EP_STATUS_DISABLED;
  if (ctl & DIEPCTL_STALL)
 800ed8e:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
    return EP_STATUS_STALLED;
  return EP_STATUS_ACTIVE;
 800ed92:	bf14      	ite	ne
 800ed94:	2001      	movne	r0, #1
 800ed96:	2002      	moveq	r0, #2
}
 800ed98:	4770      	bx	lr
 800ed9a:	bf00      	nop
 800ed9c:	0000      	movs	r0, r0
	...

0800eda0 <usb_lld_read_setup>:
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 800eda0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800eda4:	68cb      	ldr	r3, [r1, #12]
 800eda6:	6a1b      	ldr	r3, [r3, #32]
 800eda8:	6819      	ldr	r1, [r3, #0]
 800edaa:	685b      	ldr	r3, [r3, #4]
 800edac:	6053      	str	r3, [r2, #4]
 800edae:	6011      	str	r1, [r2, #0]
 800edb0:	4770      	bx	lr
 800edb2:	bf00      	nop
	...

0800edc0 <usb_lld_prepare_receive>:
 *
 * @notapi
 */
void usb_lld_prepare_receive(USBDriver *usbp, usbep_t ep) {
  uint32_t pcnt;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800edc0:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_receive(USBDriver *usbp, usbep_t ep) {
 800edc4:	b430      	push	{r4, r5}
  uint32_t pcnt;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800edc6:	68dd      	ldr	r5, [r3, #12]
 800edc8:	69ac      	ldr	r4, [r5, #24]

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 800edca:	6863      	ldr	r3, [r4, #4]
 800edcc:	6123      	str	r3, [r4, #16]
  if ((ep == 0) && (osp->rxsize  > EP0_MAX_OUTSIZE))
 800edce:	b931      	cbnz	r1, 800edde <usb_lld_prepare_receive+0x1e>
 800edd0:	2b40      	cmp	r3, #64	; 0x40
 800edd2:	d904      	bls.n	800edde <usb_lld_prepare_receive+0x1e>
      osp->rxsize = EP0_MAX_OUTSIZE;
 800edd4:	2340      	movs	r3, #64	; 0x40
 800edd6:	6063      	str	r3, [r4, #4]
 800edd8:	4a09      	ldr	r2, [pc, #36]	; (800ee00 <usb_lld_prepare_receive+0x40>)
 800edda:	243f      	movs	r4, #63	; 0x3f
 800eddc:	e002      	b.n	800ede4 <usb_lld_prepare_receive+0x24>
 800edde:	1e5c      	subs	r4, r3, #1
 800ede0:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000

  pcnt = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1) /
         usbp->epc[ep]->out_maxsize;
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 800ede4:	6d00      	ldr	r0, [r0, #80]	; 0x50
  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
  if ((ep == 0) && (osp->rxsize  > EP0_MAX_OUTSIZE))
      osp->rxsize = EP0_MAX_OUTSIZE;

  pcnt = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1) /
 800ede6:	8a6d      	ldrh	r5, [r5, #18]
         usbp->epc[ep]->out_maxsize;
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 800ede8:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800edec:	192b      	adds	r3, r5, r4
 800edee:	fbb3 f3f5 	udiv	r3, r3, r5
 800edf2:	ea42 43c3 	orr.w	r3, r2, r3, lsl #19
 800edf6:	f8c1 3b10 	str.w	r3, [r1, #2832]	; 0xb10
                               DOEPTSIZ_XFRSIZ(osp->rxsize);

}
 800edfa:	bc30      	pop	{r4, r5}
 800edfc:	4770      	bx	lr
 800edfe:	bf00      	nop
 800ee00:	60000040 	.word	0x60000040
	...

0800ee10 <otg_epout_handler.constprop.7>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 800ee10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  stm32_otg_t *otgp = usbp->otg;
 800ee14:	4e26      	ldr	r6, [pc, #152]	; (800eeb0 <otg_epout_handler.constprop.7+0xa0>)
 800ee16:	6d37      	ldr	r7, [r6, #80]	; 0x50
  uint32_t epint = otgp->oe[ep].DOEPINT;
 800ee18:	eb07 1340 	add.w	r3, r7, r0, lsl #5
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 800ee1c:	4605      	mov	r5, r0
  stm32_otg_t *otgp = usbp->otg;
  uint32_t epint = otgp->oe[ep].DOEPINT;
 800ee1e:	f8d3 4b08 	ldr.w	r4, [r3, #2824]	; 0xb08

  /* Resets all EP IRQ sources.*/
  otgp->oe[ep].DOEPINT = epint;
 800ee22:	f8c3 4b08 	str.w	r4, [r3, #2824]	; 0xb08

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 800ee26:	0720      	lsls	r0, r4, #28
 800ee28:	d503      	bpl.n	800ee32 <otg_epout_handler.constprop.7+0x22>
 800ee2a:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 800ee2e:	0719      	lsls	r1, r3, #28
 800ee30:	d41d      	bmi.n	800ee6e <otg_epout_handler.constprop.7+0x5e>
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);

  }
  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 800ee32:	07e2      	lsls	r2, r4, #31
 800ee34:	d519      	bpl.n	800ee6a <otg_epout_handler.constprop.7+0x5a>
 800ee36:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 800ee3a:	07db      	lsls	r3, r3, #31
 800ee3c:	d515      	bpl.n	800ee6a <otg_epout_handler.constprop.7+0x5a>
    /* Receive transfer complete.*/
    USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 800ee3e:	eb06 0685 	add.w	r6, r6, r5, lsl #2
 800ee42:	4c1b      	ldr	r4, [pc, #108]	; (800eeb0 <otg_epout_handler.constprop.7+0xa0>)
 800ee44:	68f1      	ldr	r1, [r6, #12]
 800ee46:	698b      	ldr	r3, [r1, #24]

    if (osp->rxsize < osp->totsize) {
 800ee48:	6858      	ldr	r0, [r3, #4]
 800ee4a:	691a      	ldr	r2, [r3, #16]
 800ee4c:	4290      	cmp	r0, r2
 800ee4e:	d316      	bcc.n	800ee7e <otg_epout_handler.constprop.7+0x6e>
      usb_lld_start_out(usbp, ep);
      chSysUnlockFromISR();
    }
    else {
      /* End on OUT transfer.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 800ee50:	8962      	ldrh	r2, [r4, #10]
 800ee52:	68ce      	ldr	r6, [r1, #12]
 800ee54:	2301      	movs	r3, #1
 800ee56:	40ab      	lsls	r3, r5
 800ee58:	ea22 0303 	bic.w	r3, r2, r3
 800ee5c:	8163      	strh	r3, [r4, #10]
 800ee5e:	4629      	mov	r1, r5
 800ee60:	4620      	mov	r0, r4
 800ee62:	4633      	mov	r3, r6
    }
  }
}
 800ee64:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      usb_lld_start_out(usbp, ep);
      chSysUnlockFromISR();
    }
    else {
      /* End on OUT transfer.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 800ee68:	4718      	bx	r3
 800ee6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  otgp->oe[ep].DOEPINT = epint;

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);
 800ee6e:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800ee72:	4629      	mov	r1, r5
 800ee74:	68db      	ldr	r3, [r3, #12]
 800ee76:	4630      	mov	r0, r6
 800ee78:	685b      	ldr	r3, [r3, #4]
 800ee7a:	4798      	blx	r3
 800ee7c:	e7d9      	b.n	800ee32 <otg_epout_handler.constprop.7+0x22>

    if (osp->rxsize < osp->totsize) {
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      osp->rxsize = osp->totsize - osp->rxsize;
 800ee7e:	1a12      	subs	r2, r2, r0
      osp->rxcnt  = 0;
 800ee80:	2600      	movs	r6, #0

    if (osp->rxsize < osp->totsize) {
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      osp->rxsize = osp->totsize - osp->rxsize;
 800ee82:	605a      	str	r2, [r3, #4]
      osp->rxcnt  = 0;
 800ee84:	609e      	str	r6, [r3, #8]
      usb_lld_prepare_receive(usbp, ep);
 800ee86:	4629      	mov	r1, r5
 800ee88:	4620      	mov	r0, r4
 800ee8a:	f7ff ff99 	bl	800edc0 <usb_lld_prepare_receive>
 800ee8e:	2320      	movs	r3, #32
 800ee90:	f383 8811 	msr	BASEPRI, r3
 800ee94:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800ee96:	eb03 1545 	add.w	r5, r3, r5, lsl #5
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_CNAK;
 800ee9a:	f8d5 3b00 	ldr.w	r3, [r5, #2816]	; 0xb00
 800ee9e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800eea2:	f8c5 3b00 	str.w	r3, [r5, #2816]	; 0xb00
 800eea6:	f386 8811 	msr	BASEPRI, r6
 800eeaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eeae:	bf00      	nop
 800eeb0:	20000fe0 	.word	0x20000fe0
	...

0800eec0 <usb_lld_prepare_transmit>:
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_transmit(USBDriver *usbp, usbep_t ep) {
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800eec0:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_prepare_transmit(USBDriver *usbp, usbep_t ep) {
 800eec4:	b410      	push	{r4}
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800eec6:	68dc      	ldr	r4, [r3, #12]
 800eec8:	6962      	ldr	r2, [r4, #20]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 800eeca:	6853      	ldr	r3, [r2, #4]
 800eecc:	6113      	str	r3, [r2, #16]
  if (isp->txsize == 0) {
 800eece:	b1ab      	cbz	r3, 800eefc <usb_lld_prepare_transmit+0x3c>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
  }
  else {
    if ((ep == 0) && (isp->txsize  > EP0_MAX_INSIZE))
 800eed0:	b171      	cbz	r1, 800eef0 <usb_lld_prepare_transmit+0x30>
 800eed2:	1e5a      	subs	r2, r3, #1
      isp->txsize = EP0_MAX_INSIZE;

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
 800eed4:	6d00      	ldr	r0, [r0, #80]	; 0x50
  else {
    if ((ep == 0) && (isp->txsize  > EP0_MAX_INSIZE))
      isp->txsize = EP0_MAX_INSIZE;

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 800eed6:	8a24      	ldrh	r4, [r4, #16]
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
 800eed8:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 800eedc:	4422      	add	r2, r4
 800eede:	fbb2 f2f4 	udiv	r2, r2, r4
 800eee2:	ea43 43c2 	orr.w	r3, r3, r2, lsl #19
 800eee6:	f8c1 3910 	str.w	r3, [r1, #2320]	; 0x910
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }
}
 800eeea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eeee:	4770      	bx	lr
  if (isp->txsize == 0) {
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
  }
  else {
    if ((ep == 0) && (isp->txsize  > EP0_MAX_INSIZE))
 800eef0:	2b40      	cmp	r3, #64	; 0x40
 800eef2:	d9ee      	bls.n	800eed2 <usb_lld_prepare_transmit+0x12>
      isp->txsize = EP0_MAX_INSIZE;
 800eef4:	2340      	movs	r3, #64	; 0x40
 800eef6:	6053      	str	r3, [r2, #4]
 800eef8:	223f      	movs	r2, #63	; 0x3f
 800eefa:	e7eb      	b.n	800eed4 <usb_lld_prepare_transmit+0x14>

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
  if (isp->txsize == 0) {
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 800eefc:	6d03      	ldr	r3, [r0, #80]	; 0x50
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }
}
 800eefe:	f85d 4b04 	ldr.w	r4, [sp], #4

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
  if (isp->txsize == 0) {
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 800ef02:	eb03 1141 	add.w	r1, r3, r1, lsl #5
 800ef06:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ef0a:	f8c1 3910 	str.w	r3, [r1, #2320]	; 0x910
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
                    usbp->epc[ep]->in_maxsize;
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(pcnt) |
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
  }
}
 800ef0e:	4770      	bx	lr

0800ef10 <otg_epin_handler.constprop.8>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 800ef10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  stm32_otg_t *otgp = usbp->otg;
 800ef14:	4f31      	ldr	r7, [pc, #196]	; (800efdc <otg_epin_handler.constprop.8+0xcc>)
 800ef16:	6d3d      	ldr	r5, [r7, #80]	; 0x50
  uint32_t epint = otgp->ie[ep].DIEPINT;
 800ef18:	eb05 1340 	add.w	r3, r5, r0, lsl #5
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 800ef1c:	4606      	mov	r6, r0
  stm32_otg_t *otgp = usbp->otg;
  uint32_t epint = otgp->ie[ep].DIEPINT;
 800ef1e:	f8d3 4908 	ldr.w	r4, [r3, #2312]	; 0x908

  otgp->ie[ep].DIEPINT = epint;
 800ef22:	f8c3 4908 	str.w	r4, [r3, #2312]	; 0x908

  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 800ef26:	07e1      	lsls	r1, r4, #31
 800ef28:	d503      	bpl.n	800ef32 <otg_epin_handler.constprop.8+0x22>
 800ef2a:	f8d5 3810 	ldr.w	r3, [r5, #2064]	; 0x810
 800ef2e:	07da      	lsls	r2, r3, #31
 800ef30:	d40a      	bmi.n	800ef48 <otg_epin_handler.constprop.8+0x38>
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 800ef32:	0623      	lsls	r3, r4, #24
 800ef34:	d506      	bpl.n	800ef44 <otg_epin_handler.constprop.8+0x34>
 800ef36:	2301      	movs	r3, #1
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 800ef38:	f8d5 2834 	ldr.w	r2, [r5, #2100]	; 0x834
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 800ef3c:	fa03 f606 	lsl.w	r6, r3, r6
 800ef40:	4216      	tst	r6, r2
 800ef42:	d129      	bne.n	800ef98 <otg_epin_handler.constprop.8+0x88>
 800ef44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
    /* Transmit transfer complete.*/
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 800ef48:	eb07 0380 	add.w	r3, r7, r0, lsl #2
 800ef4c:	68d9      	ldr	r1, [r3, #12]
 800ef4e:	694b      	ldr	r3, [r1, #20]

    if (isp->txsize < isp->totsize) {
 800ef50:	6858      	ldr	r0, [r3, #4]
 800ef52:	691a      	ldr	r2, [r3, #16]
 800ef54:	4290      	cmp	r0, r2
 800ef56:	d234      	bcs.n	800efc2 <otg_epin_handler.constprop.8+0xb2>
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 800ef58:	1a12      	subs	r2, r2, r0
      isp->txcnt  = 0;
 800ef5a:	f04f 0800 	mov.w	r8, #0

    if (isp->txsize < isp->totsize) {
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 800ef5e:	605a      	str	r2, [r3, #4]
      isp->txcnt  = 0;
 800ef60:	f8c3 8008 	str.w	r8, [r3, #8]
      usb_lld_prepare_transmit(usbp, ep);
 800ef64:	4631      	mov	r1, r6
 800ef66:	4638      	mov	r0, r7
 800ef68:	f7ff ffaa 	bl	800eec0 <usb_lld_prepare_transmit>
 800ef6c:	2320      	movs	r3, #32
 800ef6e:	f383 8811 	msr	BASEPRI, r3
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800ef72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ef74:	eb03 1046 	add.w	r0, r3, r6, lsl #5
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800ef78:	2201      	movs	r2, #1
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800ef7a:	f8d0 1900 	ldr.w	r1, [r0, #2304]	; 0x900
 800ef7e:	f041 4104 	orr.w	r1, r1, #2214592512	; 0x84000000
 800ef82:	f8c0 1900 	str.w	r1, [r0, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800ef86:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 800ef8a:	40b2      	lsls	r2, r6
 800ef8c:	430a      	orrs	r2, r1
 800ef8e:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
 800ef92:	f388 8811 	msr	BASEPRI, r8
 800ef96:	e7cc      	b.n	800ef32 <otg_epin_handler.constprop.8+0x22>
 800ef98:	2320      	movs	r3, #32
 800ef9a:	f383 8811 	msr	BASEPRI, r3
  if ((epint & DIEPINT_TXFE) &&
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
    /* The thread is made ready, it will be scheduled on ISR exit.*/
    osalSysLockFromISR();
    usbp->txpending |= (1 << ep);
    otgp->DIEPEMPMSK &= ~(1 << ep);
 800ef9e:	f8d5 3834 	ldr.w	r3, [r5, #2100]	; 0x834
  }
  if ((epint & DIEPINT_TXFE) &&
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
    /* The thread is made ready, it will be scheduled on ISR exit.*/
    osalSysLockFromISR();
    usbp->txpending |= (1 << ep);
 800efa2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 *
 * @iclass
 */
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {

  chThdResumeI(trp, msg);
 800efa4:	480e      	ldr	r0, [pc, #56]	; (800efe0 <otg_epin_handler.constprop.8+0xd0>)
    otgp->DIEPEMPMSK &= ~(1 << ep);
 800efa6:	ea23 0306 	bic.w	r3, r3, r6
 800efaa:	f8c5 3834 	str.w	r3, [r5, #2100]	; 0x834
  }
  if ((epint & DIEPINT_TXFE) &&
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
    /* The thread is made ready, it will be scheduled on ISR exit.*/
    osalSysLockFromISR();
    usbp->txpending |= (1 << ep);
 800efae:	4316      	orrs	r6, r2
 800efb0:	2100      	movs	r1, #0
 800efb2:	65fe      	str	r6, [r7, #92]	; 0x5c
 800efb4:	f7fd ffcc 	bl	800cf50 <chThdResumeI>
 800efb8:	2300      	movs	r3, #0
 800efba:	f383 8811 	msr	BASEPRI, r3
 800efbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      usb_lld_start_in(usbp, ep);
      osalSysUnlockFromISR();
    }
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 800efc2:	893a      	ldrh	r2, [r7, #8]
 800efc4:	f8d1 8008 	ldr.w	r8, [r1, #8]
 800efc8:	2301      	movs	r3, #1
 800efca:	40b3      	lsls	r3, r6
 800efcc:	ea22 0303 	bic.w	r3, r2, r3
 800efd0:	813b      	strh	r3, [r7, #8]
 800efd2:	4631      	mov	r1, r6
 800efd4:	4638      	mov	r0, r7
 800efd6:	47c0      	blx	r8
 800efd8:	e7ab      	b.n	800ef32 <otg_epin_handler.constprop.8+0x22>
 800efda:	bf00      	nop
 800efdc:	20000fe0 	.word	0x20000fe0
 800efe0:	20001040 	.word	0x20001040
	...

0800eff0 <Vector14C>:
/**
 * @brief   OTG1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 800eff0:	b570      	push	{r4, r5, r6, lr}
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void usb_lld_serve_interrupt(USBDriver *usbp) {
  stm32_otg_t *otgp = usbp->otg;
 800eff2:	4d3a      	ldr	r5, [pc, #232]	; (800f0dc <Vector14C+0xec>)
 800eff4:	6d2e      	ldr	r6, [r5, #80]	; 0x50
  uint32_t sts, src;

  sts  = otgp->GINTSTS;
 800eff6:	6974      	ldr	r4, [r6, #20]
  sts &= otgp->GINTMSK;
 800eff8:	69b3      	ldr	r3, [r6, #24]
 800effa:	401c      	ands	r4, r3
  otgp->GINTSTS = sts;

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 800effc:	04e1      	lsls	r1, r4, #19
  stm32_otg_t *otgp = usbp->otg;
  uint32_t sts, src;

  sts  = otgp->GINTSTS;
  sts &= otgp->GINTMSK;
  otgp->GINTSTS = sts;
 800effe:	6174      	str	r4, [r6, #20]

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 800f000:	d42d      	bmi.n	800f05e <Vector14C+0x6e>
    _usb_reset(usbp);
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
  }

  /* Enumeration done.*/
  if (sts & GINTSTS_ENUMDNE) {
 800f002:	04a2      	lsls	r2, r4, #18
    (void)otgp->DSTS;
 800f004:	bf48      	it	mi
 800f006:	f8d6 3808 	ldrmi.w	r3, [r6, #2056]	; 0x808
  }

  /* SOF interrupt handling.*/
  if (sts & GINTSTS_SOF) {
 800f00a:	0723      	lsls	r3, r4, #28
 800f00c:	d504      	bpl.n	800f018 <Vector14C+0x28>
    _usb_isr_invoke_sof_cb(usbp);
 800f00e:	686b      	ldr	r3, [r5, #4]
 800f010:	68db      	ldr	r3, [r3, #12]
 800f012:	b10b      	cbz	r3, 800f018 <Vector14C+0x28>
 800f014:	4831      	ldr	r0, [pc, #196]	; (800f0dc <Vector14C+0xec>)
 800f016:	4798      	blx	r3
  }

  /* RX FIFO not empty handling.*/
  if (sts & GINTSTS_RXFLVL) {
 800f018:	06e5      	lsls	r5, r4, #27
 800f01a:	d42b      	bmi.n	800f074 <Vector14C+0x84>
    osalSysUnlockFromISR();
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
  if (sts & GINTSTS_IEPINT) {
 800f01c:	0360      	lsls	r0, r4, #13
    osalThreadResumeI(&usbp->wait, MSG_OK);
    osalSysUnlockFromISR();
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
 800f01e:	f8d6 5818 	ldr.w	r5, [r6, #2072]	; 0x818
  if (sts & GINTSTS_IEPINT) {
 800f022:	d507      	bpl.n	800f034 <Vector14C+0x44>
    if (src & (1 << 0))
 800f024:	07e9      	lsls	r1, r5, #31
 800f026:	d445      	bmi.n	800f0b4 <Vector14C+0xc4>
      otg_epin_handler(usbp, 0);
    if (src & (1 << 1))
 800f028:	07aa      	lsls	r2, r5, #30
 800f02a:	d448      	bmi.n	800f0be <Vector14C+0xce>
      otg_epin_handler(usbp, 1);
    if (src & (1 << 2))
 800f02c:	076b      	lsls	r3, r5, #29
 800f02e:	d44b      	bmi.n	800f0c8 <Vector14C+0xd8>
      otg_epin_handler(usbp, 2);
    if (src & (1 << 3))
 800f030:	072e      	lsls	r6, r5, #28
 800f032:	d44e      	bmi.n	800f0d2 <Vector14C+0xe2>
      otg_epin_handler(usbp, 4);
    if (src & (1 << 5))
      otg_epin_handler(usbp, 5);
#endif
  }
  if (sts & GINTSTS_OEPINT) {
 800f034:	0324      	lsls	r4, r4, #12
 800f036:	d507      	bpl.n	800f048 <Vector14C+0x58>
    if (src & (1 << 16))
 800f038:	03e8      	lsls	r0, r5, #15
 800f03a:	d430      	bmi.n	800f09e <Vector14C+0xae>
      otg_epout_handler(usbp, 0);
    if (src & (1 << 17))
 800f03c:	03a9      	lsls	r1, r5, #14
 800f03e:	d433      	bmi.n	800f0a8 <Vector14C+0xb8>
      otg_epout_handler(usbp, 1);
    if (src & (1 << 18))
 800f040:	036a      	lsls	r2, r5, #13
 800f042:	d426      	bmi.n	800f092 <Vector14C+0xa2>
      otg_epout_handler(usbp, 2);
    if (src & (1 << 19))
 800f044:	032b      	lsls	r3, r5, #12
 800f046:	d403      	bmi.n	800f050 <Vector14C+0x60>
  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
}
 800f048:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
 800f04c:	f7fe ba78 	b.w	800d540 <_port_irq_epilogue>
    if (src & (1 << 17))
      otg_epout_handler(usbp, 1);
    if (src & (1 << 18))
      otg_epout_handler(usbp, 2);
    if (src & (1 << 19))
      otg_epout_handler(usbp, 3);
 800f050:	2003      	movs	r0, #3
 800f052:	f7ff fedd 	bl	800ee10 <otg_epout_handler.constprop.7>
  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
}
 800f056:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

  OSAL_IRQ_PROLOGUE();

  usb_lld_serve_interrupt(&USBD1);

  OSAL_IRQ_EPILOGUE();
 800f05a:	f7fe ba71 	b.w	800d540 <_port_irq_epilogue>
  sts &= otgp->GINTMSK;
  otgp->GINTSTS = sts;

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
    _usb_reset(usbp);
 800f05e:	4628      	mov	r0, r5
 800f060:	f7fe fc3e 	bl	800d8e0 <_usb_reset>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 800f064:	686b      	ldr	r3, [r5, #4]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	2b00      	cmp	r3, #0
 800f06a:	d0ca      	beq.n	800f002 <Vector14C+0x12>
 800f06c:	2100      	movs	r1, #0
 800f06e:	4628      	mov	r0, r5
 800f070:	4798      	blx	r3
 800f072:	e7c6      	b.n	800f002 <Vector14C+0x12>
 800f074:	2320      	movs	r3, #32
 800f076:	f383 8811 	msr	BASEPRI, r3
  /* RX FIFO not empty handling.*/
  if (sts & GINTSTS_RXFLVL) {
    /* The interrupt is masked while the thread has control or it would
       be triggered again.*/
    osalSysLockFromISR();
    otgp->GINTMSK &= ~GINTMSK_RXFLVLM;
 800f07a:	69b3      	ldr	r3, [r6, #24]
 800f07c:	4818      	ldr	r0, [pc, #96]	; (800f0e0 <Vector14C+0xf0>)
 800f07e:	f023 0310 	bic.w	r3, r3, #16
 800f082:	61b3      	str	r3, [r6, #24]
 800f084:	2100      	movs	r1, #0
 800f086:	f7fd ff63 	bl	800cf50 <chThdResumeI>
 800f08a:	2300      	movs	r3, #0
 800f08c:	f383 8811 	msr	BASEPRI, r3
 800f090:	e7c4      	b.n	800f01c <Vector14C+0x2c>
    if (src & (1 << 16))
      otg_epout_handler(usbp, 0);
    if (src & (1 << 17))
      otg_epout_handler(usbp, 1);
    if (src & (1 << 18))
      otg_epout_handler(usbp, 2);
 800f092:	2002      	movs	r0, #2
 800f094:	f7ff febc 	bl	800ee10 <otg_epout_handler.constprop.7>
    if (src & (1 << 19))
 800f098:	032b      	lsls	r3, r5, #12
 800f09a:	d5d5      	bpl.n	800f048 <Vector14C+0x58>
 800f09c:	e7d8      	b.n	800f050 <Vector14C+0x60>
      otg_epin_handler(usbp, 5);
#endif
  }
  if (sts & GINTSTS_OEPINT) {
    if (src & (1 << 16))
      otg_epout_handler(usbp, 0);
 800f09e:	2000      	movs	r0, #0
 800f0a0:	f7ff feb6 	bl	800ee10 <otg_epout_handler.constprop.7>
    if (src & (1 << 17))
 800f0a4:	03a9      	lsls	r1, r5, #14
 800f0a6:	d5cb      	bpl.n	800f040 <Vector14C+0x50>
      otg_epout_handler(usbp, 1);
 800f0a8:	2001      	movs	r0, #1
 800f0aa:	f7ff feb1 	bl	800ee10 <otg_epout_handler.constprop.7>
    if (src & (1 << 18))
 800f0ae:	036a      	lsls	r2, r5, #13
 800f0b0:	d5c8      	bpl.n	800f044 <Vector14C+0x54>
 800f0b2:	e7ee      	b.n	800f092 <Vector14C+0xa2>

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
  if (sts & GINTSTS_IEPINT) {
    if (src & (1 << 0))
      otg_epin_handler(usbp, 0);
 800f0b4:	2000      	movs	r0, #0
 800f0b6:	f7ff ff2b 	bl	800ef10 <otg_epin_handler.constprop.8>
    if (src & (1 << 1))
 800f0ba:	07aa      	lsls	r2, r5, #30
 800f0bc:	d5b6      	bpl.n	800f02c <Vector14C+0x3c>
      otg_epin_handler(usbp, 1);
 800f0be:	2001      	movs	r0, #1
 800f0c0:	f7ff ff26 	bl	800ef10 <otg_epin_handler.constprop.8>
    if (src & (1 << 2))
 800f0c4:	076b      	lsls	r3, r5, #29
 800f0c6:	d5b3      	bpl.n	800f030 <Vector14C+0x40>
      otg_epin_handler(usbp, 2);
 800f0c8:	2002      	movs	r0, #2
 800f0ca:	f7ff ff21 	bl	800ef10 <otg_epin_handler.constprop.8>
    if (src & (1 << 3))
 800f0ce:	072e      	lsls	r6, r5, #28
 800f0d0:	d5b0      	bpl.n	800f034 <Vector14C+0x44>
      otg_epin_handler(usbp, 3);
 800f0d2:	2003      	movs	r0, #3
 800f0d4:	f7ff ff1c 	bl	800ef10 <otg_epin_handler.constprop.8>
 800f0d8:	e7ac      	b.n	800f034 <Vector14C+0x44>
 800f0da:	bf00      	nop
 800f0dc:	20000fe0 	.word	0x20000fe0
 800f0e0:	20001040 	.word	0x20001040
	...

0800f0f0 <usb_lld_start_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 800f0f0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f0f2:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_CNAK;
 800f0f6:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 800f0fa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f0fe:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
 800f102:	4770      	bx	lr
	...

0800f110 <usb_lld_start_in>:
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800f110:	6d03      	ldr	r3, [r0, #80]	; 0x50
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 800f112:	b410      	push	{r4}
 800f114:	eb03 1441 	add.w	r4, r3, r1, lsl #5

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800f118:	2001      	movs	r0, #1
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 800f11a:	f8d4 2900 	ldr.w	r2, [r4, #2304]	; 0x900
 800f11e:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800f122:	f8c4 2900 	str.w	r2, [r4, #2304]	; 0x900
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800f126:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
}
 800f12a:	f85d 4b04 	ldr.w	r4, [sp], #4
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800f12e:	fa00 f101 	lsl.w	r1, r0, r1
 800f132:	4311      	orrs	r1, r2
 800f134:	f8c3 1834 	str.w	r1, [r3, #2100]	; 0x834
}
 800f138:	4770      	bx	lr
 800f13a:	bf00      	nop
 800f13c:	0000      	movs	r0, r0
	...

0800f140 <usb_lld_stall_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {
 800f140:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f142:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 800f146:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 800f14a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f14e:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
 800f152:	4770      	bx	lr
	...

0800f160 <usb_lld_stall_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {
 800f160:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f162:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 800f166:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 800f16a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f16e:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
 800f172:	4770      	bx	lr
	...

0800f180 <usb_lld_clear_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {
 800f180:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f182:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 800f186:	f8d1 3b00 	ldr.w	r3, [r1, #2816]	; 0xb00
 800f18a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f18e:	f8c1 3b00 	str.w	r3, [r1, #2816]	; 0xb00
 800f192:	4770      	bx	lr
	...

0800f1a0 <usb_lld_clear_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {
 800f1a0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f1a2:	eb03 1141 	add.w	r1, r3, r1, lsl #5

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 800f1a6:	f8d1 3900 	ldr.w	r3, [r1, #2304]	; 0x900
 800f1aa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f1ae:	f8c1 3900 	str.w	r3, [r1, #2304]	; 0x900
 800f1b2:	4770      	bx	lr
	...

0800f1c0 <Vector108>:
/**
 * @brief   TIM5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM5_HANDLER) {
 800f1c0:	b508      	push	{r3, lr}
 *
 * @param[in] gptp      pointer to a @p GPTDriver object
 */
static void gpt_lld_serve_interrupt(GPTDriver *gptp) {

  gptp->tim->SR = 0;
 800f1c2:	4b0b      	ldr	r3, [pc, #44]	; (800f1f0 <Vector108+0x30>)
  if (gptp->state == GPT_ONESHOT) {
 800f1c4:	7818      	ldrb	r0, [r3, #0]
 *
 * @param[in] gptp      pointer to a @p GPTDriver object
 */
static void gpt_lld_serve_interrupt(GPTDriver *gptp) {

  gptp->tim->SR = 0;
 800f1c6:	68da      	ldr	r2, [r3, #12]
 800f1c8:	2100      	movs	r1, #0
  if (gptp->state == GPT_ONESHOT) {
 800f1ca:	2804      	cmp	r0, #4
 *
 * @param[in] gptp      pointer to a @p GPTDriver object
 */
static void gpt_lld_serve_interrupt(GPTDriver *gptp) {

  gptp->tim->SR = 0;
 800f1cc:	6111      	str	r1, [r2, #16]
  if (gptp->state == GPT_ONESHOT) {
 800f1ce:	d107      	bne.n	800f1e0 <Vector108+0x20>
    gptp->state = GPT_READY;                /* Back in GPT_READY state.     */
 800f1d0:	2002      	movs	r0, #2
 800f1d2:	7018      	strb	r0, [r3, #0]
 *
 * @notapi
 */
void gpt_lld_stop_timer(GPTDriver *gptp) {

  gptp->tim->CR1   = 0;                         /* Initially stopped.       */
 800f1d4:	6011      	str	r1, [r2, #0]
  gptp->tim->SR    = 0;                         /* Clear pending IRQs.      */
 800f1d6:	6111      	str	r1, [r2, #16]

  /* All interrupts disabled.*/
  gptp->tim->DIER &= ~STM32_TIM_DIER_IRQ_MASK;
 800f1d8:	68d1      	ldr	r1, [r2, #12]
 800f1da:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 800f1de:	60d1      	str	r1, [r2, #12]
  gptp->tim->SR = 0;
  if (gptp->state == GPT_ONESHOT) {
    gptp->state = GPT_READY;                /* Back in GPT_READY state.     */
    gpt_lld_stop_timer(gptp);               /* Timer automatically stopped. */
  }
  gptp->config->callback(gptp);
 800f1e0:	685b      	ldr	r3, [r3, #4]
 800f1e2:	4803      	ldr	r0, [pc, #12]	; (800f1f0 <Vector108+0x30>)
 800f1e4:	685b      	ldr	r3, [r3, #4]
 800f1e6:	4798      	blx	r3
  OSAL_IRQ_PROLOGUE();

  gpt_lld_serve_interrupt(&GPTD5);

  OSAL_IRQ_EPILOGUE();
}
 800f1e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  OSAL_IRQ_PROLOGUE();

  gpt_lld_serve_interrupt(&GPTD5);

  OSAL_IRQ_EPILOGUE();
 800f1ec:	f7fe b9a8 	b.w	800d540 <_port_irq_epilogue>
 800f1f0:	2000127c 	.word	0x2000127c
	...

0800f200 <gpt_lld_init>:
  gptObjectInit(&GPTD4);
#endif

#if STM32_GPT_USE_TIM5
  /* Driver initialization.*/
  GPTD5.tim = STM32_TIM5;
 800f200:	4802      	ldr	r0, [pc, #8]	; (800f20c <gpt_lld_init+0xc>)
 800f202:	4b03      	ldr	r3, [pc, #12]	; (800f210 <gpt_lld_init+0x10>)
 800f204:	60c3      	str	r3, [r0, #12]
  gptObjectInit(&GPTD5);
 800f206:	f7fe ba53 	b.w	800d6b0 <gptObjectInit>
 800f20a:	bf00      	nop
 800f20c:	2000127c 	.word	0x2000127c
 800f210:	40000c00 	.word	0x40000c00
	...

0800f220 <VectorB8>:
 *          associated callback pointer is not equal to @p NULL in order to not
 *          perform an extra check in a potentially critical interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM4_HANDLER) {
 800f220:	b538      	push	{r3, r4, r5, lr}
 * @param[in] icup      pointer to the @p ICUDriver object
 */
static void icu_lld_serve_interrupt(ICUDriver *icup) {
  uint32_t sr;

  sr  = icup->tim->SR;
 800f222:	4d25      	ldr	r5, [pc, #148]	; (800f2b8 <VectorB8+0x98>)
 800f224:	68eb      	ldr	r3, [r5, #12]
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
 800f226:	6869      	ldr	r1, [r5, #4]
 * @param[in] icup      pointer to the @p ICUDriver object
 */
static void icu_lld_serve_interrupt(ICUDriver *icup) {
  uint32_t sr;

  sr  = icup->tim->SR;
 800f228:	691c      	ldr	r4, [r3, #16]
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 800f22a:	68da      	ldr	r2, [r3, #12]
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
 800f22c:	7d08      	ldrb	r0, [r1, #20]
 800f22e:	4014      	ands	r4, r2
static void icu_lld_serve_interrupt(ICUDriver *icup) {
  uint32_t sr;

  sr  = icup->tim->SR;
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  icup->tim->SR = ~sr;
 800f230:	b2e2      	uxtb	r2, r4
 800f232:	43d2      	mvns	r2, r2
 800f234:	611a      	str	r2, [r3, #16]
  if (icup->config->channel == ICU_CHANNEL_1) {
 800f236:	b990      	cbnz	r0, 800f25e <VectorB8+0x3e>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 800f238:	0760      	lsls	r0, r4, #29
 800f23a:	d52f      	bpl.n	800f29c <VectorB8+0x7c>
      _icu_isr_invoke_width_cb(icup);
 800f23c:	782b      	ldrb	r3, [r5, #0]
 800f23e:	2b04      	cmp	r3, #4
 800f240:	d028      	beq.n	800f294 <VectorB8+0x74>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 800f242:	07a1      	lsls	r1, r4, #30
 800f244:	d412      	bmi.n	800f26c <VectorB8+0x4c>
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_period_cb(icup);
  }
  if ((sr & STM32_TIM_SR_UIF) != 0)
 800f246:	07e4      	lsls	r4, r4, #31
 800f248:	d505      	bpl.n	800f256 <VectorB8+0x36>
    _icu_isr_invoke_overflow_cb(icup);
 800f24a:	686b      	ldr	r3, [r5, #4]
 800f24c:	481a      	ldr	r0, [pc, #104]	; (800f2b8 <VectorB8+0x98>)
 800f24e:	691b      	ldr	r3, [r3, #16]
 800f250:	4798      	blx	r3
 800f252:	2303      	movs	r3, #3
 800f254:	702b      	strb	r3, [r5, #0]
  OSAL_IRQ_PROLOGUE();

  icu_lld_serve_interrupt(&ICUD4);

  OSAL_IRQ_EPILOGUE();
}
 800f256:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

  OSAL_IRQ_PROLOGUE();

  icu_lld_serve_interrupt(&ICUD4);

  OSAL_IRQ_EPILOGUE();
 800f25a:	f7fe b971 	b.w	800d540 <_port_irq_epilogue>
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_period_cb(icup);
  }
  else {
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 800f25e:	07a2      	lsls	r2, r4, #30
 800f260:	d50b      	bpl.n	800f27a <VectorB8+0x5a>
      _icu_isr_invoke_width_cb(icup);
 800f262:	782b      	ldrb	r3, [r5, #0]
 800f264:	2b04      	cmp	r3, #4
 800f266:	d004      	beq.n	800f272 <VectorB8+0x52>
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 800f268:	0763      	lsls	r3, r4, #29
 800f26a:	d5ec      	bpl.n	800f246 <VectorB8+0x26>
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_period_cb(icup);
 800f26c:	2304      	movs	r3, #4
 800f26e:	702b      	strb	r3, [r5, #0]
 800f270:	e7e9      	b.n	800f246 <VectorB8+0x26>
  }
  else {
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_width_cb(icup);
 800f272:	688b      	ldr	r3, [r1, #8]
 800f274:	b1e3      	cbz	r3, 800f2b0 <VectorB8+0x90>
 800f276:	4628      	mov	r0, r5
 800f278:	4798      	blx	r3
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 800f27a:	0763      	lsls	r3, r4, #29
 800f27c:	d5e3      	bpl.n	800f246 <VectorB8+0x26>
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_period_cb(icup);
 800f27e:	782b      	ldrb	r3, [r5, #0]
 800f280:	4a0d      	ldr	r2, [pc, #52]	; (800f2b8 <VectorB8+0x98>)
 800f282:	2b04      	cmp	r3, #4
 800f284:	d1f2      	bne.n	800f26c <VectorB8+0x4c>
 800f286:	6851      	ldr	r1, [r2, #4]
 800f288:	68cb      	ldr	r3, [r1, #12]
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d0ee      	beq.n	800f26c <VectorB8+0x4c>
 800f28e:	480a      	ldr	r0, [pc, #40]	; (800f2b8 <VectorB8+0x98>)
 800f290:	4798      	blx	r3
 800f292:	e7eb      	b.n	800f26c <VectorB8+0x4c>
  sr  = icup->tim->SR;
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_width_cb(icup);
 800f294:	688b      	ldr	r3, [r1, #8]
 800f296:	b143      	cbz	r3, 800f2aa <VectorB8+0x8a>
 800f298:	4628      	mov	r0, r5
 800f29a:	4798      	blx	r3
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 800f29c:	07a1      	lsls	r1, r4, #30
 800f29e:	d5d2      	bpl.n	800f246 <VectorB8+0x26>
      _icu_isr_invoke_period_cb(icup);
 800f2a0:	782b      	ldrb	r3, [r5, #0]
 800f2a2:	4a05      	ldr	r2, [pc, #20]	; (800f2b8 <VectorB8+0x98>)
 800f2a4:	2b04      	cmp	r3, #4
 800f2a6:	d1e1      	bne.n	800f26c <VectorB8+0x4c>
 800f2a8:	e7ed      	b.n	800f286 <VectorB8+0x66>
  sr &= icup->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
  icup->tim->SR = ~sr;
  if (icup->config->channel == ICU_CHANNEL_1) {
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
 800f2aa:	07a0      	lsls	r0, r4, #30
 800f2ac:	d4ec      	bmi.n	800f288 <VectorB8+0x68>
 800f2ae:	e7ca      	b.n	800f246 <VectorB8+0x26>
      _icu_isr_invoke_period_cb(icup);
  }
  else {
    if ((sr & STM32_TIM_SR_CC1IF) != 0)
      _icu_isr_invoke_width_cb(icup);
    if ((sr & STM32_TIM_SR_CC2IF) != 0)
 800f2b0:	0762      	lsls	r2, r4, #29
 800f2b2:	d4e9      	bmi.n	800f288 <VectorB8+0x68>
 800f2b4:	e7c7      	b.n	800f246 <VectorB8+0x26>
 800f2b6:	bf00      	nop
 800f2b8:	2000128c 	.word	0x2000128c
 800f2bc:	00000000 	.word	0x00000000

0800f2c0 <icu_lld_init>:
/**
 * @brief   Low level ICU driver initialization.
 *
 * @notapi
 */
void icu_lld_init(void) {
 800f2c0:	b510      	push	{r4, lr}
  ICUD3.tim = STM32_TIM3;
#endif

#if STM32_ICU_USE_TIM4
  /* Driver initialization.*/
  icuObjectInit(&ICUD4);
 800f2c2:	4c03      	ldr	r4, [pc, #12]	; (800f2d0 <icu_lld_init+0x10>)
 800f2c4:	4620      	mov	r0, r4
 800f2c6:	f7fe fa13 	bl	800d6f0 <icuObjectInit>
  ICUD4.tim = STM32_TIM4;
 800f2ca:	4b02      	ldr	r3, [pc, #8]	; (800f2d4 <icu_lld_init+0x14>)
 800f2cc:	60e3      	str	r3, [r4, #12]
 800f2ce:	bd10      	pop	{r4, pc}
 800f2d0:	2000128c 	.word	0x2000128c
 800f2d4:	40000800 	.word	0x40000800
	...

0800f2e0 <icu_lld_start>:
 *
 * @param[in] icup      pointer to the @p ICUDriver object
 *
 * @notapi
 */
void icu_lld_start(ICUDriver *icup) {
 800f2e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

  osalDbgAssert((icup->config->channel == ICU_CHANNEL_1) ||
                (icup->config->channel == ICU_CHANNEL_2),
                "invalid input");

  if (icup->state == ICU_STOP) {
 800f2e2:	7803      	ldrb	r3, [r0, #0]
 800f2e4:	2b01      	cmp	r3, #1
 *
 * @param[in] icup      pointer to the @p ICUDriver object
 *
 * @notapi
 */
void icu_lld_start(ICUDriver *icup) {
 800f2e6:	4604      	mov	r4, r0

  osalDbgAssert((icup->config->channel == ICU_CHANNEL_1) ||
                (icup->config->channel == ICU_CHANNEL_2),
                "invalid input");

  if (icup->state == ICU_STOP) {
 800f2e8:	d03a      	beq.n	800f360 <icu_lld_start+0x80>
    }
#endif
  }
  else {
    /* Driver re-configuration scenario, it must be stopped first.*/
    icup->tim->CR1    = 0;                  /* Timer disabled.              */
 800f2ea:	68c3      	ldr	r3, [r0, #12]
 800f2ec:	2200      	movs	r2, #0
 800f2ee:	601a      	str	r2, [r3, #0]
    icup->tim->CCR[0] = 0;                  /* Comparator 1 disabled.       */
 800f2f0:	635a      	str	r2, [r3, #52]	; 0x34
    icup->tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
 800f2f2:	639a      	str	r2, [r3, #56]	; 0x38
    icup->tim->CNT    = 0;                  /* Counter reset to zero.       */
 800f2f4:	625a      	str	r2, [r3, #36]	; 0x24
  }

  /* Timer configuration.*/
  icup->tim->SR   = 0;                      /* Clear eventual pending IRQs. */
  icup->tim->DIER = icup->config->dier &    /* DMA-related DIER settings.   */
 800f2f6:	6861      	ldr	r1, [r4, #4]
                    ~STM32_TIM_DIER_IRQ_MASK;
  psc = (icup->clock / icup->config->frequency) - 1;
 800f2f8:	68a2      	ldr	r2, [r4, #8]
    icup->tim->CNT    = 0;                  /* Counter reset to zero.       */
  }

  /* Timer configuration.*/
  icup->tim->SR   = 0;                      /* Clear eventual pending IRQs. */
  icup->tim->DIER = icup->config->dier &    /* DMA-related DIER settings.   */
 800f2fa:	6988      	ldr	r0, [r1, #24]
                ((psc + 1) * icup->config->frequency) == icup->clock,
                "invalid frequency");
  icup->tim->PSC  = psc;
  icup->tim->ARR  = 0xFFFF;

  if (icup->config->channel == ICU_CHANNEL_1) {
 800f2fc:	7d0d      	ldrb	r5, [r1, #20]

  /* Timer configuration.*/
  icup->tim->SR   = 0;                      /* Clear eventual pending IRQs. */
  icup->tim->DIER = icup->config->dier &    /* DMA-related DIER settings.   */
                    ~STM32_TIM_DIER_IRQ_MASK;
  psc = (icup->clock / icup->config->frequency) - 1;
 800f2fe:	684e      	ldr	r6, [r1, #4]
 800f300:	fbb2 f2f6 	udiv	r2, r2, r6
    icup->tim->CNT    = 0;                  /* Counter reset to zero.       */
  }

  /* Timer configuration.*/
  icup->tim->SR   = 0;                      /* Clear eventual pending IRQs. */
  icup->tim->DIER = icup->config->dier &    /* DMA-related DIER settings.   */
 800f304:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
                    ~STM32_TIM_DIER_IRQ_MASK;
  psc = (icup->clock / icup->config->frequency) - 1;
 800f308:	3a01      	subs	r2, #1
    icup->tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
    icup->tim->CNT    = 0;                  /* Counter reset to zero.       */
  }

  /* Timer configuration.*/
  icup->tim->SR   = 0;                      /* Clear eventual pending IRQs. */
 800f30a:	2700      	movs	r7, #0
  psc = (icup->clock / icup->config->frequency) - 1;
  osalDbgAssert((psc <= 0xFFFF) &&
                ((psc + 1) * icup->config->frequency) == icup->clock,
                "invalid frequency");
  icup->tim->PSC  = psc;
  icup->tim->ARR  = 0xFFFF;
 800f30c:	f64f 76ff 	movw	r6, #65535	; 0xffff
    icup->tim->CCR[1] = 0;                  /* Comparator 2 disabled.       */
    icup->tim->CNT    = 0;                  /* Counter reset to zero.       */
  }

  /* Timer configuration.*/
  icup->tim->SR   = 0;                      /* Clear eventual pending IRQs. */
 800f310:	611f      	str	r7, [r3, #16]
  icup->tim->DIER = icup->config->dier &    /* DMA-related DIER settings.   */
 800f312:	60d8      	str	r0, [r3, #12]
                    ~STM32_TIM_DIER_IRQ_MASK;
  psc = (icup->clock / icup->config->frequency) - 1;
  osalDbgAssert((psc <= 0xFFFF) &&
                ((psc + 1) * icup->config->frequency) == icup->clock,
                "invalid frequency");
  icup->tim->PSC  = psc;
 800f314:	629a      	str	r2, [r3, #40]	; 0x28
  icup->tim->ARR  = 0xFFFF;
 800f316:	62de      	str	r6, [r3, #44]	; 0x2c
    icup->tim->SMCR  = STM32_TIM_SMCR_TS(5) | STM32_TIM_SMCR_SMS(4);

    /* The CCER settings depend on the selected trigger mode.
       ICU_INPUT_ACTIVE_HIGH: Active on rising edge, idle on falling edge.
       ICU_INPUT_ACTIVE_LOW:  Active on falling edge, idle on rising edge.*/
    if (icup->config->mode == ICU_INPUT_ACTIVE_HIGH)
 800f318:	780a      	ldrb	r2, [r1, #0]
                ((psc + 1) * icup->config->frequency) == icup->clock,
                "invalid frequency");
  icup->tim->PSC  = psc;
  icup->tim->ARR  = 0xFFFF;

  if (icup->config->channel == ICU_CHANNEL_1) {
 800f31a:	b96d      	cbnz	r5, 800f338 <icu_lld_start+0x58>
    /* Selected input 1.
       CCMR1_CC1S = 01 = CH1 Input on TI1.
       CCMR1_CC2S = 10 = CH2 Input on TI1.*/
    icup->tim->CCMR1 = STM32_TIM_CCMR1_CC1S(1) | STM32_TIM_CCMR1_CC2S(2);
 800f31c:	f240 2001 	movw	r0, #513	; 0x201

    /* SMCR_TS  = 101, input is TI1FP1.
       SMCR_SMS = 100, reset on rising edge.*/
    icup->tim->SMCR  = STM32_TIM_SMCR_TS(5) | STM32_TIM_SMCR_SMS(4);
 800f320:	2154      	movs	r1, #84	; 0x54

  if (icup->config->channel == ICU_CHANNEL_1) {
    /* Selected input 1.
       CCMR1_CC1S = 01 = CH1 Input on TI1.
       CCMR1_CC2S = 10 = CH2 Input on TI1.*/
    icup->tim->CCMR1 = STM32_TIM_CCMR1_CC1S(1) | STM32_TIM_CCMR1_CC2S(2);
 800f322:	6198      	str	r0, [r3, #24]

    /* SMCR_TS  = 101, input is TI1FP1.
       SMCR_SMS = 100, reset on rising edge.*/
    icup->tim->SMCR  = STM32_TIM_SMCR_TS(5) | STM32_TIM_SMCR_SMS(4);
 800f324:	6099      	str	r1, [r3, #8]

    /* The CCER settings depend on the selected trigger mode.
       ICU_INPUT_ACTIVE_HIGH: Active on rising edge, idle on falling edge.
       ICU_INPUT_ACTIVE_LOW:  Active on falling edge, idle on rising edge.*/
    if (icup->config->mode == ICU_INPUT_ACTIVE_HIGH)
 800f326:	b1c2      	cbz	r2, 800f35a <icu_lld_start+0x7a>
      icup->tim->CCER = STM32_TIM_CCER_CC1E |
                        STM32_TIM_CCER_CC2E | STM32_TIM_CCER_CC2P;
    else
      icup->tim->CCER = STM32_TIM_CCER_CC1E | STM32_TIM_CCER_CC1P |
 800f328:	2213      	movs	r2, #19
 800f32a:	621a      	str	r2, [r3, #32]
                        STM32_TIM_CCER_CC2E;

    /* Direct pointers to the capture registers in order to make reading
       data faster from within callbacks.*/
    icup->wccrp = &icup->tim->CCR[1];
 800f32c:	f103 0238 	add.w	r2, r3, #56	; 0x38
    icup->pccrp = &icup->tim->CCR[0];
 800f330:	3334      	adds	r3, #52	; 0x34
      icup->tim->CCER = STM32_TIM_CCER_CC1E | STM32_TIM_CCER_CC1P |
                        STM32_TIM_CCER_CC2E;

    /* Direct pointers to the capture registers in order to make reading
       data faster from within callbacks.*/
    icup->wccrp = &icup->tim->CCR[1];
 800f332:	6122      	str	r2, [r4, #16]
    icup->pccrp = &icup->tim->CCR[0];
 800f334:	6163      	str	r3, [r4, #20]
 800f336:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }
  else {
    /* Selected input 2.
       CCMR1_CC1S = 10 = CH1 Input on TI2.
       CCMR1_CC2S = 01 = CH2 Input on TI2.*/
    icup->tim->CCMR1 = STM32_TIM_CCMR1_CC1S(2) | STM32_TIM_CCMR1_CC2S(1);
 800f338:	f44f 7081 	mov.w	r0, #258	; 0x102

    /* SMCR_TS  = 110, input is TI2FP2.
       SMCR_SMS = 100, reset on rising edge.*/
    icup->tim->SMCR  = STM32_TIM_SMCR_TS(6) | STM32_TIM_SMCR_SMS(4);
 800f33c:	2164      	movs	r1, #100	; 0x64
  }
  else {
    /* Selected input 2.
       CCMR1_CC1S = 10 = CH1 Input on TI2.
       CCMR1_CC2S = 01 = CH2 Input on TI2.*/
    icup->tim->CCMR1 = STM32_TIM_CCMR1_CC1S(2) | STM32_TIM_CCMR1_CC2S(1);
 800f33e:	6198      	str	r0, [r3, #24]

    /* SMCR_TS  = 110, input is TI2FP2.
       SMCR_SMS = 100, reset on rising edge.*/
    icup->tim->SMCR  = STM32_TIM_SMCR_TS(6) | STM32_TIM_SMCR_SMS(4);
 800f340:	6099      	str	r1, [r3, #8]

    /* The CCER settings depend on the selected trigger mode.
       ICU_INPUT_ACTIVE_HIGH: Active on rising edge, idle on falling edge.
       ICU_INPUT_ACTIVE_LOW:  Active on falling edge, idle on rising edge.*/
    if (icup->config->mode == ICU_INPUT_ACTIVE_HIGH)
 800f342:	b13a      	cbz	r2, 800f354 <icu_lld_start+0x74>
      icup->tim->CCER = STM32_TIM_CCER_CC1E | STM32_TIM_CCER_CC1P |
                        STM32_TIM_CCER_CC2E;
    else
      icup->tim->CCER = STM32_TIM_CCER_CC1E |
 800f344:	2231      	movs	r2, #49	; 0x31
 800f346:	621a      	str	r2, [r3, #32]
                        STM32_TIM_CCER_CC2E | STM32_TIM_CCER_CC2P;

    /* Direct pointers to the capture registers in order to make reading
       data faster from within callbacks.*/
    icup->wccrp = &icup->tim->CCR[0];
 800f348:	f103 0234 	add.w	r2, r3, #52	; 0x34
    icup->pccrp = &icup->tim->CCR[1];
 800f34c:	3338      	adds	r3, #56	; 0x38
      icup->tim->CCER = STM32_TIM_CCER_CC1E |
                        STM32_TIM_CCER_CC2E | STM32_TIM_CCER_CC2P;

    /* Direct pointers to the capture registers in order to make reading
       data faster from within callbacks.*/
    icup->wccrp = &icup->tim->CCR[0];
 800f34e:	6122      	str	r2, [r4, #16]
    icup->pccrp = &icup->tim->CCR[1];
 800f350:	6163      	str	r3, [r4, #20]
 800f352:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

    /* The CCER settings depend on the selected trigger mode.
       ICU_INPUT_ACTIVE_HIGH: Active on rising edge, idle on falling edge.
       ICU_INPUT_ACTIVE_LOW:  Active on falling edge, idle on rising edge.*/
    if (icup->config->mode == ICU_INPUT_ACTIVE_HIGH)
      icup->tim->CCER = STM32_TIM_CCER_CC1E | STM32_TIM_CCER_CC1P |
 800f354:	2213      	movs	r2, #19
 800f356:	621a      	str	r2, [r3, #32]
 800f358:	e7f6      	b.n	800f348 <icu_lld_start+0x68>

    /* The CCER settings depend on the selected trigger mode.
       ICU_INPUT_ACTIVE_HIGH: Active on rising edge, idle on falling edge.
       ICU_INPUT_ACTIVE_LOW:  Active on falling edge, idle on rising edge.*/
    if (icup->config->mode == ICU_INPUT_ACTIVE_HIGH)
      icup->tim->CCER = STM32_TIM_CCER_CC1E |
 800f35a:	2231      	movs	r2, #49	; 0x31
 800f35c:	621a      	str	r2, [r3, #32]
 800f35e:	e7e5      	b.n	800f32c <icu_lld_start+0x4c>
      nvicEnableVector(STM32_TIM3_NUMBER, STM32_ICU_TIM3_IRQ_PRIORITY);
      icup->clock = STM32_TIMCLK1;
    }
#endif
#if STM32_ICU_USE_TIM4
    if (&ICUD4 == icup) {
 800f360:	4b0b      	ldr	r3, [pc, #44]	; (800f390 <icu_lld_start+0xb0>)
 800f362:	4298      	cmp	r0, r3
 800f364:	d001      	beq.n	800f36a <icu_lld_start+0x8a>
 800f366:	68e3      	ldr	r3, [r4, #12]
 800f368:	e7c5      	b.n	800f2f6 <icu_lld_start+0x16>
      rccEnableTIM4(FALSE);
 800f36a:	4b0a      	ldr	r3, [pc, #40]	; (800f394 <icu_lld_start+0xb4>)
 800f36c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800f36e:	f042 0204 	orr.w	r2, r2, #4
 800f372:	641a      	str	r2, [r3, #64]	; 0x40
      rccResetTIM4();
 800f374:	6a1a      	ldr	r2, [r3, #32]
 800f376:	2000      	movs	r0, #0
 800f378:	f042 0204 	orr.w	r2, r2, #4
 800f37c:	621a      	str	r2, [r3, #32]
      nvicEnableVector(STM32_TIM4_NUMBER, STM32_ICU_TIM4_IRQ_PRIORITY);
 800f37e:	2107      	movs	r1, #7
    }
#endif
#if STM32_ICU_USE_TIM4
    if (&ICUD4 == icup) {
      rccEnableTIM4(FALSE);
      rccResetTIM4();
 800f380:	6218      	str	r0, [r3, #32]
      nvicEnableVector(STM32_TIM4_NUMBER, STM32_ICU_TIM4_IRQ_PRIORITY);
 800f382:	201e      	movs	r0, #30
 800f384:	f7fe fd2c 	bl	800dde0 <nvicEnableVector>
      icup->clock = STM32_TIMCLK1;
 800f388:	4b03      	ldr	r3, [pc, #12]	; (800f398 <icu_lld_start+0xb8>)
 800f38a:	60a3      	str	r3, [r4, #8]
 800f38c:	e7eb      	b.n	800f366 <icu_lld_start+0x86>
 800f38e:	bf00      	nop
 800f390:	2000128c 	.word	0x2000128c
 800f394:	40023800 	.word	0x40023800
 800f398:	0501bd00 	.word	0x0501bd00
 800f39c:	00000000 	.word	0x00000000

0800f3a0 <icu_lld_start_capture>:
 * @notapi
 */
void icu_lld_start_capture(ICUDriver *icup) {

  /* Triggering an UG and clearing the IRQ status.*/
  icup->tim->EGR |= STM32_TIM_EGR_UG;
 800f3a0:	68c3      	ldr	r3, [r0, #12]
 800f3a2:	695a      	ldr	r2, [r3, #20]
  icup->tim->SR = 0;
 800f3a4:	2000      	movs	r0, #0
 * @notapi
 */
void icu_lld_start_capture(ICUDriver *icup) {

  /* Triggering an UG and clearing the IRQ status.*/
  icup->tim->EGR |= STM32_TIM_EGR_UG;
 800f3a6:	f042 0201 	orr.w	r2, r2, #1
  icup->tim->SR = 0;

  /* Timer is started.*/
  icup->tim->CR1 = STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
 800f3aa:	2105      	movs	r1, #5
 * @notapi
 */
void icu_lld_start_capture(ICUDriver *icup) {

  /* Triggering an UG and clearing the IRQ status.*/
  icup->tim->EGR |= STM32_TIM_EGR_UG;
 800f3ac:	615a      	str	r2, [r3, #20]
  icup->tim->SR = 0;
 800f3ae:	6118      	str	r0, [r3, #16]

  /* Timer is started.*/
  icup->tim->CR1 = STM32_TIM_CR1_URS | STM32_TIM_CR1_CEN;
 800f3b0:	6019      	str	r1, [r3, #0]
 800f3b2:	4770      	bx	lr
	...

0800f3c0 <icu_lld_enable_notifications>:
 * @param[in] icup      pointer to the @p ICUDriver object
 *
 * @api
 */
void icu_lld_enable_notifications(ICUDriver *icup) {
  uint32_t dier = icup->tim->DIER;
 800f3c0:	68c2      	ldr	r2, [r0, #12]
 800f3c2:	68d3      	ldr	r3, [r2, #12]
 *
 * @param[in] icup      pointer to the @p ICUDriver object
 *
 * @api
 */
void icu_lld_enable_notifications(ICUDriver *icup) {
 800f3c4:	b410      	push	{r4}
  uint32_t dier = icup->tim->DIER;

  /* If interrupts were already enabled then the operation is skipped.
     This is done in order to avoid clearing the SR and risk losing
     pending interrupts.*/
  if ((dier & STM32_TIM_DIER_IRQ_MASK) == 0) {
 800f3c6:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 800f3ca:	d10c      	bne.n	800f3e6 <icu_lld_enable_notifications+0x26>
    /* Previously triggered IRQs are ignored, status cleared.*/
    icup->tim->SR = 0;

    if (icup->config->channel == ICU_CHANNEL_1) {
 800f3cc:	6841      	ldr	r1, [r0, #4]
  /* If interrupts were already enabled then the operation is skipped.
     This is done in order to avoid clearing the SR and risk losing
     pending interrupts.*/
  if ((dier & STM32_TIM_DIER_IRQ_MASK) == 0) {
    /* Previously triggered IRQs are ignored, status cleared.*/
    icup->tim->SR = 0;
 800f3ce:	6114      	str	r4, [r2, #16]

    if (icup->config->channel == ICU_CHANNEL_1) {
 800f3d0:	7d08      	ldrb	r0, [r1, #20]
 800f3d2:	b158      	cbz	r0, 800f3ec <icu_lld_enable_notifications+0x2c>
    else {
      /* Enabling periodic callback on CC2.*/
      dier |= STM32_TIM_DIER_CC2IE;

      /* Optionally enabling width callback on CC1.*/
      if (icup->config->width_cb != NULL)
 800f3d4:	6888      	ldr	r0, [r1, #8]
 800f3d6:	b178      	cbz	r0, 800f3f8 <icu_lld_enable_notifications+0x38>
        dier |= STM32_TIM_DIER_CC1IE;
 800f3d8:	f043 0306 	orr.w	r3, r3, #6
    }

    /* If an overflow callback is defined then also the overflow callback
       is enabled.*/
    if (icup->config->overflow_cb != NULL)
 800f3dc:	6909      	ldr	r1, [r1, #16]
 800f3de:	b109      	cbz	r1, 800f3e4 <icu_lld_enable_notifications+0x24>
      dier |= STM32_TIM_DIER_UIE;
 800f3e0:	f043 0301 	orr.w	r3, r3, #1

    /* One single atomic write.*/
    icup->tim->DIER = dier;
 800f3e4:	60d3      	str	r3, [r2, #12]
  }
}
 800f3e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f3ea:	4770      	bx	lr
    if (icup->config->channel == ICU_CHANNEL_1) {
      /* Enabling periodic callback on CC1.*/
      dier |= STM32_TIM_DIER_CC1IE;

      /* Optionally enabling width callback on CC2.*/
      if (icup->config->width_cb != NULL)
 800f3ec:	6888      	ldr	r0, [r1, #8]
 800f3ee:	2800      	cmp	r0, #0
 800f3f0:	d1f2      	bne.n	800f3d8 <icu_lld_enable_notifications+0x18>
    /* Previously triggered IRQs are ignored, status cleared.*/
    icup->tim->SR = 0;

    if (icup->config->channel == ICU_CHANNEL_1) {
      /* Enabling periodic callback on CC1.*/
      dier |= STM32_TIM_DIER_CC1IE;
 800f3f2:	f043 0302 	orr.w	r3, r3, #2
 800f3f6:	e7f1      	b.n	800f3dc <icu_lld_enable_notifications+0x1c>
      if (icup->config->width_cb != NULL)
        dier |= STM32_TIM_DIER_CC2IE;
    }
    else {
      /* Enabling periodic callback on CC2.*/
      dier |= STM32_TIM_DIER_CC2IE;
 800f3f8:	f043 0304 	orr.w	r3, r3, #4
 800f3fc:	e7ee      	b.n	800f3dc <icu_lld_enable_notifications+0x1c>
 800f3fe:	bf00      	nop

0800f400 <SysTick_Handler>:
 * @brief   System Timer vector.
 * @details This interrupt is used for system tick in periodic mode.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(SysTick_Handler) {
 800f400:	b508      	push	{r3, lr}
 800f402:	2320      	movs	r3, #32
 800f404:	f383 8811 	msr	BASEPRI, r3
 *          service from the HAL.
 */
#if (OSAL_ST_MODE != OSAL_ST_MODE_NONE) || defined(__DOXYGEN__)
static inline void osalOsTimerHandlerI(void) {

  chSysTimerHandlerI();
 800f408:	f7fd fb3a 	bl	800ca80 <chSysTimerHandlerI>
 800f40c:	2300      	movs	r3, #0
 800f40e:	f383 8811 	msr	BASEPRI, r3
  osalSysLockFromISR();
  osalOsTimerHandlerI();
  osalSysUnlockFromISR();

  OSAL_IRQ_EPILOGUE();
}
 800f412:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  osalSysLockFromISR();
  osalOsTimerHandlerI();
  osalSysUnlockFromISR();

  OSAL_IRQ_EPILOGUE();
 800f416:	f7fe b893 	b.w	800d540 <_port_irq_epilogue>
 800f41a:	bf00      	nop
 800f41c:	0000      	movs	r0, r0
	...

0800f420 <st_lld_init>:
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING */

#if OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC
  /* Periodic systick mode, the Cortex-Mx internal systick timer is used
     in this mode.*/
  SysTick->LOAD = (STM32_HCLK / OSAL_ST_FREQUENCY) - 1;
 800f420:	4b05      	ldr	r3, [pc, #20]	; (800f438 <st_lld_init+0x18>)
 800f422:	f244 119f 	movw	r1, #16799	; 0x419f
  SysTick->VAL = 0;
 800f426:	2000      	movs	r0, #0
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 800f428:	2207      	movs	r2, #7
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING */

#if OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC
  /* Periodic systick mode, the Cortex-Mx internal systick timer is used
     in this mode.*/
  SysTick->LOAD = (STM32_HCLK / OSAL_ST_FREQUENCY) - 1;
 800f42a:	6059      	str	r1, [r3, #4]
  SysTick->VAL = 0;
 800f42c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
                  SysTick_CTRL_ENABLE_Msk |
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
 800f42e:	2108      	movs	r1, #8
 800f430:	200b      	movs	r0, #11
#if OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC
  /* Periodic systick mode, the Cortex-Mx internal systick timer is used
     in this mode.*/
  SysTick->LOAD = (STM32_HCLK / OSAL_ST_FREQUENCY) - 1;
  SysTick->VAL = 0;
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 800f432:	601a      	str	r2, [r3, #0]
                  SysTick_CTRL_ENABLE_Msk |
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
 800f434:	f7fe bcf4 	b.w	800de20 <nvicSetSystemHandlerPriority>
 800f438:	e000e010 	.word	0xe000e010
 800f43c:	00000000 	.word	0x00000000

0800f440 <notify3>:

#if STM32_SERIAL_USE_USART3 || defined(__DOXYGEN__)
static void notify3(io_queue_t *qp) {

  (void)qp;
  USART3->CR1 |= USART_CR1_TXEIE;
 800f440:	4a02      	ldr	r2, [pc, #8]	; (800f44c <notify3+0xc>)
 800f442:	68d3      	ldr	r3, [r2, #12]
 800f444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f448:	60d3      	str	r3, [r2, #12]
 800f44a:	4770      	bx	lr
 800f44c:	40004800 	.word	0x40004800

0800f450 <VectorDC>:
/**
 * @brief   USART3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART3_HANDLER) {
 800f450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
static void serve_interrupt(SerialDriver *sdp) {
  USART_TypeDef *u = sdp->usart;
 800f452:	4e43      	ldr	r6, [pc, #268]	; (800f560 <VectorDC+0x110>)
 800f454:	f8d6 5254 	ldr.w	r5, [r6, #596]	; 0x254
  uint16_t cr1 = u->CR1;
 800f458:	68ef      	ldr	r7, [r5, #12]
  uint16_t sr = u->SR;
 800f45a:	682b      	ldr	r3, [r5, #0]

  /* Special case, LIN break detection.*/
  if (sr & USART_SR_LBD) {
 800f45c:	05da      	lsls	r2, r3, #23
 * @param[in] sdp       communication channel associated to the USART
 */
static void serve_interrupt(SerialDriver *sdp) {
  USART_TypeDef *u = sdp->usart;
  uint16_t cr1 = u->CR1;
  uint16_t sr = u->SR;
 800f45e:	b29c      	uxth	r4, r3

  /* Special case, LIN break detection.*/
  if (sr & USART_SR_LBD) {
 800f460:	d44f      	bmi.n	800f502 <VectorDC+0xb2>
 800f462:	2320      	movs	r3, #32
 800f464:	f383 8811 	msr	BASEPRI, r3
    osalSysUnlockFromISR();
  }

  /* Data available.*/
  osalSysLockFromISR();
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 800f468:	f014 0f2f 	tst.w	r4, #47	; 0x2f
 800f46c:	d108      	bne.n	800f480 <VectorDC+0x30>
 800f46e:	e029      	b.n	800f4c4 <VectorDC+0x74>

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
      set_error(sdp, sr);
    b = u->DR;
    if (sr & USART_SR_RXNE)
 800f470:	06a0      	lsls	r0, r4, #26
    uint8_t b;

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
      set_error(sdp, sr);
    b = u->DR;
 800f472:	6869      	ldr	r1, [r5, #4]
    if (sr & USART_SR_RXNE)
 800f474:	d41d      	bmi.n	800f4b2 <VectorDC+0x62>
      sdIncomingDataI(sdp, b);
    sr = u->SR;
 800f476:	682c      	ldr	r4, [r5, #0]
 800f478:	b2a4      	uxth	r4, r4
    osalSysUnlockFromISR();
  }

  /* Data available.*/
  osalSysLockFromISR();
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 800f47a:	f014 0f2f 	tst.w	r4, #47	; 0x2f
 800f47e:	d021      	beq.n	800f4c4 <VectorDC+0x74>
               USART_SR_PE)) {
    uint8_t b;

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
 800f480:	0723      	lsls	r3, r4, #28
 800f482:	d0f5      	beq.n	800f470 <VectorDC+0x20>
 */
static void set_error(SerialDriver *sdp, uint16_t sr) {
  eventflags_t sts = 0;

  if (sr & USART_SR_ORE)
    sts |= SD_OVERRUN_ERROR;
 800f484:	f014 0f08 	tst.w	r4, #8
 800f488:	bf0c      	ite	eq
 800f48a:	2100      	moveq	r1, #0
 800f48c:	2180      	movne	r1, #128	; 0x80
  if (sr & USART_SR_PE)
 800f48e:	07e0      	lsls	r0, r4, #31
    sts |= SD_PARITY_ERROR;
 800f490:	bf48      	it	mi
 800f492:	f041 0120 	orrmi.w	r1, r1, #32
  if (sr & USART_SR_FE)
 800f496:	07a2      	lsls	r2, r4, #30
    sts |= SD_FRAMING_ERROR;
 800f498:	bf48      	it	mi
 800f49a:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (sr & USART_SR_NE)
 800f49e:	0763      	lsls	r3, r4, #29
    sts |= SD_NOISE_ERROR;
 800f4a0:	bf48      	it	mi
 800f4a2:	f441 7180 	orrmi.w	r1, r1, #256	; 0x100
 * @iclass
 */
static inline void osalEventBroadcastFlagsI(event_source_t *esp,
                                            eventflags_t flags) {

  chEvtBroadcastFlagsI(esp, flags);
 800f4a6:	482f      	ldr	r0, [pc, #188]	; (800f564 <VectorDC+0x114>)
 800f4a8:	f7fd fe42 	bl	800d130 <chEvtBroadcastFlagsI>

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
      set_error(sdp, sr);
    b = u->DR;
    if (sr & USART_SR_RXNE)
 800f4ac:	06a0      	lsls	r0, r4, #26
    uint8_t b;

    /* Error condition detection.*/
    if (sr & (USART_SR_ORE | USART_SR_NE | USART_SR_FE  | USART_SR_PE))
      set_error(sdp, sr);
    b = u->DR;
 800f4ae:	6869      	ldr	r1, [r5, #4]
    if (sr & USART_SR_RXNE)
 800f4b0:	d5e1      	bpl.n	800f476 <VectorDC+0x26>
      sdIncomingDataI(sdp, b);
 800f4b2:	b2c9      	uxtb	r1, r1
 800f4b4:	482a      	ldr	r0, [pc, #168]	; (800f560 <VectorDC+0x110>)
 800f4b6:	f7fe f9d3 	bl	800d860 <sdIncomingDataI>
    sr = u->SR;
 800f4ba:	682c      	ldr	r4, [r5, #0]
 800f4bc:	b2a4      	uxth	r4, r4
    osalSysUnlockFromISR();
  }

  /* Data available.*/
  osalSysLockFromISR();
  while (sr & (USART_SR_RXNE | USART_SR_ORE | USART_SR_NE | USART_SR_FE |
 800f4be:	f014 0f2f 	tst.w	r4, #47	; 0x2f
 800f4c2:	d1dd      	bne.n	800f480 <VectorDC+0x30>
 800f4c4:	2300      	movs	r3, #0
 800f4c6:	f383 8811 	msr	BASEPRI, r3
    sr = u->SR;
  }
  osalSysUnlockFromISR();

  /* Transmission buffer empty.*/
  if ((cr1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
 800f4ca:	0639      	lsls	r1, r7, #24
 800f4cc:	d501      	bpl.n	800f4d2 <VectorDC+0x82>
 800f4ce:	0622      	lsls	r2, r4, #24
 800f4d0:	d426      	bmi.n	800f520 <VectorDC+0xd0>
      u->DR = b;
    osalSysUnlockFromISR();
  }

  /* Physical transmission end.*/
  if (sr & USART_SR_TC) {
 800f4d2:	0663      	lsls	r3, r4, #25
 800f4d4:	d511      	bpl.n	800f4fa <VectorDC+0xaa>
 800f4d6:	2320      	movs	r3, #32
 800f4d8:	f383 8811 	msr	BASEPRI, r3
 */
static inline bool chOQIsEmptyI(output_queue_t *oqp) {

  chDbgCheckClassI();

  return (bool)((oqp->q_wrptr == oqp->q_rdptr) && (oqp->q_counter != 0U));
 800f4dc:	6c72      	ldr	r2, [r6, #68]	; 0x44
 800f4de:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 800f4e0:	481f      	ldr	r0, [pc, #124]	; (800f560 <VectorDC+0x110>)
 800f4e2:	429a      	cmp	r2, r3
 800f4e4:	d029      	beq.n	800f53a <VectorDC+0xea>
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue))
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 800f4e6:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 800f4ea:	403b      	ands	r3, r7
    u->SR = ~USART_SR_TC;
 800f4ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
  /* Physical transmission end.*/
  if (sr & USART_SR_TC) {
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue))
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
    u->CR1 = cr1 & ~USART_CR1_TCIE;
 800f4f0:	60eb      	str	r3, [r5, #12]
 800f4f2:	2300      	movs	r3, #0
    u->SR = ~USART_SR_TC;
 800f4f4:	602a      	str	r2, [r5, #0]
 800f4f6:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_PROLOGUE();

  serve_interrupt(&SD3);

  OSAL_IRQ_EPILOGUE();
}
 800f4fa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}

  OSAL_IRQ_PROLOGUE();

  serve_interrupt(&SD3);

  OSAL_IRQ_EPILOGUE();
 800f4fe:	f7fe b81f 	b.w	800d540 <_port_irq_epilogue>
 800f502:	2320      	movs	r3, #32
 800f504:	f383 8811 	msr	BASEPRI, r3
 800f508:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f50c:	1d30      	adds	r0, r6, #4
 800f50e:	f7fd fe0f 	bl	800d130 <chEvtBroadcastFlagsI>

  /* Special case, LIN break detection.*/
  if (sr & USART_SR_LBD) {
    osalSysLockFromISR();
    chnAddFlagsI(sdp, SD_BREAK_DETECTED);
    u->SR = ~USART_SR_LBD;
 800f512:	f46f 7380 	mvn.w	r3, #256	; 0x100
 800f516:	602b      	str	r3, [r5, #0]
 800f518:	2300      	movs	r3, #0
 800f51a:	f383 8811 	msr	BASEPRI, r3
 800f51e:	e7a0      	b.n	800f462 <VectorDC+0x12>
 800f520:	2320      	movs	r3, #32
 800f522:	f383 8811 	msr	BASEPRI, r3

  /* Transmission buffer empty.*/
  if ((cr1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
    msg_t b;
    osalSysLockFromISR();
    b = oqGetI(&sdp->oqueue);
 800f526:	4810      	ldr	r0, [pc, #64]	; (800f568 <VectorDC+0x118>)
 800f528:	f7fd ff4a 	bl	800d3c0 <chOQGetI>
    if (b < Q_OK) {
 800f52c:	2800      	cmp	r0, #0
 800f52e:	db0c      	blt.n	800f54a <VectorDC+0xfa>
      chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
      u->CR1 = (cr1 & ~USART_CR1_TXEIE) | USART_CR1_TCIE;
    }
    else
      u->DR = b;
 800f530:	6068      	str	r0, [r5, #4]
 800f532:	2300      	movs	r3, #0
 800f534:	f383 8811 	msr	BASEPRI, r3
 800f538:	e7cb      	b.n	800f4d2 <VectorDC+0x82>
 800f53a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	d0d2      	beq.n	800f4e6 <VectorDC+0x96>
 800f540:	3004      	adds	r0, #4
 800f542:	2110      	movs	r1, #16
 800f544:	f7fd fdf4 	bl	800d130 <chEvtBroadcastFlagsI>
 800f548:	e7cd      	b.n	800f4e6 <VectorDC+0x96>
 800f54a:	2108      	movs	r1, #8
 800f54c:	4805      	ldr	r0, [pc, #20]	; (800f564 <VectorDC+0x114>)
 800f54e:	f7fd fdef 	bl	800d130 <chEvtBroadcastFlagsI>
    msg_t b;
    osalSysLockFromISR();
    b = oqGetI(&sdp->oqueue);
    if (b < Q_OK) {
      chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
      u->CR1 = (cr1 & ~USART_CR1_TXEIE) | USART_CR1_TCIE;
 800f552:	f64f 733f 	movw	r3, #65343	; 0xff3f
 800f556:	403b      	ands	r3, r7
 800f558:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f55c:	60eb      	str	r3, [r5, #12]
 800f55e:	e7e8      	b.n	800f532 <VectorDC+0xe2>
 800f560:	200012a4 	.word	0x200012a4
 800f564:	200012a8 	.word	0x200012a8
 800f568:	200012d4 	.word	0x200012d4
 800f56c:	00000000 	.word	0x00000000

0800f570 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 800f570:	b510      	push	{r4, lr}
  sdObjectInit(&SD2, NULL, notify2);
  SD2.usart = USART2;
#endif

#if STM32_SERIAL_USE_USART3
  sdObjectInit(&SD3, NULL, notify3);
 800f572:	4c05      	ldr	r4, [pc, #20]	; (800f588 <sd_lld_init+0x18>)
 800f574:	4a05      	ldr	r2, [pc, #20]	; (800f58c <sd_lld_init+0x1c>)
 800f576:	4620      	mov	r0, r4
 800f578:	2100      	movs	r1, #0
 800f57a:	f7fe f939 	bl	800d7f0 <sdObjectInit>
  SD3.usart = USART3;
 800f57e:	4b04      	ldr	r3, [pc, #16]	; (800f590 <sd_lld_init+0x20>)
 800f580:	f8c4 3254 	str.w	r3, [r4, #596]	; 0x254
 800f584:	bd10      	pop	{r4, pc}
 800f586:	bf00      	nop
 800f588:	200012a4 	.word	0x200012a4
 800f58c:	0800f441 	.word	0x0800f441
 800f590:	40004800 	.word	0x40004800
	...

0800f5a0 <sd_lld_start>:
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {
 800f5a0:	b538      	push	{r3, r4, r5, lr}

  if (config == NULL)
    config = &default_config;
 800f5a2:	4c1f      	ldr	r4, [pc, #124]	; (800f620 <sd_lld_start+0x80>)

  if (sdp->state == SD_STOP) {
 800f5a4:	7a03      	ldrb	r3, [r0, #8]
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {

  if (config == NULL)
    config = &default_config;
 800f5a6:	2900      	cmp	r1, #0
 800f5a8:	bf18      	it	ne
 800f5aa:	460c      	movne	r4, r1

  if (sdp->state == SD_STOP) {
 800f5ac:	2b01      	cmp	r3, #1
 *                      If this parameter is set to @p NULL then a default
 *                      configuration is used.
 *
 * @notapi
 */
void sd_lld_start(SerialDriver *sdp, const SerialConfig *config) {
 800f5ae:	4605      	mov	r5, r0

  if (config == NULL)
    config = &default_config;

  if (sdp->state == SD_STOP) {
 800f5b0:	d023      	beq.n	800f5fa <sd_lld_start+0x5a>
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] config    the architecture-dependent serial driver configuration
 */
static void usart_init(SerialDriver *sdp, const SerialConfig *config) {
  USART_TypeDef *u = sdp->usart;
 800f5b2:	f8d5 3254 	ldr.w	r3, [r5, #596]	; 0x254

  /* Baud rate setting.*/
#if STM32_HAS_USART6
  if ((sdp->usart == USART1) || (sdp->usart == USART6))
 800f5b6:	4a1b      	ldr	r2, [pc, #108]	; (800f624 <sd_lld_start+0x84>)
 800f5b8:	4293      	cmp	r3, r2
 800f5ba:	d02b      	beq.n	800f614 <sd_lld_start+0x74>
 800f5bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800f5c0:	4293      	cmp	r3, r2
 800f5c2:	d027      	beq.n	800f614 <sd_lld_start+0x74>
#else
  if (sdp->usart == USART1)
#endif
    u->BRR = STM32_PCLK2 / config->speed;
  else
    u->BRR = STM32_PCLK1 / config->speed;
 800f5c4:	6821      	ldr	r1, [r4, #0]
 800f5c6:	4a18      	ldr	r2, [pc, #96]	; (800f628 <sd_lld_start+0x88>)
 800f5c8:	fbb2 f2f1 	udiv	r2, r2, r1
 800f5cc:	609a      	str	r2, [r3, #8]

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  u->CR3 = config->cr3 | USART_CR3_EIE;
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
                         USART_CR1_RXNEIE | USART_CR1_TE |
 800f5ce:	88a2      	ldrh	r2, [r4, #4]
    u->BRR = STM32_PCLK2 / config->speed;
  else
    u->BRR = STM32_PCLK1 / config->speed;

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 800f5d0:	88e0      	ldrh	r0, [r4, #6]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 800f5d2:	8921      	ldrh	r1, [r4, #8]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
                         USART_CR1_RXNEIE | USART_CR1_TE |
 800f5d4:	f442 5204 	orr.w	r2, r2, #8448	; 0x2100
    u->BRR = STM32_PCLK2 / config->speed;
  else
    u->BRR = STM32_PCLK1 / config->speed;

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 800f5d8:	f040 0040 	orr.w	r0, r0, #64	; 0x40
  u->CR3 = config->cr3 | USART_CR3_EIE;
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
                         USART_CR1_RXNEIE | USART_CR1_TE |
 800f5dc:	f042 022c 	orr.w	r2, r2, #44	; 0x2c
  else
    u->BRR = STM32_PCLK1 / config->speed;

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
  u->CR3 = config->cr3 | USART_CR3_EIE;
 800f5e0:	f041 0101 	orr.w	r1, r1, #1
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
                         USART_CR1_RXNEIE | USART_CR1_TE |
 800f5e4:	b292      	uxth	r2, r2
    u->BRR = STM32_PCLK2 / config->speed;
  else
    u->BRR = STM32_PCLK1 / config->speed;

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 800f5e6:	b280      	uxth	r0, r0
  u->CR3 = config->cr3 | USART_CR3_EIE;
 800f5e8:	b289      	uxth	r1, r1
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
                         USART_CR1_RXNEIE | USART_CR1_TE |
                         USART_CR1_RE;
  u->SR = 0;
 800f5ea:	2400      	movs	r4, #0
    u->BRR = STM32_PCLK2 / config->speed;
  else
    u->BRR = STM32_PCLK1 / config->speed;

  /* Note that some bits are enforced.*/
  u->CR2 = config->cr2 | USART_CR2_LBDIE;
 800f5ec:	6118      	str	r0, [r3, #16]
  u->CR3 = config->cr3 | USART_CR3_EIE;
 800f5ee:	6159      	str	r1, [r3, #20]
  u->CR1 = config->cr1 | USART_CR1_UE | USART_CR1_PEIE |
 800f5f0:	60da      	str	r2, [r3, #12]
                         USART_CR1_RXNEIE | USART_CR1_TE |
                         USART_CR1_RE;
  u->SR = 0;
 800f5f2:	601c      	str	r4, [r3, #0]
  (void)u->SR;  /* SR reset step 1.*/
 800f5f4:	681a      	ldr	r2, [r3, #0]
  (void)u->DR;  /* SR reset step 2.*/
 800f5f6:	685b      	ldr	r3, [r3, #4]
 800f5f8:	bd38      	pop	{r3, r4, r5, pc}
      rccEnableUSART2(FALSE);
      nvicEnableVector(STM32_USART2_NUMBER, STM32_SERIAL_USART2_PRIORITY);
    }
#endif
#if STM32_SERIAL_USE_USART3
    if (&SD3 == sdp) {
 800f5fa:	4b0c      	ldr	r3, [pc, #48]	; (800f62c <sd_lld_start+0x8c>)
 800f5fc:	4298      	cmp	r0, r3
 800f5fe:	d1d8      	bne.n	800f5b2 <sd_lld_start+0x12>
      rccEnableUSART3(FALSE);
 800f600:	4a0b      	ldr	r2, [pc, #44]	; (800f630 <sd_lld_start+0x90>)
 800f602:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800f604:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800f608:	6413      	str	r3, [r2, #64]	; 0x40
      nvicEnableVector(STM32_USART3_NUMBER, STM32_SERIAL_USART3_PRIORITY);
 800f60a:	210c      	movs	r1, #12
 800f60c:	2027      	movs	r0, #39	; 0x27
 800f60e:	f7fe fbe7 	bl	800dde0 <nvicEnableVector>
 800f612:	e7ce      	b.n	800f5b2 <sd_lld_start+0x12>
#if STM32_HAS_USART6
  if ((sdp->usart == USART1) || (sdp->usart == USART6))
#else
  if (sdp->usart == USART1)
#endif
    u->BRR = STM32_PCLK2 / config->speed;
 800f614:	6821      	ldr	r1, [r4, #0]
 800f616:	4a07      	ldr	r2, [pc, #28]	; (800f634 <sd_lld_start+0x94>)
 800f618:	fbb2 f2f1 	udiv	r2, r2, r1
 800f61c:	609a      	str	r2, [r3, #8]
 800f61e:	e7d6      	b.n	800f5ce <sd_lld_start+0x2e>
 800f620:	08012950 	.word	0x08012950
 800f624:	40011000 	.word	0x40011000
 800f628:	0280de80 	.word	0x0280de80
 800f62c:	200012a4 	.word	0x200012a4
 800f630:	40023800 	.word	0x40023800
 800f634:	0501bd00 	.word	0x0501bd00
	...

0800f640 <__early_init>:
 * @details This initialization must be performed just after stack setup
 *          and before any other initialization.
 */
void __early_init(void) {

  stm32_clock_init();
 800f640:	f7fe be26 	b.w	800e290 <stm32_clock_init>
	...

0800f650 <boardInit>:

/**
 * @brief   Board-specific initialization code.
 * @todo    Add your board-specific code, if any.
 */
void boardInit(void) {
 800f650:	4770      	bx	lr
 800f652:	bf00      	nop
	...

0800f660 <hw_init_gpio>:
		STD_DUTY_CYCLE
};

void hw_init_gpio(void) {
	// GPIO clock enable
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800f660:	2101      	movs	r1, #1
		OPMODE_I2C,
		100000,
		STD_DUTY_CYCLE
};

void hw_init_gpio(void) {
 800f662:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	// GPIO clock enable
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800f666:	4608      	mov	r0, r1
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);

	// LEDs
	palSetPadMode(GPIOB, 6,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 800f668:	4e5a      	ldr	r6, [pc, #360]	; (800f7d4 <hw_init_gpio+0x174>)

	palClearPad(GPIOB, 6);
//	palClearPad(GPIOB, 7);

	// GPIOC (ENABLE_GATE)
	palSetPadMode(GPIOC, 6,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 800f66a:	4c5b      	ldr	r4, [pc, #364]	; (800f7d8 <hw_init_gpio+0x178>)

	// Fault pin
	palSetPadMode(GPIOB, 12, PAL_MODE_INPUT_PULLUP);

	//PWM ( GPIOA Configuration: Channel 1 to 3 as alternate function push-pull)
	palSetPadMode(GPIOA, 8, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
 800f66c:	4d5b      	ldr	r5, [pc, #364]	; (800f7dc <hw_init_gpio+0x17c>)
		STD_DUTY_CYCLE
};

void hw_init_gpio(void) {
	// GPIO clock enable
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800f66e:	f001 fdbf 	bl	80111f0 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800f672:	2101      	movs	r1, #1
 800f674:	2002      	movs	r0, #2

	// LEDs
	palSetPadMode(GPIOB, 6,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
//	palSetPadMode(GPIOB, 7,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);

	palClearPad(GPIOB, 6);
 800f676:	2740      	movs	r7, #64	; 0x40
};

void hw_init_gpio(void) {
	// GPIO clock enable
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800f678:	f001 fdba 	bl	80111f0 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800f67c:	2101      	movs	r1, #1
 800f67e:	2004      	movs	r0, #4
 800f680:	f001 fdb6 	bl	80111f0 <RCC_AHB1PeriphClockCmd>

	// LEDs
	palSetPadMode(GPIOB, 6,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 800f684:	4630      	mov	r0, r6
 800f686:	4639      	mov	r1, r7
 800f688:	2219      	movs	r2, #25
 800f68a:	f7ff f971 	bl	800e970 <_pal_lld_setgroupmode>

	palClearPad(GPIOB, 6);
//	palClearPad(GPIOB, 7);

	// GPIOC (ENABLE_GATE)
	palSetPadMode(GPIOC, 6,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 800f68e:	4639      	mov	r1, r7
 800f690:	4620      	mov	r0, r4

	// LEDs
	palSetPadMode(GPIOB, 6,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
//	palSetPadMode(GPIOB, 7,	PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);

	palClearPad(GPIOB, 6);
 800f692:	8377      	strh	r7, [r6, #26]
//	palClearPad(GPIOB, 7);

	// GPIOC (ENABLE_GATE)
	palSetPadMode(GPIOC, 6,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 800f694:	2219      	movs	r2, #25
 800f696:	f7ff f96b 	bl	800e970 <_pal_lld_setgroupmode>
	// GPIOC (DCCAL)
	palSetPadMode(GPIOC, 7,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	
	// GPIOC (GAIN)
	palSetPadMode(GPIOC, 8,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	GAIN_FULLDN();
 800f69a:	f44f 7880 	mov.w	r8, #256	; 0x100
	// GPIOC (ENABLE_GATE)
	palSetPadMode(GPIOC, 6,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	DISABLE_GATE();

	// GPIOC (DCCAL)
	palSetPadMode(GPIOC, 7,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 800f69e:	4620      	mov	r0, r4
	palClearPad(GPIOB, 6);
//	palClearPad(GPIOB, 7);

	// GPIOC (ENABLE_GATE)
	palSetPadMode(GPIOC, 6,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	DISABLE_GATE();
 800f6a0:	8367      	strh	r7, [r4, #26]

	// GPIOC (DCCAL)
	palSetPadMode(GPIOC, 7,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 800f6a2:	2219      	movs	r2, #25
 800f6a4:	2180      	movs	r1, #128	; 0x80
 800f6a6:	f7ff f963 	bl	800e970 <_pal_lld_setgroupmode>
	
	// GPIOC (GAIN)
	palSetPadMode(GPIOC, 8,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
 800f6aa:	4620      	mov	r0, r4
 800f6ac:	4641      	mov	r1, r8
 800f6ae:	2219      	movs	r2, #25
 800f6b0:	f7ff f95e 	bl	800e970 <_pal_lld_setgroupmode>
	GAIN_FULLDN();

	// Fault pin
	palSetPadMode(GPIOB, 12, PAL_MODE_INPUT_PULLUP);
 800f6b4:	4630      	mov	r0, r6
	// GPIOC (DCCAL)
	palSetPadMode(GPIOC, 7,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	
	// GPIOC (GAIN)
	palSetPadMode(GPIOC, 8,PAL_MODE_OUTPUT_PUSHPULL |	PAL_STM32_OSPEED_HIGHEST);
	GAIN_FULLDN();
 800f6b6:	f8a4 801a 	strh.w	r8, [r4, #26]

	// Fault pin
	palSetPadMode(GPIOB, 12, PAL_MODE_INPUT_PULLUP);
 800f6ba:	2220      	movs	r2, #32
 800f6bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800f6c0:	f7ff f956 	bl	800e970 <_pal_lld_setgroupmode>

	//PWM ( GPIOA Configuration: Channel 1 to 3 as alternate function push-pull)
	palSetPadMode(GPIOA, 8, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
 800f6c4:	4641      	mov	r1, r8
 800f6c6:	4628      	mov	r0, r5
 800f6c8:	229a      	movs	r2, #154	; 0x9a
 800f6ca:	f7ff f951 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 9, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |	PAL_STM32_PUDR_FLOATING);
 800f6ce:	4628      	mov	r0, r5
 800f6d0:	229a      	movs	r2, #154	; 0x9a
 800f6d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 800f6d6:	f7ff f94b 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 10, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |PAL_STM32_PUDR_FLOATING);
 800f6da:	4628      	mov	r0, r5
 800f6dc:	229a      	movs	r2, #154	; 0x9a
 800f6de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800f6e2:	f7ff f945 	bl	800e970 <_pal_lld_setgroupmode>

	palSetPadMode(GPIOB, 13, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |PAL_STM32_PUDR_FLOATING);
 800f6e6:	4630      	mov	r0, r6
 800f6e8:	229a      	movs	r2, #154	; 0x9a
 800f6ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f6ee:	f7ff f93f 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOB, 14, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |PAL_STM32_PUDR_FLOATING);
 800f6f2:	4630      	mov	r0, r6
 800f6f4:	229a      	movs	r2, #154	; 0x9a
 800f6f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800f6fa:	f7ff f939 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOB, 15, PAL_MODE_ALTERNATE(GPIO_AF_TIM1) |PAL_STM32_OSPEED_HIGHEST |PAL_STM32_PUDR_FLOATING);
 800f6fe:	4630      	mov	r0, r6
 800f700:	229a      	movs	r2, #154	; 0x9a
 800f702:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800f706:	f7ff f933 	bl	800e970 <_pal_lld_setgroupmode>

	// DHall sensors
	palSetPadMode(HW_HALL_ENC_GPIO1, HW_HALL_ENC_PIN1, PAL_MODE_INPUT_PULLUP);
 800f70a:	4620      	mov	r0, r4
 800f70c:	2220      	movs	r2, #32
 800f70e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800f712:	f7ff f92d 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(HW_HALL_ENC_GPIO2, HW_HALL_ENC_PIN2, PAL_MODE_INPUT_PULLUP);
 800f716:	4620      	mov	r0, r4
 800f718:	2220      	movs	r2, #32
 800f71a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800f71e:	f7ff f927 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(HW_HALL_ENC_GPIO3, HW_HALL_ENC_PIN3, PAL_MODE_INPUT_PULLUP);
 800f722:	4620      	mov	r0, r4
 800f724:	2220      	movs	r2, #32
 800f726:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800f72a:	f7ff f921 	bl	800e970 <_pal_lld_setgroupmode>

	// ADC Pins
	palSetPadMode(GPIOA, 0, PAL_MODE_INPUT_ANALOG);//sen3
 800f72e:	4628      	mov	r0, r5
 800f730:	2203      	movs	r2, #3
 800f732:	2101      	movs	r1, #1
 800f734:	f7ff f91c 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 1, PAL_MODE_INPUT_ANALOG);//sen2
 800f738:	4628      	mov	r0, r5
 800f73a:	2203      	movs	r2, #3
 800f73c:	2102      	movs	r1, #2
 800f73e:	f7ff f917 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 2, PAL_MODE_INPUT_ANALOG);//sen1
 800f742:	4628      	mov	r0, r5
 800f744:	2203      	movs	r2, #3
 800f746:	2104      	movs	r1, #4
 800f748:	f7ff f912 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 3, PAL_MODE_INPUT_ANALOG);//INV_TEMP
 800f74c:	4628      	mov	r0, r5
 800f74e:	2203      	movs	r2, #3
 800f750:	2108      	movs	r1, #8
 800f752:	f7ff f90d 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 4, PAL_MODE_INPUT_ANALOG);
 800f756:	4628      	mov	r0, r5
 800f758:	2203      	movs	r2, #3
 800f75a:	2110      	movs	r1, #16
 800f75c:	f7ff f908 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 5, PAL_MODE_INPUT_ANALOG);
 800f760:	4628      	mov	r0, r5
 800f762:	2203      	movs	r2, #3
 800f764:	2120      	movs	r1, #32
 800f766:	f7ff f903 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 6, PAL_MODE_INPUT_ANALOG);
 800f76a:	4639      	mov	r1, r7
 800f76c:	4628      	mov	r0, r5
 800f76e:	2203      	movs	r2, #3
 800f770:	f7ff f8fe 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOA, 7, PAL_MODE_INPUT_ANALOG);
 800f774:	4628      	mov	r0, r5
 800f776:	2203      	movs	r2, #3
 800f778:	2180      	movs	r1, #128	; 0x80
 800f77a:	f7ff f8f9 	bl	800e970 <_pal_lld_setgroupmode>

	palSetPadMode(GPIOB, 0, PAL_MODE_INPUT_ANALOG);//BR_SO1
 800f77e:	4630      	mov	r0, r6
 800f780:	2203      	movs	r2, #3
 800f782:	2101      	movs	r1, #1
 800f784:	f7ff f8f4 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOB, 1, PAL_MODE_INPUT_ANALOG);//BR_SO2
 800f788:	4630      	mov	r0, r6
 800f78a:	2203      	movs	r2, #3
 800f78c:	2102      	movs	r1, #2
 800f78e:	f7ff f8ef 	bl	800e970 <_pal_lld_setgroupmode>

	palSetPadMode(GPIOC, 0, PAL_MODE_INPUT_ANALOG);//MOTOR_TEMP
 800f792:	4620      	mov	r0, r4
 800f794:	2203      	movs	r2, #3
 800f796:	2101      	movs	r1, #1
 800f798:	f7ff f8ea 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 1, PAL_MODE_INPUT_ANALOG);
 800f79c:	4620      	mov	r0, r4
 800f79e:	2203      	movs	r2, #3
 800f7a0:	2102      	movs	r1, #2
 800f7a2:	f7ff f8e5 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 2, PAL_MODE_INPUT_ANALOG);//VIN
 800f7a6:	4620      	mov	r0, r4
 800f7a8:	2203      	movs	r2, #3
 800f7aa:	2104      	movs	r1, #4
 800f7ac:	f7ff f8e0 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 3, PAL_MODE_INPUT_ANALOG);
 800f7b0:	4620      	mov	r0, r4
 800f7b2:	2203      	movs	r2, #3
 800f7b4:	2108      	movs	r1, #8
 800f7b6:	f7ff f8db 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 4, PAL_MODE_INPUT_ANALOG);
 800f7ba:	4620      	mov	r0, r4
 800f7bc:	2203      	movs	r2, #3
 800f7be:	2110      	movs	r1, #16
 800f7c0:	f7ff f8d6 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOC, 5, PAL_MODE_INPUT_ANALOG);//ADC_EXT
 800f7c4:	4620      	mov	r0, r4
 800f7c6:	2203      	movs	r2, #3
 800f7c8:	2120      	movs	r1, #32

}
 800f7ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	palSetPadMode(GPIOC, 0, PAL_MODE_INPUT_ANALOG);//MOTOR_TEMP
	palSetPadMode(GPIOC, 1, PAL_MODE_INPUT_ANALOG);
	palSetPadMode(GPIOC, 2, PAL_MODE_INPUT_ANALOG);//VIN
	palSetPadMode(GPIOC, 3, PAL_MODE_INPUT_ANALOG);
	palSetPadMode(GPIOC, 4, PAL_MODE_INPUT_ANALOG);
	palSetPadMode(GPIOC, 5, PAL_MODE_INPUT_ANALOG);//ADC_EXT
 800f7ce:	f7ff b8cf 	b.w	800e970 <_pal_lld_setgroupmode>
 800f7d2:	bf00      	nop
 800f7d4:	40020400 	.word	0x40020400
 800f7d8:	40020800 	.word	0x40020800
 800f7dc:	40020000 	.word	0x40020000

0800f7e0 <hw_setup_adc_channels>:

}

void hw_setup_adc_channels(void) {
 800f7e0:	b570      	push	{r4, r5, r6, lr}
	// ADC1 regular channels 
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_15Cycles);
 800f7e2:	4e26      	ldr	r6, [pc, #152]	; (800f87c <hw_setup_adc_channels+0x9c>)
	ADC_RegularChannelConfig(ADC1, ADC_Channel_8, 2, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 3, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC1, ADC_Channel_4, 4, ADC_SampleTime_15Cycles);

	// ADC2 regular channels 
	ADC_RegularChannelConfig(ADC2, ADC_Channel_1, 1, ADC_SampleTime_15Cycles);
 800f7e4:	4d26      	ldr	r5, [pc, #152]	; (800f880 <hw_setup_adc_channels+0xa0>)
	ADC_RegularChannelConfig(ADC2, ADC_Channel_9, 2, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC2, ADC_Channel_11, 3, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC2, ADC_Channel_15, 4, ADC_SampleTime_15Cycles);

	// ADC3 regular channels 
	ADC_RegularChannelConfig(ADC3, ADC_Channel_2, 1, ADC_SampleTime_15Cycles);
 800f7e6:	4c27      	ldr	r4, [pc, #156]	; (800f884 <hw_setup_adc_channels+0xa4>)

}

void hw_setup_adc_channels(void) {
	// ADC1 regular channels 
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0, 1, ADC_SampleTime_15Cycles);
 800f7e8:	2301      	movs	r3, #1
 800f7ea:	4630      	mov	r0, r6
 800f7ec:	461a      	mov	r2, r3
 800f7ee:	2100      	movs	r1, #0
 800f7f0:	f001 fc26 	bl	8011040 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_8, 2, ADC_SampleTime_15Cycles);
 800f7f4:	4630      	mov	r0, r6
 800f7f6:	2301      	movs	r3, #1
 800f7f8:	2202      	movs	r2, #2
 800f7fa:	2108      	movs	r1, #8
 800f7fc:	f001 fc20 	bl	8011040 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_10, 3, ADC_SampleTime_15Cycles);
 800f800:	4630      	mov	r0, r6
 800f802:	2301      	movs	r3, #1
 800f804:	2203      	movs	r2, #3
 800f806:	210a      	movs	r1, #10
 800f808:	f001 fc1a 	bl	8011040 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC1, ADC_Channel_4, 4, ADC_SampleTime_15Cycles);
 800f80c:	2204      	movs	r2, #4
 800f80e:	4630      	mov	r0, r6
 800f810:	4611      	mov	r1, r2
 800f812:	2301      	movs	r3, #1
 800f814:	f001 fc14 	bl	8011040 <ADC_RegularChannelConfig>

	// ADC2 regular channels 
	ADC_RegularChannelConfig(ADC2, ADC_Channel_1, 1, ADC_SampleTime_15Cycles);
 800f818:	2301      	movs	r3, #1
 800f81a:	4628      	mov	r0, r5
 800f81c:	461a      	mov	r2, r3
 800f81e:	4619      	mov	r1, r3
 800f820:	f001 fc0e 	bl	8011040 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_9, 2, ADC_SampleTime_15Cycles);
 800f824:	4628      	mov	r0, r5
 800f826:	2301      	movs	r3, #1
 800f828:	2202      	movs	r2, #2
 800f82a:	2109      	movs	r1, #9
 800f82c:	f001 fc08 	bl	8011040 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_11, 3, ADC_SampleTime_15Cycles);
 800f830:	4628      	mov	r0, r5
 800f832:	2301      	movs	r3, #1
 800f834:	2203      	movs	r2, #3
 800f836:	210b      	movs	r1, #11
 800f838:	f001 fc02 	bl	8011040 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC2, ADC_Channel_15, 4, ADC_SampleTime_15Cycles);
 800f83c:	4628      	mov	r0, r5
 800f83e:	2301      	movs	r3, #1
 800f840:	2204      	movs	r2, #4
 800f842:	210f      	movs	r1, #15
 800f844:	f001 fbfc 	bl	8011040 <ADC_RegularChannelConfig>

	// ADC3 regular channels 
	ADC_RegularChannelConfig(ADC3, ADC_Channel_2, 1, ADC_SampleTime_15Cycles);
 800f848:	2301      	movs	r3, #1
 800f84a:	4620      	mov	r0, r4
 800f84c:	461a      	mov	r2, r3
 800f84e:	2102      	movs	r1, #2
 800f850:	f001 fbf6 	bl	8011040 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC3, ADC_Channel_3, 2, ADC_SampleTime_15Cycles);
 800f854:	4620      	mov	r0, r4
 800f856:	2301      	movs	r3, #1
 800f858:	2202      	movs	r2, #2
 800f85a:	2103      	movs	r1, #3
 800f85c:	f001 fbf0 	bl	8011040 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC3, ADC_Channel_12, 3, ADC_SampleTime_15Cycles);
 800f860:	4620      	mov	r0, r4
 800f862:	2301      	movs	r3, #1
 800f864:	2203      	movs	r2, #3
 800f866:	210c      	movs	r1, #12
 800f868:	f001 fbea 	bl	8011040 <ADC_RegularChannelConfig>
	ADC_RegularChannelConfig(ADC3, ADC_Channel_5, 4, ADC_SampleTime_15Cycles);
 800f86c:	4620      	mov	r0, r4
 800f86e:	2301      	movs	r3, #1
 800f870:	2204      	movs	r2, #4
 800f872:	2105      	movs	r1, #5

	// Injected channels
//==	ADC_InjectedChannelConfig(ADC1, ADC_Channel_8, 1, ADC_SampleTime_15Cycles);
//==	ADC_InjectedChannelConfig(ADC2, ADC_Channel_9, 1, ADC_SampleTime_15Cycles);
}
 800f874:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}

	// ADC3 regular channels 
	ADC_RegularChannelConfig(ADC3, ADC_Channel_2, 1, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC3, ADC_Channel_3, 2, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC3, ADC_Channel_12, 3, ADC_SampleTime_15Cycles);
	ADC_RegularChannelConfig(ADC3, ADC_Channel_5, 4, ADC_SampleTime_15Cycles);
 800f878:	f001 bbe2 	b.w	8011040 <ADC_RegularChannelConfig>
 800f87c:	40012000 	.word	0x40012000
 800f880:	40012100 	.word	0x40012100
 800f884:	40012200 	.word	0x40012200
	...

0800f890 <periodic_thread>:
 *
 */

static THD_WORKING_AREA(periodic_thread_wa, 128);
static THD_FUNCTION(periodic_thread, arg) 
{
 800f890:	b508      	push	{r3, lr}
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  ch.rlist.r_current->p_name = name;
 800f892:	4b09      	ldr	r3, [pc, #36]	; (800f8b8 <periodic_thread+0x28>)
 800f894:	4a09      	ldr	r2, [pc, #36]	; (800f8bc <periodic_thread+0x2c>)
 800f896:	699b      	ldr	r3, [r3, #24]

	//Uart3_printf(&SD3, (uint8_t *)"periodic_thread\r\n");//170530  

	for(;;)
	{
		LED_GREEN_ON();
 800f898:	4c09      	ldr	r4, [pc, #36]	; (800f8c0 <periodic_thread+0x30>)
 800f89a:	619a      	str	r2, [r3, #24]
 800f89c:	2540      	movs	r5, #64	; 0x40
 800f89e:	462e      	mov	r6, r5
 800f8a0:	8326      	strh	r6, [r4, #24]
		chThdSleepMilliseconds(500);
 800f8a2:	f241 3088 	movw	r0, #5000	; 0x1388
 800f8a6:	f7fd fb1b 	bl	800cee0 <chThdSleep>
		LED_GREEN_OFF();
 800f8aa:	8365      	strh	r5, [r4, #26]
		chThdSleepMilliseconds(500);
 800f8ac:	f241 3088 	movw	r0, #5000	; 0x1388
 800f8b0:	f7fd fb16 	bl	800cee0 <chThdSleep>
 800f8b4:	e7f4      	b.n	800f8a0 <periodic_thread+0x10>
 800f8b6:	bf00      	nop
 800f8b8:	20000c70 	.word	0x20000c70
 800f8bc:	08012a60 	.word	0x08012a60
 800f8c0:	40020400 	.word	0x40020400
	...

0800f8d0 <bldc_init>:
}



int bldc_init(void)
{
 800f8d0:	b510      	push	{r4, lr}
 800f8d2:	b082      	sub	sp, #8
	halInit();
 800f8d4:	f7fd fe64 	bl	800d5a0 <halInit>
float dbg_fMea;
uint16_t dbg_AccumTheta;

int bldc_start(void)
{
	chThdCreateStatic(periodic_thread_wa, sizeof(periodic_thread_wa), NORMALPRIO, periodic_thread, NULL);
 800f8d8:	2400      	movs	r4, #0


int bldc_init(void)
{
	halInit();
	chSysInit();
 800f8da:	f7fd f879 	bl	800c9d0 <chSysInit>

	chThdSleepMilliseconds(1000);
 800f8de:	f242 7010 	movw	r0, #10000	; 0x2710
 800f8e2:	f7fd fafd 	bl	800cee0 <chThdSleep>

	hw_init_gpio();
 800f8e6:	f7ff febb 	bl	800f660 <hw_init_gpio>

	//spi_dac_hw_init();
	//spi_dac_write_A( 100) ;

	mcpwm_init();
 800f8ea:	f000 f8c9 	bl	800fa80 <mcpwm_init>
float dbg_fMea;
uint16_t dbg_AccumTheta;

int bldc_start(void)
{
	chThdCreateStatic(periodic_thread_wa, sizeof(periodic_thread_wa), NORMALPRIO, periodic_thread, NULL);
 800f8ee:	9400      	str	r4, [sp, #0]
 800f8f0:	4b04      	ldr	r3, [pc, #16]	; (800f904 <bldc_init+0x34>)
 800f8f2:	4805      	ldr	r0, [pc, #20]	; (800f908 <bldc_init+0x38>)
 800f8f4:	2240      	movs	r2, #64	; 0x40
 800f8f6:	f44f 7106 	mov.w	r1, #536	; 0x218
 800f8fa:	f7fd fab9 	bl	800ce70 <chThdCreateStatic>
	//chThdSleepMilliseconds(1000);

	bldc_start();

	return 0;
}
 800f8fe:	4620      	mov	r0, r4
 800f900:	b002      	add	sp, #8
 800f902:	bd10      	pop	{r4, pc}
 800f904:	0800f891 	.word	0x0800f891
 800f908:	20001500 	.word	0x20001500
 800f90c:	00000000 	.word	0x00000000

0800f910 <do_dc_cal>:
static volatile int curr1_sum;
static volatile int curr_start_samples;
static volatile int curr0_offset;
static volatile int curr1_offset;
void do_dc_cal(void)
{
 800f910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	DCCAL_ON();
 800f912:	4b15      	ldr	r3, [pc, #84]	; (800f968 <do_dc_cal+0x58>)
	while(IS_DRV_FAULT()){};
 800f914:	4a15      	ldr	r2, [pc, #84]	; (800f96c <do_dc_cal+0x5c>)
static volatile int curr_start_samples;
static volatile int curr0_offset;
static volatile int curr1_offset;
void do_dc_cal(void)
{
	DCCAL_ON();
 800f916:	2180      	movs	r1, #128	; 0x80
 800f918:	8319      	strh	r1, [r3, #24]
	while(IS_DRV_FAULT()){};
 800f91a:	6913      	ldr	r3, [r2, #16]
 800f91c:	04db      	lsls	r3, r3, #19
 800f91e:	d5fc      	bpl.n	800f91a <do_dc_cal+0xa>
	chThdSleepMilliseconds(1000);
 800f920:	f242 7010 	movw	r0, #10000	; 0x2710
 800f924:	f7fd fadc 	bl	800cee0 <chThdSleep>
	curr0_sum = 0;
 800f928:	4c11      	ldr	r4, [pc, #68]	; (800f970 <do_dc_cal+0x60>)
	curr1_sum = 0;
 800f92a:	4812      	ldr	r0, [pc, #72]	; (800f974 <do_dc_cal+0x64>)
	curr_start_samples = 0;
 800f92c:	4912      	ldr	r1, [pc, #72]	; (800f978 <do_dc_cal+0x68>)
void do_dc_cal(void)
{
	DCCAL_ON();
	while(IS_DRV_FAULT()){};
	chThdSleepMilliseconds(1000);
	curr0_sum = 0;
 800f92e:	2300      	movs	r3, #0
 800f930:	6023      	str	r3, [r4, #0]
	curr1_sum = 0;
 800f932:	6003      	str	r3, [r0, #0]
	curr_start_samples = 0;
 800f934:	600b      	str	r3, [r1, #0]
	while(curr_start_samples < 4000) {};
 800f936:	680b      	ldr	r3, [r1, #0]
 800f938:	4a0f      	ldr	r2, [pc, #60]	; (800f978 <do_dc_cal+0x68>)
 800f93a:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 800f93e:	dbfa      	blt.n	800f936 <do_dc_cal+0x26>
	curr0_offset = curr0_sum / curr_start_samples;
 800f940:	4e0e      	ldr	r6, [pc, #56]	; (800f97c <do_dc_cal+0x6c>)
	curr1_offset = curr1_sum / curr_start_samples;
 800f942:	4f0f      	ldr	r7, [pc, #60]	; (800f980 <do_dc_cal+0x70>)
	DCCAL_OFF();
 800f944:	4d08      	ldr	r5, [pc, #32]	; (800f968 <do_dc_cal+0x58>)
	chThdSleepMilliseconds(1000);
	curr0_sum = 0;
	curr1_sum = 0;
	curr_start_samples = 0;
	while(curr_start_samples < 4000) {};
	curr0_offset = curr0_sum / curr_start_samples;
 800f946:	6823      	ldr	r3, [r4, #0]
	curr1_offset = curr1_sum / curr_start_samples;
	DCCAL_OFF();
	dccal_done = true;
 800f948:	490e      	ldr	r1, [pc, #56]	; (800f984 <do_dc_cal+0x74>)
	chThdSleepMilliseconds(1000);
	curr0_sum = 0;
	curr1_sum = 0;
	curr_start_samples = 0;
	while(curr_start_samples < 4000) {};
	curr0_offset = curr0_sum / curr_start_samples;
 800f94a:	6814      	ldr	r4, [r2, #0]
 800f94c:	fb93 f3f4 	sdiv	r3, r3, r4
 800f950:	6033      	str	r3, [r6, #0]
	curr1_offset = curr1_sum / curr_start_samples;
	DCCAL_OFF();
 800f952:	2680      	movs	r6, #128	; 0x80
	curr0_sum = 0;
	curr1_sum = 0;
	curr_start_samples = 0;
	while(curr_start_samples < 4000) {};
	curr0_offset = curr0_sum / curr_start_samples;
	curr1_offset = curr1_sum / curr_start_samples;
 800f954:	6803      	ldr	r3, [r0, #0]
 800f956:	6812      	ldr	r2, [r2, #0]
 800f958:	fb93 f3f2 	sdiv	r3, r3, r2
	DCCAL_OFF();
	dccal_done = true;
 800f95c:	2401      	movs	r4, #1
	curr0_sum = 0;
	curr1_sum = 0;
	curr_start_samples = 0;
	while(curr_start_samples < 4000) {};
	curr0_offset = curr0_sum / curr_start_samples;
	curr1_offset = curr1_sum / curr_start_samples;
 800f95e:	603b      	str	r3, [r7, #0]
	DCCAL_OFF();
 800f960:	836e      	strh	r6, [r5, #26]
	dccal_done = true;
 800f962:	700c      	strb	r4, [r1, #0]
 800f964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f966:	bf00      	nop
 800f968:	40020800 	.word	0x40020800
 800f96c:	40020400 	.word	0x40020400
 800f970:	20001898 	.word	0x20001898
 800f974:	200018e4 	.word	0x200018e4
 800f978:	20001744 	.word	0x20001744
 800f97c:	20001718 	.word	0x20001718
 800f980:	200018e8 	.word	0x200018e8
 800f984:	200018e0 	.word	0x200018e0
	...

0800f990 <CalcPI>:

}
void CalcPI( tPIParm *pParm)
{
	float U,Exc,Err;
	Err  = pParm->qInRef - pParm->qInMeas;
 800f990:	ed90 7a06 	vldr	s14, [r0, #24]
 800f994:	ed90 6a07 	vldr	s12, [r0, #28]
	
	U  = pParm->qdSum + pParm->qKp * Err;
 800f998:	edd0 7a00 	vldr	s15, [r0]
 800f99c:	edd0 5a01 	vldr	s11, [r0, #4]

	if( U > pParm->qOutMax )          pParm->qOut = pParm->qOutMax;
 800f9a0:	edd0 6a04 	vldr	s13, [r0, #16]

}
void CalcPI( tPIParm *pParm)
{
	float U,Exc,Err;
	Err  = pParm->qInRef - pParm->qInMeas;
 800f9a4:	ee37 6a46 	vsub.f32	s12, s14, s12
	
	U  = pParm->qdSum + pParm->qKp * Err;
 800f9a8:	eeb0 7a67 	vmov.f32	s14, s15
 800f9ac:	eea6 7a25 	vfma.f32	s14, s12, s11

	if( U > pParm->qOutMax )          pParm->qOut = pParm->qOutMax;
 800f9b0:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800f9b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9b8:	dc0b      	bgt.n	800f9d2 <CalcPI+0x42>
	else if( U < pParm->qOutMin )    pParm->qOut = pParm->qOutMin;
 800f9ba:	edd0 6a05 	vldr	s13, [r0, #20]
 800f9be:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800f9c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9c6:	d404      	bmi.n	800f9d2 <CalcPI+0x42>
	else                  pParm->qOut = U ;
 800f9c8:	eef0 6a47 	vmov.f32	s13, s14
 800f9cc:	ed80 7a08 	vstr	s14, [r0, #32]
 800f9d0:	e001      	b.n	800f9d6 <CalcPI+0x46>
	Err  = pParm->qInRef - pParm->qInMeas;
	
	U  = pParm->qdSum + pParm->qKp * Err;

	if( U > pParm->qOutMax )          pParm->qOut = pParm->qOutMax;
	else if( U < pParm->qOutMin )    pParm->qOut = pParm->qOutMin;
 800f9d2:	edc0 6a08 	vstr	s13, [r0, #32]
	else                  pParm->qOut = U ;

	Exc = U - pParm->qOut;

	pParm->qdSum = pParm->qdSum + pParm->qKi * Err - pParm->qKc * Exc ;
 800f9d6:	ed90 5a02 	vldr	s10, [r0, #8]
 800f9da:	edd0 5a03 	vldr	s11, [r0, #12]
 800f9de:	eee6 7a05 	vfma.f32	s15, s12, s10
 800f9e2:	ee37 7a66 	vsub.f32	s14, s14, s13
 800f9e6:	eee7 7a65 	vfms.f32	s15, s14, s11
 800f9ea:	edc0 7a00 	vstr	s15, [r0]
 800f9ee:	4770      	bx	lr

0800f9f0 <SetupControlParameters>:
	
	return;
}
void SetupControlParameters(void)
{
 800f9f0:	b5f0      	push	{r4, r5, r6, r7, lr}
	PIParmD.qOutMin = -PIParmD.qOutMax;

	InitPI(&PIParmD);

	// ============= PI Q Term ===============
	PIParmQ.qKp = QKP;
 800f9f2:	4817      	ldr	r0, [pc, #92]	; (800fa50 <SetupControlParameters+0x60>)
}
void SetupControlParameters(void)
{

	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
 800f9f4:	4c17      	ldr	r4, [pc, #92]	; (800fa54 <SetupControlParameters+0x64>)
	PIParmW.qOutMin = -PIParmW.qOutMax;

	InitPI(&PIParmW);

	// ============= PI PLL Term ===============
	PIParmPLL.qKp = PLLKP;		 
 800f9f6:	4a18      	ldr	r2, [pc, #96]	; (800fa58 <SetupControlParameters+0x68>)
	PIParmQ.qOutMin = -PIParmQ.qOutMax;

	InitPI(&PIParmQ);

	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
 800f9f8:	4918      	ldr	r1, [pc, #96]	; (800fa5c <SetupControlParameters+0x6c>)
{

	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
	PIParmD.qKi = DKI;
	PIParmD.qKc = DKC;
 800f9fa:	4d19      	ldr	r5, [pc, #100]	; (800fa60 <SetupControlParameters+0x70>)
void SetupControlParameters(void)
{

	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
	PIParmD.qKi = DKI;
 800f9fc:	4e19      	ldr	r6, [pc, #100]	; (800fa64 <SetupControlParameters+0x74>)
}
void SetupControlParameters(void)
{

	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
 800f9fe:	4f1a      	ldr	r7, [pc, #104]	; (800fa68 <SetupControlParameters+0x78>)
	PIParmD.qKi = DKI;
	PIParmD.qKc = DKC;
 800fa00:	60e5      	str	r5, [r4, #12]
	PIParmD.qOutMax = DOUTMAX;
 800fa02:	6125      	str	r5, [r4, #16]
	InitPI(&PIParmD);

	// ============= PI Q Term ===============
	PIParmQ.qKp = QKP;
	PIParmQ.qKi = QKI;
	PIParmQ.qKc = QKC;
 800fa04:	60c5      	str	r5, [r0, #12]
	PIParmQ.qOutMax = QOUTMAX;
 800fa06:	6105      	str	r5, [r0, #16]
	InitPI(&PIParmW);

	// ============= PI PLL Term ===============
	PIParmPLL.qKp = PLLKP;		 
	PIParmPLL.qKi = PLLKI;		 
	PIParmPLL.qKc = PLLKC;		 
 800fa08:	60d5      	str	r5, [r2, #12]
	InitPI(&PIParmQ);

	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
	PIParmW.qKi = WKI;
	PIParmW.qKc = WKC;
 800fa0a:	60cd      	str	r5, [r1, #12]
	PIParmQ.qOutMin = -PIParmQ.qOutMax;

	InitPI(&PIParmQ);

	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
 800fa0c:	4d17      	ldr	r5, [pc, #92]	; (800fa6c <SetupControlParameters+0x7c>)
	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
	PIParmD.qKi = DKI;
	PIParmD.qKc = DKC;
	PIParmD.qOutMax = DOUTMAX;
	PIParmD.qOutMin = -PIParmD.qOutMax;
 800fa0e:	f8df e068 	ldr.w	lr, [pc, #104]	; 800fa78 <SetupControlParameters+0x88>
}
void SetupControlParameters(void)
{

	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
 800fa12:	6067      	str	r7, [r4, #4]

}

void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 800fa14:	2300      	movs	r3, #0
	PIParmD.qOutMin = -PIParmD.qOutMax;

	InitPI(&PIParmD);

	// ============= PI Q Term ===============
	PIParmQ.qKp = QKP;
 800fa16:	6047      	str	r7, [r0, #4]
void SetupControlParameters(void)
{

	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
	PIParmD.qKi = DKI;
 800fa18:	60a6      	str	r6, [r4, #8]

	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
	PIParmW.qKi = WKI;
	PIParmW.qKc = WKC;
	PIParmW.qOutMax = WOUTMAX;
 800fa1a:	4f15      	ldr	r7, [pc, #84]	; (800fa70 <SetupControlParameters+0x80>)

	InitPI(&PIParmD);

	// ============= PI Q Term ===============
	PIParmQ.qKp = QKP;
	PIParmQ.qKi = QKI;
 800fa1c:	6086      	str	r6, [r0, #8]

	InitPI(&PIParmW);

	// ============= PI PLL Term ===============
	PIParmPLL.qKp = PLLKP;		 
	PIParmPLL.qKi = PLLKI;		 
 800fa1e:	6096      	str	r6, [r2, #8]
	PIParmQ.qOutMin = -PIParmQ.qOutMax;

	InitPI(&PIParmQ);

	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
 800fa20:	604d      	str	r5, [r1, #4]
	PIParmW.qKi = WKI;
	PIParmW.qKc = WKC;
	PIParmW.qOutMax = WOUTMAX;
	PIParmW.qOutMin = -PIParmW.qOutMax;
 800fa22:	4e14      	ldr	r6, [pc, #80]	; (800fa74 <SetupControlParameters+0x84>)
	// ============= PI D Term ===============
	PIParmD.qKp = DKP;
	PIParmD.qKi = DKI;
	PIParmD.qKc = DKC;
	PIParmD.qOutMax = DOUTMAX;
	PIParmD.qOutMin = -PIParmD.qOutMax;
 800fa24:	f8c4 e014 	str.w	lr, [r4, #20]

	InitPI(&PIParmQ);

	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
	PIParmW.qKi = WKI;
 800fa28:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
	// ============= PI Q Term ===============
	PIParmQ.qKp = QKP;
	PIParmQ.qKi = QKI;
	PIParmQ.qKc = QKC;
	PIParmQ.qOutMax = QOUTMAX;
	PIParmQ.qOutMin = -PIParmQ.qOutMax;
 800fa2c:	f8c0 e014 	str.w	lr, [r0, #20]

}

void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 800fa30:	6023      	str	r3, [r4, #0]
	pParm->qOut=0;
 800fa32:	6223      	str	r3, [r4, #32]

}

void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 800fa34:	6003      	str	r3, [r0, #0]
	pParm->qOut=0;
 800fa36:	6203      	str	r3, [r0, #32]

}

void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 800fa38:	600b      	str	r3, [r1, #0]
	pParm->qOut=0;
 800fa3a:	620b      	str	r3, [r1, #32]

}

void InitPI( tPIParm *pParm)
{
	pParm->qdSum=0;
 800fa3c:	6013      	str	r3, [r2, #0]
	pParm->qOut=0;
 800fa3e:	6213      	str	r3, [r2, #32]

	InitPI(&PIParmQ);

	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
	PIParmW.qKi = WKI;
 800fa40:	608d      	str	r5, [r1, #8]
	PIParmW.qOutMin = -PIParmW.qOutMax;

	InitPI(&PIParmW);

	// ============= PI PLL Term ===============
	PIParmPLL.qKp = PLLKP;		 
 800fa42:	6055      	str	r5, [r2, #4]

	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
	PIParmW.qKi = WKI;
	PIParmW.qKc = WKC;
	PIParmW.qOutMax = WOUTMAX;
 800fa44:	610f      	str	r7, [r1, #16]

	// ============= PI PLL Term ===============
	PIParmPLL.qKp = PLLKP;		 
	PIParmPLL.qKi = PLLKI;		 
	PIParmPLL.qKc = PLLKC;		 
	PIParmPLL.qOutMax = PLLOUTMAX;	 
 800fa46:	6117      	str	r7, [r2, #16]
	// ============= PI W Term ===============
	PIParmW.qKp = WKP;
	PIParmW.qKi = WKI;
	PIParmW.qKc = WKC;
	PIParmW.qOutMax = WOUTMAX;
	PIParmW.qOutMin = -PIParmW.qOutMax;
 800fa48:	614e      	str	r6, [r1, #20]
	// ============= PI PLL Term ===============
	PIParmPLL.qKp = PLLKP;		 
	PIParmPLL.qKi = PLLKI;		 
	PIParmPLL.qKc = PLLKC;		 
	PIParmPLL.qOutMax = PLLOUTMAX;	 
	PIParmPLL.qOutMin = -PIParmPLL.qOutMax;
 800fa4a:	6156      	str	r6, [r2, #20]
 800fa4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa4e:	bf00      	nop
 800fa50:	200018a0 	.word	0x200018a0
 800fa54:	20001720 	.word	0x20001720
 800fa58:	20001910 	.word	0x20001910
 800fa5c:	200018ec 	.word	0x200018ec
 800fa60:	3f7fff58 	.word	0x3f7fff58
 800fa64:	3c23d70a 	.word	0x3c23d70a
 800fa68:	3d4ccccd 	.word	0x3d4ccccd
 800fa6c:	41400000 	.word	0x41400000
 800fa70:	3f733333 	.word	0x3f733333
 800fa74:	bf733333 	.word	0xbf733333
 800fa78:	bf7fff58 	.word	0xbf7fff58
 800fa7c:	00000000 	.word	0x00000000

0800fa80 <mcpwm_init>:
						// variable. Any variation on DC bus will be compared to this value
						// and compensated linearly.


void mcpwm_init(void)
{
 800fa80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	//NVIC_InitTypeDef NVIC_InitStructure;

	// Initialize variables
	dccal_done = false;

	TIM_DeInit(TIM1);
 800fa84:	4dd7      	ldr	r5, [pc, #860]	; (800fde4 <mcpwm_init+0x364>)
	TIM_DeInit(TIM8);
 800fa86:	4fd8      	ldr	r7, [pc, #864]	; (800fde8 <mcpwm_init+0x368>)
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
	DMA_Init(DMA2_Stream4, &DMA_InitStructure);
 800fa88:	f8df 938c 	ldr.w	r9, [pc, #908]	; 800fe18 <mcpwm_init+0x398>
						// variable. Any variation on DC bus will be compared to this value
						// and compensated linearly.


void mcpwm_init(void)
{
 800fa8c:	b0a7      	sub	sp, #156	; 0x9c

	//Uart3_printf(&SD3, (uint8_t *)"mcpwm_init....\r\n");//170530  
	utils_sys_lock_cnt();
 800fa8e:	f000 feef 	bl	8010870 <utils_sys_lock_cnt>
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_BDTRInitTypeDef TIM_BDTRInitStructure;
	//NVIC_InitTypeDef NVIC_InitStructure;

	// Initialize variables
	dccal_done = false;
 800fa92:	4bd6      	ldr	r3, [pc, #856]	; (800fdec <mcpwm_init+0x36c>)
 800fa94:	2400      	movs	r4, #0

	TIM_DeInit(TIM1);
 800fa96:	4628      	mov	r0, r5
	TIM_OCInitTypeDef  TIM_OCInitStructure;
	TIM_BDTRInitTypeDef TIM_BDTRInitStructure;
	//NVIC_InitTypeDef NVIC_InitStructure;

	// Initialize variables
	dccal_done = false;
 800fa98:	701c      	strb	r4, [r3, #0]

	TIM_DeInit(TIM1);
 800fa9a:	f001 fbf9 	bl	8011290 <TIM_DeInit>
	TIM_DeInit(TIM8);
 800fa9e:	4638      	mov	r0, r7
 800faa0:	f001 fbf6 	bl	8011290 <TIM_DeInit>
	TIM1->CNT = 0;
	TIM8->CNT = 0;

	// TIM1 clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 800faa4:	2101      	movs	r1, #1
	// Initialize variables
	dccal_done = false;

	TIM_DeInit(TIM1);
	TIM_DeInit(TIM8);
	TIM1->CNT = 0;
 800faa6:	626c      	str	r4, [r5, #36]	; 0x24
	TIM8->CNT = 0;

	// TIM1 clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 800faa8:	4608      	mov	r0, r1
	dccal_done = false;

	TIM_DeInit(TIM1);
	TIM_DeInit(TIM8);
	TIM1->CNT = 0;
	TIM8->CNT = 0;
 800faaa:	627c      	str	r4, [r7, #36]	; 0x24

	// TIM1 clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);
 800faac:	f001 fbc0 	bl	8011230 <RCC_APB2PeriphClockCmd>

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
 800fab0:	4bcf      	ldr	r3, [pc, #828]	; (800fdf0 <mcpwm_init+0x370>)

	// TIM1 clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 800fab2:	f8ad 4004 	strh.w	r4, [sp, #4]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;
 800fab6:	2601      	movs	r6, #1
	// TIM1 clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
 800fab8:	f04f 0e20 	mov.w	lr, #32
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 800fabc:	4628      	mov	r0, r5
 800fabe:	a901      	add	r1, sp, #4
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
 800fac0:	681a      	ldr	r2, [r3, #0]
	// TIM1 clock enable
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
 800fac2:	f8ad e006 	strh.w	lr, [sp, #6]
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;
 800fac6:	f88d 600e 	strb.w	r6, [sp, #14]

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800faca:	f8ad 400c 	strh.w	r4, [sp, #12]
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM1, ENABLE);

	// Time Base configuration
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_CenterAligned1;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now /2;
 800face:	4bc9      	ldr	r3, [pc, #804]	; (800fdf4 <mcpwm_init+0x374>)
 800fad0:	fb93 f3f2 	sdiv	r3, r3, r2
 800fad4:	9302      	str	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);
 800fad6:	f001 fcbb 	bl	8011450 <TIM_TimeBaseInit>

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
 800fada:	6aeb      	ldr	r3, [r5, #44]	; 0x2c

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 800fadc:	f8ad 6032 	strh.w	r6, [sp, #50]	; 0x32
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
 800fae0:	40f3      	lsrs	r3, r6
 800fae2:	930e      	str	r3, [sp, #56]	; 0x38
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 1;

	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800fae4:	f04f 0360 	mov.w	r3, #96	; 0x60
 800fae8:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
 800faec:	f04f 0304 	mov.w	r3, #4
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 800faf0:	f44f 7b80 	mov.w	fp, #256	; 0x100
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;

	TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 800faf4:	4628      	mov	r0, r5
 800faf6:	a90c      	add	r1, sp, #48	; 0x30
	TIM_TimeBaseInit(TIM1, &TIM_TimeBaseStructure);

	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
 800faf8:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 800fafc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800fb00:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
	// Channel 1, 2 and 3 Configuration in PWM mode
	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_OutputNState = TIM_OutputNState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR / 2;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 800fb04:	f8ad 403c 	strh.w	r4, [sp, #60]	; 0x3c
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
 800fb08:	f8ad 403e 	strh.w	r4, [sp, #62]	; 0x3e
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 800fb0c:	f8ad b040 	strh.w	fp, [sp, #64]	; 0x40
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;

	TIM_OC1Init(TIM1, &TIM_OCInitStructure);
 800fb10:	f001 fd0e 	bl	8011530 <TIM_OC1Init>
	TIM_OC2Init(TIM1, &TIM_OCInitStructure);
 800fb14:	a90c      	add	r1, sp, #48	; 0x30
 800fb16:	4628      	mov	r0, r5
 800fb18:	f001 fd4a 	bl	80115b0 <TIM_OC2Init>
	TIM_OC3Init(TIM1, &TIM_OCInitStructure);
 800fb1c:	a90c      	add	r1, sp, #48	; 0x30
 800fb1e:	4628      	mov	r0, r5
 800fb20:	f001 fd86 	bl	8011630 <TIM_OC3Init>
	TIM_OC4Init(TIM1, &TIM_OCInitStructure);
 800fb24:	a90c      	add	r1, sp, #48	; 0x30
 800fb26:	4628      	mov	r0, r5
 800fb28:	f001 fdca 	bl	80116c0 <TIM_OC4Init>

	TIM_OC1PreloadConfig(TIM1, TIM_OCPreload_Enable);
 800fb2c:	4628      	mov	r0, r5
 800fb2e:	2108      	movs	r1, #8
 800fb30:	f001 fdfe 	bl	8011730 <TIM_OC1PreloadConfig>
	TIM_OC2PreloadConfig(TIM1, TIM_OCPreload_Enable);
 800fb34:	4628      	mov	r0, r5
 800fb36:	2108      	movs	r1, #8
 800fb38:	f001 fe02 	bl	8011740 <TIM_OC2PreloadConfig>
	TIM_OC3PreloadConfig(TIM1, TIM_OCPreload_Enable);
 800fb3c:	4628      	mov	r0, r5
 800fb3e:	2108      	movs	r1, #8
 800fb40:	f001 fe0e 	bl	8011760 <TIM_OC3PreloadConfig>
	TIM_OC4PreloadConfig(TIM1, TIM_OCPreload_Enable);
 800fb44:	4628      	mov	r0, r5
 800fb46:	2108      	movs	r1, #8
 800fb48:	f001 fe12 	bl	8011770 <TIM_OC4PreloadConfig>

	// Automatic Output enable, Break, dead time and lock configuration
	TIM_BDTRInitStructure.TIM_OSSRState = TIM_OSSRState_Enable;
 800fb4c:	f44f 6800 	mov.w	r8, #2048	; 0x800
	TIM_BDTRInitStructure.TIM_OSSIState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_LOCKLevel = TIM_LOCKLevel_OFF;
	TIM_BDTRInitStructure.TIM_DeadTime = MCPWM_DEAD_TIME_CYCLES;
 800fb50:	2350      	movs	r3, #80	; 0x50
	TIM_BDTRInitStructure.TIM_Break = TIM_Break_Disable;
	TIM_BDTRInitStructure.TIM_BreakPolarity = TIM_BreakPolarity_High;
	TIM_BDTRInitStructure.TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;

	TIM_BDTRConfig(TIM1, &TIM_BDTRInitStructure);
 800fb52:	4628      	mov	r0, r5
	TIM_BDTRInitStructure.TIM_OSSRState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_OSSIState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_LOCKLevel = TIM_LOCKLevel_OFF;
	TIM_BDTRInitStructure.TIM_DeadTime = MCPWM_DEAD_TIME_CYCLES;
	TIM_BDTRInitStructure.TIM_Break = TIM_Break_Disable;
	TIM_BDTRInitStructure.TIM_BreakPolarity = TIM_BreakPolarity_High;
 800fb54:	f44f 5a00 	mov.w	sl, #8192	; 0x2000
	TIM_BDTRInitStructure.TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;

	TIM_BDTRConfig(TIM1, &TIM_BDTRInitStructure);
 800fb58:	a904      	add	r1, sp, #16

	// Automatic Output enable, Break, dead time and lock configuration
	TIM_BDTRInitStructure.TIM_OSSRState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_OSSIState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_LOCKLevel = TIM_LOCKLevel_OFF;
	TIM_BDTRInitStructure.TIM_DeadTime = MCPWM_DEAD_TIME_CYCLES;
 800fb5a:	f8ad 3016 	strh.w	r3, [sp, #22]
	TIM_BDTRInitStructure.TIM_Break = TIM_Break_Disable;
	TIM_BDTRInitStructure.TIM_BreakPolarity = TIM_BreakPolarity_High;
 800fb5e:	f8ad a01a 	strh.w	sl, [sp, #26]
	TIM_OC4PreloadConfig(TIM1, TIM_OCPreload_Enable);

	// Automatic Output enable, Break, dead time and lock configuration
	TIM_BDTRInitStructure.TIM_OSSRState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_OSSIState = TIM_OSSRState_Enable;
	TIM_BDTRInitStructure.TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 800fb62:	f8ad 4014 	strh.w	r4, [sp, #20]
	TIM_BDTRInitStructure.TIM_DeadTime = MCPWM_DEAD_TIME_CYCLES;
	TIM_BDTRInitStructure.TIM_Break = TIM_Break_Disable;
 800fb66:	f8ad 4018 	strh.w	r4, [sp, #24]
	TIM_BDTRInitStructure.TIM_BreakPolarity = TIM_BreakPolarity_High;
	TIM_BDTRInitStructure.TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 800fb6a:	f8ad 401c 	strh.w	r4, [sp, #28]
	TIM_OC2PreloadConfig(TIM1, TIM_OCPreload_Enable);
	TIM_OC3PreloadConfig(TIM1, TIM_OCPreload_Enable);
	TIM_OC4PreloadConfig(TIM1, TIM_OCPreload_Enable);

	// Automatic Output enable, Break, dead time and lock configuration
	TIM_BDTRInitStructure.TIM_OSSRState = TIM_OSSRState_Enable;
 800fb6e:	f8ad 8010 	strh.w	r8, [sp, #16]
	TIM_BDTRInitStructure.TIM_OSSIState = TIM_OSSRState_Enable;
 800fb72:	f8ad 8012 	strh.w	r8, [sp, #18]
	TIM_BDTRInitStructure.TIM_DeadTime = MCPWM_DEAD_TIME_CYCLES;
	TIM_BDTRInitStructure.TIM_Break = TIM_Break_Disable;
	TIM_BDTRInitStructure.TIM_BreakPolarity = TIM_BreakPolarity_High;
	TIM_BDTRInitStructure.TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;

	TIM_BDTRConfig(TIM1, &TIM_BDTRInitStructure);
 800fb76:	f001 fe0b 	bl	8011790 <TIM_BDTRConfig>
	TIM_CCPreloadControl(TIM1, ENABLE);
 800fb7a:	4631      	mov	r1, r6
 800fb7c:	4628      	mov	r0, r5
 800fb7e:	f001 fe2f 	bl	80117e0 <TIM_CCPreloadControl>
	TIM_ARRPreloadConfig(TIM1, ENABLE);
 800fb82:	4631      	mov	r1, r6
 800fb84:	4628      	mov	r0, r5
 800fb86:	f001 fcb3 	bl	80114f0 <TIM_ARRPreloadConfig>
	ADC_CommonInitTypeDef ADC_CommonInitStructure;
	DMA_InitTypeDef DMA_InitStructure;
	ADC_InitTypeDef ADC_InitStructure;

	// Clock
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA2 | RCC_AHB1Periph_GPIOA | RCC_AHB1Periph_GPIOC, ENABLE);
 800fb8a:	4631      	mov	r1, r6
 800fb8c:	489a      	ldr	r0, [pc, #616]	; (800fdf8 <mcpwm_init+0x378>)
 800fb8e:	f001 fb2f 	bl	80111f0 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2 | RCC_APB2Periph_ADC3, ENABLE);
 800fb92:	4631      	mov	r1, r6
 800fb94:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 800fb98:	f001 fb4a 	bl	8011230 <RCC_APB2PeriphClockCmd>

	dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);
 800fb9c:	4623      	mov	r3, r4
 800fb9e:	4a97      	ldr	r2, [pc, #604]	; (800fdfc <mcpwm_init+0x37c>)
 800fba0:	4897      	ldr	r0, [pc, #604]	; (800fe00 <mcpwm_init+0x380>)
 800fba2:	2103      	movs	r1, #3
 800fba4:	f7fe faf4 	bl	800e190 <dmaStreamAllocate>

	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
 800fba8:	4996      	ldr	r1, [pc, #600]	; (800fe04 <mcpwm_init+0x384>)

	dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);

	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
 800fbaa:	4b97      	ldr	r3, [pc, #604]	; (800fe08 <mcpwm_init+0x388>)
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
 800fbac:	9118      	str	r1, [sp, #96]	; 0x60
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
 800fbae:	f04f 0e0c 	mov.w	lr, #12
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 800fbb2:	f44f 3c00 	mov.w	ip, #131072	; 0x20000
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800fbb6:	f44f 6280 	mov.w	r2, #1024	; 0x400
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
	DMA_Init(DMA2_Stream4, &DMA_InitStructure);
 800fbba:	4648      	mov	r0, r9
 800fbbc:	a917      	add	r1, sp, #92	; 0x5c
	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
 800fbbe:	f8cd e06c 	str.w	lr, [sp, #108]	; 0x6c
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
 800fbc2:	f8cd c084 	str.w	ip, [sp, #132]	; 0x84

	dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);

	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
 800fbc6:	9319      	str	r3, [sp, #100]	; 0x64
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 800fbc8:	921d      	str	r2, [sp, #116]	; 0x74
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 800fbca:	f8cd a07c 	str.w	sl, [sp, #124]	; 0x7c
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1 | RCC_APB2Periph_ADC2 | RCC_APB2Periph_ADC3, ENABLE);

	dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);

	// DMA for the ADC
	DMA_InitStructure.DMA_Channel = DMA_Channel_0;
 800fbce:	9417      	str	r4, [sp, #92]	; 0x5c
	DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)&ADC_Value;
	DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)&ADC->CDR;
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 800fbd0:	941a      	str	r4, [sp, #104]	; 0x68
	DMA_InitStructure.DMA_BufferSize = HW_ADC_CHANNELS;
	DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800fbd2:	941c      	str	r4, [sp, #112]	; 0x70
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 800fbd4:	f8cd 8078 	str.w	r8, [sp, #120]	; 0x78
	DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
	DMA_InitStructure.DMA_Mode = DMA_Mode_Circular;
 800fbd8:	f8cd b080 	str.w	fp, [sp, #128]	; 0x80
	DMA_InitStructure.DMA_Priority = DMA_Priority_High;
	DMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Disable;
 800fbdc:	9422      	str	r4, [sp, #136]	; 0x88
	DMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 800fbde:	9423      	str	r4, [sp, #140]	; 0x8c
	DMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 800fbe0:	9424      	str	r4, [sp, #144]	; 0x90
	DMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 800fbe2:	9425      	str	r4, [sp, #148]	; 0x94
	DMA_Init(DMA2_Stream4, &DMA_InitStructure);
 800fbe4:	f001 fa8c 	bl	8011100 <DMA_Init>

	// DMA2_Stream0 enable
	DMA_Cmd(DMA2_Stream4, ENABLE);
 800fbe8:	4631      	mov	r1, r6
 800fbea:	4648      	mov	r0, r9
 800fbec:	f001 fab8 	bl	8011160 <DMA_Cmd>

	// Enable transfer complete interrupt
	DMA_ITConfig(DMA2_Stream4, DMA_IT_TC, ENABLE);
 800fbf0:	4632      	mov	r2, r6
 800fbf2:	4648      	mov	r0, r9
 800fbf4:	2110      	movs	r1, #16
 800fbf6:	f001 fac3 	bl	8011180 <DMA_ITConfig>

	// ADC Common Init
	// Note that the ADC is running at 42MHz, which is higher than the
	// specified 36MHz in the data sheet, but it works.
	ADC_CommonInitStructure.ADC_Mode = ADC_TripleMode_RegSimult;
 800fbfa:	2216      	movs	r2, #22
	ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
 800fbfc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
	ADC_CommonInit(&ADC_CommonInitStructure);
 800fc00:	a808      	add	r0, sp, #32
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfConversion = HW_ADC_NBR_CONV;

	ADC_Init(ADC1, &ADC_InitStructure);
	ADC_Init(ADC2, &ADC_InitStructure);
 800fc02:	f8df a218 	ldr.w	sl, [pc, #536]	; 800fe1c <mcpwm_init+0x39c>
	DMA_ITConfig(DMA2_Stream4, DMA_IT_TC, ENABLE);

	// ADC Common Init
	// Note that the ADC is running at 42MHz, which is higher than the
	// specified 36MHz in the data sheet, but it works.
	ADC_CommonInitStructure.ADC_Mode = ADC_TripleMode_RegSimult;
 800fc06:	9208      	str	r2, [sp, #32]
	ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
 800fc08:	930a      	str	r3, [sp, #40]	; 0x28

	// ADC Common Init
	// Note that the ADC is running at 42MHz, which is higher than the
	// specified 36MHz in the data sheet, but it works.
	ADC_CommonInitStructure.ADC_Mode = ADC_TripleMode_RegSimult;
	ADC_CommonInitStructure.ADC_Prescaler = ADC_Prescaler_Div2;
 800fc0a:	9409      	str	r4, [sp, #36]	; 0x24
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 800fc0c:	940b      	str	r4, [sp, #44]	; 0x2c
	ADC_CommonInit(&ADC_CommonInitStructure);
 800fc0e:	f001 f9ef 	bl	8010ff0 <ADC_CommonInit>

	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
 800fc12:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfConversion = HW_ADC_NBR_CONV;
 800fc16:	f04f 0204 	mov.w	r2, #4

	ADC_Init(ADC1, &ADC_InitStructure);
 800fc1a:	a911      	add	r1, sp, #68	; 0x44

	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
 800fc1c:	9313      	str	r3, [sp, #76]	; 0x4c
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfConversion = HW_ADC_NBR_CONV;

	ADC_Init(ADC1, &ADC_InitStructure);
	ADC_Init(ADC2, &ADC_InitStructure);
	ADC_Init(ADC3, &ADC_InitStructure);
 800fc1e:	f8df 9200 	ldr.w	r9, [pc, #512]	; 800fe20 <mcpwm_init+0x3a0>
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfConversion = HW_ADC_NBR_CONV;

	ADC_Init(ADC1, &ADC_InitStructure);
 800fc22:	487a      	ldr	r0, [pc, #488]	; (800fe0c <mcpwm_init+0x38c>)
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfConversion = HW_ADC_NBR_CONV;
 800fc24:	f88d 2058 	strb.w	r2, [sp, #88]	; 0x58
	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
 800fc28:	f04f 6350 	mov.w	r3, #218103808	; 0xd000000
 800fc2c:	9314      	str	r3, [sp, #80]	; 0x50
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
	ADC_CommonInit(&ADC_CommonInitStructure);

	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 800fc2e:	f88d 6048 	strb.w	r6, [sp, #72]	; 0x48
	ADC_CommonInitStructure.ADC_DMAAccessMode = ADC_DMAAccessMode_1;
	ADC_CommonInitStructure.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
	ADC_CommonInit(&ADC_CommonInitStructure);

	// Channel-specific settings
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 800fc32:	9411      	str	r4, [sp, #68]	; 0x44
	ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 800fc34:	f88d 4049 	strb.w	r4, [sp, #73]	; 0x49
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_Falling;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T8_CC1;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 800fc38:	9415      	str	r4, [sp, #84]	; 0x54
	ADC_InitStructure.ADC_NbrOfConversion = HW_ADC_NBR_CONV;

	ADC_Init(ADC1, &ADC_InitStructure);
 800fc3a:	f001 f9b1 	bl	8010fa0 <ADC_Init>
	ADC_Init(ADC2, &ADC_InitStructure);
 800fc3e:	a911      	add	r1, sp, #68	; 0x44
 800fc40:	4650      	mov	r0, sl
 800fc42:	f001 f9ad 	bl	8010fa0 <ADC_Init>
	ADC_Init(ADC3, &ADC_InitStructure);
 800fc46:	a911      	add	r1, sp, #68	; 0x44
 800fc48:	4648      	mov	r0, r9
 800fc4a:	f001 f9a9 	bl	8010fa0 <ADC_Init>

	hw_setup_adc_channels();
 800fc4e:	f7ff fdc7 	bl	800f7e0 <hw_setup_adc_channels>

	// Enable DMA request after last transfer (Multi-ADC mode)
	ADC_MultiModeDMARequestAfterLastTransferCmd(ENABLE);
 800fc52:	4630      	mov	r0, r6
 800fc54:	f001 fa44 	bl	80110e0 <ADC_MultiModeDMARequestAfterLastTransferCmd>

	// Enable ADC
	ADC_Cmd(ADC1, ENABLE);
 800fc58:	4631      	mov	r1, r6
 800fc5a:	486c      	ldr	r0, [pc, #432]	; (800fe0c <mcpwm_init+0x38c>)
 800fc5c:	f001 f9e0 	bl	8011020 <ADC_Cmd>
	ADC_Cmd(ADC2, ENABLE);
 800fc60:	4631      	mov	r1, r6
 800fc62:	4650      	mov	r0, sl
 800fc64:	f001 f9dc 	bl	8011020 <ADC_Cmd>
	ADC_Cmd(ADC3, ENABLE);
 800fc68:	4631      	mov	r1, r6
 800fc6a:	4648      	mov	r0, r9
 800fc6c:	f001 f9d8 	bl	8011020 <ADC_Cmd>

	// ------------- Timer8 for ADC sampling ------------- //
	// Time Base configuration
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);
 800fc70:	4631      	mov	r1, r6
 800fc72:	2002      	movs	r0, #2
 800fc74:	f001 fadc 	bl	8011230 <RCC_APB2PeriphClockCmd>

	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now;
 800fc78:	4b5d      	ldr	r3, [pc, #372]	; (800fdf0 <mcpwm_init+0x370>)

	// ------------- Timer8 for ADC sampling ------------- //
	// Time Base configuration
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);

	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 800fc7a:	f8ad 4004 	strh.w	r4, [sp, #4]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);
 800fc7e:	a901      	add	r1, sp, #4
 800fc80:	4638      	mov	r0, r7
	// Time Base configuration
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);

	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now;
 800fc82:	681a      	ldr	r2, [r3, #0]
	// ------------- Timer8 for ADC sampling ------------- //
	// Time Base configuration
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);

	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800fc84:	f8ad 4006 	strh.w	r4, [sp, #6]
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800fc88:	f8ad 400c 	strh.w	r4, [sp, #12]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;
 800fc8c:	f88d 400e 	strb.w	r4, [sp, #14]
	// Time Base configuration
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM8, ENABLE);

	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_Period = SYSTEM_CORE_CLOCK  / (int)switching_frequency_now;
 800fc90:	4b5f      	ldr	r3, [pc, #380]	; (800fe10 <mcpwm_init+0x390>)
 800fc92:	fb93 f3f2 	sdiv	r3, r3, r2
 800fc96:	9302      	str	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);
 800fc98:	f001 fbda 	bl	8011450 <TIM_TimeBaseInit>

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800fc9c:	f04f 0260 	mov.w	r2, #96	; 0x60
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
 800fca0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
 800fca2:	f8ad 2030 	strh.w	r2, [sp, #48]	; 0x30
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
	TIM_OC1Init(TIM8, &TIM_OCInitStructure);	TIM_OC1PreloadConfig(TIM8, TIM_OCPreload_Enable);
 800fca6:	a90c      	add	r1, sp, #48	; 0x30
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 800fca8:	f44f 7200 	mov.w	r2, #512	; 0x200
	TIM_OC1Init(TIM8, &TIM_OCInitStructure);	TIM_OC1PreloadConfig(TIM8, TIM_OCPreload_Enable);
 800fcac:	4638      	mov	r0, r7
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
 800fcae:	f8ad 2042 	strh.w	r2, [sp, #66]	; 0x42

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
 800fcb2:	930e      	str	r3, [sp, #56]	; 0x38
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0;

	TIM_TimeBaseInit(TIM8, &TIM_TimeBaseStructure);

	TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
 800fcb4:	f8ad 6032 	strh.w	r6, [sp, #50]	; 0x32
	TIM_OCInitStructure.TIM_Pulse = TIM1->ARR;
	TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
 800fcb8:	f8ad 403c 	strh.w	r4, [sp, #60]	; 0x3c
	TIM_OCInitStructure.TIM_OCNPolarity = TIM_OCNPolarity_High;
 800fcbc:	f8ad 403e 	strh.w	r4, [sp, #62]	; 0x3e
	TIM_OCInitStructure.TIM_OCIdleState = TIM_OCIdleState_Set;
 800fcc0:	f8ad b040 	strh.w	fp, [sp, #64]	; 0x40
	TIM_OCInitStructure.TIM_OCNIdleState = TIM_OCNIdleState_Set;
	TIM_OC1Init(TIM8, &TIM_OCInitStructure);	TIM_OC1PreloadConfig(TIM8, TIM_OCPreload_Enable);
 800fcc4:	f001 fc34 	bl	8011530 <TIM_OC1Init>
 800fcc8:	4638      	mov	r0, r7
 800fcca:	2108      	movs	r1, #8
 800fccc:	f001 fd30 	bl	8011730 <TIM_OC1PreloadConfig>
	TIM_OC2Init(TIM8, &TIM_OCInitStructure);	TIM_OC2PreloadConfig(TIM8, TIM_OCPreload_Enable);
 800fcd0:	a90c      	add	r1, sp, #48	; 0x30
 800fcd2:	4638      	mov	r0, r7
 800fcd4:	f001 fc6c 	bl	80115b0 <TIM_OC2Init>
 800fcd8:	4638      	mov	r0, r7
 800fcda:	2108      	movs	r1, #8
 800fcdc:	f001 fd30 	bl	8011740 <TIM_OC2PreloadConfig>
	TIM_OC3Init(TIM8, &TIM_OCInitStructure);	TIM_OC3PreloadConfig(TIM8, TIM_OCPreload_Enable);
 800fce0:	a90c      	add	r1, sp, #48	; 0x30
 800fce2:	4638      	mov	r0, r7
 800fce4:	f001 fca4 	bl	8011630 <TIM_OC3Init>
 800fce8:	4638      	mov	r0, r7
 800fcea:	2108      	movs	r1, #8
 800fcec:	f001 fd38 	bl	8011760 <TIM_OC3PreloadConfig>

	TIM_ARRPreloadConfig(TIM8, ENABLE);
 800fcf0:	4631      	mov	r1, r6
 800fcf2:	4638      	mov	r0, r7
 800fcf4:	f001 fbfc 	bl	80114f0 <TIM_ARRPreloadConfig>
	TIM_CCPreloadControl(TIM8, ENABLE);
 800fcf8:	4631      	mov	r1, r6
 800fcfa:	4638      	mov	r0, r7
 800fcfc:	f001 fd70 	bl	80117e0 <TIM_CCPreloadControl>

	// PWM outputs have to be enabled in order to trigger ADC on CCx
	TIM_CtrlPWMOutputs(TIM8, ENABLE);
 800fd00:	4631      	mov	r1, r6
 800fd02:	4638      	mov	r0, r7
 800fd04:	f001 fd5c 	bl	80117c0 <TIM_CtrlPWMOutputs>

	// TIM1 Master and TIM8 slave
	TIM_SelectOutputTrigger(TIM1, TIM_TRGOSource_Update);
 800fd08:	4628      	mov	r0, r5
 800fd0a:	2120      	movs	r1, #32
 800fd0c:	f001 fd88 	bl	8011820 <TIM_SelectOutputTrigger>
	TIM_SelectMasterSlaveMode(TIM1, TIM_MasterSlaveMode_Enable);
 800fd10:	4628      	mov	r0, r5
 800fd12:	2180      	movs	r1, #128	; 0x80
 800fd14:	f001 fda4 	bl	8011860 <TIM_SelectMasterSlaveMode>
	TIM_SelectInputTrigger(TIM8, TIM_TS_ITR0);
 800fd18:	4621      	mov	r1, r4
 800fd1a:	4638      	mov	r0, r7
 800fd1c:	f001 fd78 	bl	8011810 <TIM_SelectInputTrigger>
	TIM_SelectSlaveMode(TIM8, TIM_SlaveMode_Reset);
 800fd20:	4638      	mov	r0, r7
 800fd22:	2104      	movs	r1, #4
 800fd24:	f001 fd8c 	bl	8011840 <TIM_SelectSlaveMode>

	// Enable TIM8
	TIM_Cmd(TIM8, ENABLE);
 800fd28:	4631      	mov	r1, r6
 800fd2a:	4638      	mov	r0, r7
 800fd2c:	f001 fbf0 	bl	8011510 <TIM_Cmd>

	// Enable TIM1
	TIM_Cmd(TIM1, ENABLE);
 800fd30:	4631      	mov	r1, r6
 800fd32:	4628      	mov	r0, r5
 800fd34:	f001 fbec 	bl	8011510 <TIM_Cmd>

	// Main Output Enable
	TIM_CtrlPWMOutputs(TIM1, ENABLE);
 800fd38:	4631      	mov	r1, r6
 800fd3a:	4628      	mov	r0, r5
 800fd3c:	f001 fd40 	bl	80117c0 <TIM_CtrlPWMOutputs>

	// 32-bit timer for RPM measurement
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 800fd40:	4631      	mov	r1, r6
 800fd42:	4630      	mov	r0, r6
 800fd44:	f001 fa64 	bl	8011210 <RCC_APB1PeriphClockCmd>
	uint16_t PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / MCPWM_RPM_TIMER_FREQ) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
 800fd48:	f04f 3aff 	mov.w	sl, #4294967295
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 800fd4c:	2353      	movs	r3, #83	; 0x53
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800fd4e:	a901      	add	r1, sp, #4
 800fd50:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
	uint16_t PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / MCPWM_RPM_TIMER_FREQ) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 800fd54:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800fd58:	f8ad 400c 	strh.w	r4, [sp, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800fd5c:	f8ad 4006 	strh.w	r4, [sp, #6]
	// 32-bit timer for RPM measurement
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
	uint16_t PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / MCPWM_RPM_TIMER_FREQ) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
 800fd60:	f8cd a008 	str.w	sl, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 800fd64:	f001 fb74 	bl	8011450 <TIM_TimeBaseInit>

	// TIM2 enable counter
	TIM_Cmd(TIM2, ENABLE);
 800fd68:	4631      	mov	r1, r6
 800fd6a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800fd6e:	f001 fbcf 	bl	8011510 <TIM_Cmd>

	// ADC sampling locations
	//stop_pwm_hw();
	utils_sys_lock_cnt();
 800fd72:	f000 fd7d 	bl	8010870 <utils_sys_lock_cnt>

	// Disable preload register updates
	TIM1->CR1 |= TIM_CR1_UDIS;
 800fd76:	682b      	ldr	r3, [r5, #0]
 800fd78:	f043 0302 	orr.w	r3, r3, #2
 800fd7c:	602b      	str	r3, [r5, #0]
	TIM8->CR1 |= TIM_CR1_UDIS;
 800fd7e:	683b      	ldr	r3, [r7, #0]
 800fd80:	f043 0302 	orr.w	r3, r3, #2
 800fd84:	603b      	str	r3, [r7, #0]

	TIM8->CCR1 = TIM1->ARR;//for vdc
 800fd86:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800fd88:	637b      	str	r3, [r7, #52]	; 0x34
	TIM8->CCR2 = TIM1->ARR;//for Ib
 800fd8a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800fd8c:	63bb      	str	r3, [r7, #56]	; 0x38
	TIM8->CCR3 = TIM1->ARR;//for Ia
 800fd8e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800fd90:	63fb      	str	r3, [r7, #60]	; 0x3c

	// Enables preload register updates
	TIM1->CR1 &= ~TIM_CR1_UDIS;
 800fd92:	682b      	ldr	r3, [r5, #0]
 800fd94:	f023 0302 	bic.w	r3, r3, #2
 800fd98:	602b      	str	r3, [r5, #0]
	TIM8->CR1 &= ~TIM_CR1_UDIS;
 800fd9a:	683b      	ldr	r3, [r7, #0]
 800fd9c:	f023 0302 	bic.w	r3, r3, #2
 800fda0:	603b      	str	r3, [r7, #0]

	utils_sys_unlock_cnt();
 800fda2:	f000 fd75 	bl	8010890 <utils_sys_unlock_cnt>

	// Calibrate current offset
	ENABLE_GATE();
 800fda6:	4b1b      	ldr	r3, [pc, #108]	; (800fe14 <mcpwm_init+0x394>)
	DCCAL_OFF();
 800fda8:	2280      	movs	r2, #128	; 0x80
	TIM8->CR1 &= ~TIM_CR1_UDIS;

	utils_sys_unlock_cnt();

	// Calibrate current offset
	ENABLE_GATE();
 800fdaa:	2740      	movs	r7, #64	; 0x40
 800fdac:	831f      	strh	r7, [r3, #24]
	DCCAL_OFF();
 800fdae:	835a      	strh	r2, [r3, #26]
	GAIN_FULLDN();
 800fdb0:	f8a3 b01a 	strh.w	fp, [r3, #26]
	do_dc_cal();
 800fdb4:	f7ff fdac 	bl	800f910 <do_dc_cal>
	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM12, &TIM_TimeBaseStructure);
 800fdb8:	f5a9 3985 	sub.w	r9, r9, #68096	; 0x10a00
	//Uart3_printf(&SD3, (uint8_t *)"5-1\r\n");
	// Enable transfer complete interrupt


	// Various time measurements
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM12, ENABLE);
 800fdbc:	4631      	mov	r1, r6
 800fdbe:	4638      	mov	r0, r7
 800fdc0:	f001 fa26 	bl	8011210 <RCC_APB1PeriphClockCmd>
	PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / 10000000) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 800fdc4:	2307      	movs	r3, #7
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseInit(TIM12, &TIM_TimeBaseStructure);
 800fdc6:	a901      	add	r1, sp, #4
 800fdc8:	4648      	mov	r0, r9
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM12, ENABLE);
	PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / 10000000) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
 800fdca:	f8ad 3004 	strh.w	r3, [sp, #4]
	// Various time measurements
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM12, ENABLE);
	PrescalerValue = (uint16_t) ((SYSTEM_CORE_CLOCK / 2) / 10000000) - 1;

	// Time base configuration
	TIM_TimeBaseStructure.TIM_Period = 0xFFFFFFFF;
 800fdce:	f8cd a008 	str.w	sl, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = PrescalerValue;
	TIM_TimeBaseStructure.TIM_ClockDivision = 0;
 800fdd2:	f8ad 400c 	strh.w	r4, [sp, #12]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800fdd6:	f8ad 4006 	strh.w	r4, [sp, #6]
	TIM_TimeBaseInit(TIM12, &TIM_TimeBaseStructure);
 800fdda:	f001 fb39 	bl	8011450 <TIM_TimeBaseInit>

	// TIM3 enable counter
	TIM_Cmd(TIM12, ENABLE);
 800fdde:	4631      	mov	r1, r6
 800fde0:	4648      	mov	r0, r9
 800fde2:	e01f      	b.n	800fe24 <mcpwm_init+0x3a4>
 800fde4:	40010000 	.word	0x40010000
 800fde8:	40010400 	.word	0x40010400
 800fdec:	200018e0 	.word	0x200018e0
 800fdf0:	20000800 	.word	0x20000800
 800fdf4:	0501bd00 	.word	0x0501bd00
 800fdf8:	00400005 	.word	0x00400005
 800fdfc:	080103b1 	.word	0x080103b1
 800fe00:	080128e0 	.word	0x080128e0
 800fe04:	40012308 	.word	0x40012308
 800fe08:	20001748 	.word	0x20001748
 800fe0c:	40012000 	.word	0x40012000
 800fe10:	0a037a00 	.word	0x0a037a00
 800fe14:	40020800 	.word	0x40020800
 800fe18:	40026470 	.word	0x40026470
 800fe1c:	40012100 	.word	0x40012100
 800fe20:	40012200 	.word	0x40012200
 800fe24:	f001 fb74 	bl	8011510 <TIM_Cmd>

	// WWDG configuration
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_WWDG, ENABLE);
 800fe28:	4631      	mov	r1, r6
 800fe2a:	4640      	mov	r0, r8
 800fe2c:	f001 f9f0 	bl	8011210 <RCC_APB1PeriphClockCmd>
	WWDG_SetPrescaler(WWDG_Prescaler_1);
 800fe30:	4620      	mov	r0, r4
 800fe32:	f001 fd25 	bl	8011880 <WWDG_SetPrescaler>
	WWDG_SetWindowValue(255);
 800fe36:	20ff      	movs	r0, #255	; 0xff
 800fe38:	f001 fd32 	bl	80118a0 <WWDG_SetWindowValue>
	WWDG_Enable(100);
 800fe3c:	2064      	movs	r0, #100	; 0x64
 800fe3e:	f001 fd4f 	bl	80118e0 <WWDG_Enable>

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 800fe42:	4b15      	ldr	r3, [pc, #84]	; (800fe98 <mcpwm_init+0x418>)

bool SetupParm(void)
{
	// ============= ADC - Measure Current & Pot ======================

	MeasCurrParm.qKa    = DQKA;
 800fe44:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800fe9c <mcpwm_init+0x41c>

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 800fe48:	8a1b      	ldrh	r3, [r3, #16]

	MeasCurrParm.qKa    = DQKA;
	MeasCurrParm.qKb    = DQKB;

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 
 800fe4a:	4915      	ldr	r1, [pc, #84]	; (800fea0 <mcpwm_init+0x420>)
 800fe4c:	4a15      	ldr	r2, [pc, #84]	; (800fea4 <mcpwm_init+0x424>)

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 800fe4e:	4e16      	ldr	r6, [pc, #88]	; (800fea8 <mcpwm_init+0x428>)

	// ============= SVGen ===============
	// Set PWM period to Loop Time
	SVGenParm.iPWMPeriod = LOOPINTCY;
 800fe50:	4816      	ldr	r0, [pc, #88]	; (800feac <mcpwm_init+0x42c>)

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 800fe52:	ee07 3a90 	vmov	s15, r3

bool SetupParm(void)
{
	// ============= ADC - Measure Current & Pot ======================

	MeasCurrParm.qKa    = DQKA;
 800fe56:	4b16      	ldr	r3, [pc, #88]	; (800feb0 <mcpwm_init+0x430>)

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 800fe58:	eef8 7a67 	vcvt.f32.u32	s15, s15

bool SetupParm(void)
{
	// ============= ADC - Measure Current & Pot ======================

	MeasCurrParm.qKa    = DQKA;
 800fe5c:	ed83 7a00 	vstr	s14, [r3]

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 800fe60:	ee67 7a87 	vmul.f32	s15, s15, s14
bool SetupParm(void)
{
	// ============= ADC - Measure Current & Pot ======================

	MeasCurrParm.qKa    = DQKA;
	MeasCurrParm.qKb    = DQKB;
 800fe64:	ed83 7a02 	vstr	s14, [r3, #8]

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 
 800fe68:	6809      	ldr	r1, [r1, #0]
 800fe6a:	6812      	ldr	r2, [r2, #0]

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 800fe6c:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 800fe70:	ee67 7a87 	vmul.f32	s15, s15, s14

	MeasCurrParm.qKa    = DQKA;
	MeasCurrParm.qKb    = DQKB;

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 
 800fe74:	b209      	sxth	r1, r1
 800fe76:	b212      	sxth	r2, r2
	return CompVdq;
}

void InitMeasCompCurr( short Offset_a, short Offset_b )
{
	MeasCurrParm.Offseta = Offset_a;
 800fe78:	8099      	strh	r1, [r3, #4]
	MeasCurrParm.Offsetb = Offset_b;
 800fe7a:	819a      	strh	r2, [r3, #12]

	// Initial Current offsets
	InitMeasCompCurr( curr0_offset, curr1_offset ); 

	// Target DC Bus, without sign.
	TargetDCbus = GET_INPUT_VOLTAGE();
 800fe7c:	edc6 7a00 	vstr	s15, [r6]

	// ============= SVGen ===============
	// Set PWM period to Loop Time
	SVGenParm.iPWMPeriod = LOOPINTCY;
 800fe80:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800fe82:	6003      	str	r3, [r0, #0]

//--------------------------------------------------
//main ctrl setup

	SetupParm();
	SetupControlParameters();
 800fe84:	f7ff fdb4 	bl	800f9f0 <SetupControlParameters>

	//dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);
	//DMA_ITConfig(DMA2_Stream4, DMA_IT_TC, ENABLE);


	uGF.Word = 0;                   // clear flags
 800fe88:	4b0a      	ldr	r3, [pc, #40]	; (800feb4 <mcpwm_init+0x434>)

	#ifdef ENVOLTRIPPLE
    	uGF.bit.EnVoltRipCo = 1;
	#endif

	uGF.bit.RunMotor = 1;
 800fe8a:	2202      	movs	r2, #2

	//dmaStreamAllocate(STM32_DMA_STREAM(STM32_DMA_STREAM_ID(2, 4)),3,(stm32_dmaisr_t)mcpwm_adc_int_handler,(void *)0);
	//DMA_ITConfig(DMA2_Stream4, DMA_IT_TC, ENABLE);


	uGF.Word = 0;                   // clear flags
 800fe8c:	801c      	strh	r4, [r3, #0]

	#ifdef ENVOLTRIPPLE
    	uGF.bit.EnVoltRipCo = 1;
	#endif

	uGF.bit.RunMotor = 1;
 800fe8e:	701a      	strb	r2, [r3, #0]

	
//
}
 800fe90:	b027      	add	sp, #156	; 0x9c
 800fe92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe96:	bf00      	nop
 800fe98:	20001748 	.word	0x20001748
 800fe9c:	3a534067 	.word	0x3a534067
 800fea0:	20001718 	.word	0x20001718
 800fea4:	200018e8 	.word	0x200018e8
 800fea8:	20001938 	.word	0x20001938
 800feac:	20001834 	.word	0x20001834
 800feb0:	200018c4 	.word	0x200018c4
 800feb4:	20001934 	.word	0x20001934
	...

0800fec0 <VoltRippleComp>:
	// CompVdq = ------------- * Vdq
	//               DCbus
	//
	// If target and measured are equal, no operation is made.
	//
	if (TargetDCbus > DCbus)
 800fec0:	4a14      	ldr	r2, [pc, #80]	; (800ff14 <VoltRippleComp+0x54>)
 800fec2:	4b15      	ldr	r3, [pc, #84]	; (800ff18 <VoltRippleComp+0x58>)
 800fec4:	ed92 7a00 	vldr	s14, [r2]
 800fec8:	edd3 7a00 	vldr	s15, [r3]
 800fecc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fed4:	dc11      	bgt.n	800fefa <VoltRippleComp+0x3a>
		CompVdq = Vdq + (((TargetDCbus - DCbus)/ DCbus)* Vdq);
	else if (DCbus > TargetDCbus)
 800fed6:	ed93 7a00 	vldr	s14, [r3]
 800feda:	edd2 7a00 	vldr	s15, [r2]
 800fede:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800fee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fee6:	dd07      	ble.n	800fef8 <VoltRippleComp+0x38>
		CompVdq = ((TargetDCbus/ DCbus)* Vdq);
 800fee8:	edd2 6a00 	vldr	s13, [r2]
 800feec:	ed93 7a00 	vldr	s14, [r3]
 800fef0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fef4:	ee20 0a27 	vmul.f32	s0, s0, s15
	else
		CompVdq = Vdq;

	return CompVdq;
}
 800fef8:	4770      	bx	lr
	//               DCbus
	//
	// If target and measured are equal, no operation is made.
	//
	if (TargetDCbus > DCbus)
		CompVdq = Vdq + (((TargetDCbus - DCbus)/ DCbus)* Vdq);
 800fefa:	edd2 7a00 	vldr	s15, [r2]
 800fefe:	ed93 7a00 	vldr	s14, [r3]
 800ff02:	edd3 6a00 	vldr	s13, [r3]
 800ff06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ff0a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800ff0e:	eea7 0a00 	vfma.f32	s0, s14, s0
 800ff12:	4770      	bx	lr
 800ff14:	20001938 	.word	0x20001938
 800ff18:	2000171c 	.word	0x2000171c
 800ff1c:	00000000 	.word	0x00000000

0800ff20 <DoControl>:
//---------------------------------------------------------------------
// Executes one PI itteration for each of the three loops Id,Iq,Speed,

void DoControl( void )
{
	if(AccumThetaCnt == 0)
 800ff20:	4b30      	ldr	r3, [pc, #192]	; (800ffe4 <DoControl+0xc4>)
 800ff22:	881b      	ldrh	r3, [r3, #0]

//---------------------------------------------------------------------
// Executes one PI itteration for each of the three loops Id,Iq,Speed,

void DoControl( void )
{
 800ff24:	b570      	push	{r4, r5, r6, lr}
	if(AccumThetaCnt == 0)
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d03d      	beq.n	800ffa6 <DoControl+0x86>
 800ff2a:	4e2f      	ldr	r6, [pc, #188]	; (800ffe8 <DoControl+0xc8>)
		PIParmW.qInRef	= CtrlParm.qVelRef;
		CalcPI(&PIParmW);
		CtrlParm.qVqRef = PIParmW.qOut;
	}

	if (uGF.bit.EnTorqueMod)
 800ff2c:	4c2f      	ldr	r4, [pc, #188]	; (800ffec <DoControl+0xcc>)
		CtrlParm.qVqRef = CtrlParm.qVelRef;

	//CtrlParm.qVdRef = FieldWeakening(fabsf(CtrlParm.qVelRef));

	// PI control for D
	PIParmD.qInMeas = ParkParm.qId;
 800ff2e:	4d30      	ldr	r5, [pc, #192]	; (800fff0 <DoControl+0xd0>)
		PIParmW.qInRef	= CtrlParm.qVelRef;
		CalcPI(&PIParmW);
		CtrlParm.qVqRef = PIParmW.qOut;
	}

	if (uGF.bit.EnTorqueMod)
 800ff30:	7823      	ldrb	r3, [r4, #0]
		CtrlParm.qVqRef = CtrlParm.qVelRef;

	//CtrlParm.qVdRef = FieldWeakening(fabsf(CtrlParm.qVelRef));

	// PI control for D
	PIParmD.qInMeas = ParkParm.qId;
 800ff32:	69e9      	ldr	r1, [r5, #28]
		PIParmW.qInRef	= CtrlParm.qVelRef;
		CalcPI(&PIParmW);
		CtrlParm.qVqRef = PIParmW.qOut;
	}

	if (uGF.bit.EnTorqueMod)
 800ff34:	0758      	lsls	r0, r3, #29
		CtrlParm.qVqRef = CtrlParm.qVelRef;
 800ff36:	bf44      	itt	mi
 800ff38:	6833      	ldrmi	r3, [r6, #0]
 800ff3a:	60b3      	strmi	r3, [r6, #8]

	//CtrlParm.qVdRef = FieldWeakening(fabsf(CtrlParm.qVelRef));

	// PI control for D
	PIParmD.qInMeas = ParkParm.qId;
 800ff3c:	4b2d      	ldr	r3, [pc, #180]	; (800fff4 <DoControl+0xd4>)
	//PIParmD.qInRef	= CtrlParm.qVdRef;
	PIParmD.qInRef	= 0.0f;
 800ff3e:	2200      	movs	r2, #0
	CalcPI(&PIParmD);
 800ff40:	4618      	mov	r0, r3
		CtrlParm.qVqRef = CtrlParm.qVelRef;

	//CtrlParm.qVdRef = FieldWeakening(fabsf(CtrlParm.qVelRef));

	// PI control for D
	PIParmD.qInMeas = ParkParm.qId;
 800ff42:	61d9      	str	r1, [r3, #28]
	//PIParmD.qInRef	= CtrlParm.qVdRef;
	PIParmD.qInRef	= 0.0f;
 800ff44:	619a      	str	r2, [r3, #24]
	CalcPI(&PIParmD);
 800ff46:	f7ff fd23 	bl	800f990 <CalcPI>

	if(uGF.bit.EnVoltRipCo)
 800ff4a:	7822      	ldrb	r2, [r4, #0]
		ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
 800ff4c:	ed93 0a08 	vldr	s0, [r3, #32]
	PIParmD.qInMeas = ParkParm.qId;
	//PIParmD.qInRef	= CtrlParm.qVdRef;
	PIParmD.qInRef	= 0.0f;
	CalcPI(&PIParmD);

	if(uGF.bit.EnVoltRipCo)
 800ff50:	0711      	lsls	r1, r2, #28
 800ff52:	d436      	bmi.n	800ffc2 <DoControl+0xa2>
		ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
	else
		ParkParm.qVd = PIParmD.qOut;
 800ff54:	ed85 0a09 	vstr	s0, [r5, #36]	; 0x24

	qVdSquared = ParkParm.qVd * ParkParm.qVd;
 800ff58:	ee20 0a00 	vmul.f32	s0, s0, s0
 800ff5c:	4b26      	ldr	r3, [pc, #152]	; (800fff8 <DoControl+0xd8>)
	PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 800ff5e:	eddf 7a27 	vldr	s15, [pc, #156]	; 800fffc <DoControl+0xdc>
	if(uGF.bit.EnVoltRipCo)
		ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
	else
		ParkParm.qVd = PIParmD.qOut;

	qVdSquared = ParkParm.qVd * ParkParm.qVd;
 800ff62:	ed83 0a00 	vstr	s0, [r3]
	PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 800ff66:	ed93 0a00 	vldr	s0, [r3]
 800ff6a:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800ff6e:	eef1 7ac0 	vsqrt.f32	s15, s0
 800ff72:	eef4 7a67 	vcmp.f32	s15, s15
 800ff76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ff7a:	d12e      	bne.n	800ffda <DoControl+0xba>
 800ff7c:	4b20      	ldr	r3, [pc, #128]	; (8010000 <DoControl+0xe0>)
	PIParmQ.qOutMin = -PIParmQ.qOutMax;

	// PI control for Q
	PIParmQ.qInMeas = ParkParm.qIq;
 800ff7e:	6a29      	ldr	r1, [r5, #32]
	PIParmQ.qInRef	= CtrlParm.qVqRef;
 800ff80:	68b2      	ldr	r2, [r6, #8]
	qVdSquared = ParkParm.qVd * ParkParm.qVd;
	PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
	PIParmQ.qOutMin = -PIParmQ.qOutMax;

	// PI control for Q
	PIParmQ.qInMeas = ParkParm.qIq;
 800ff82:	61d9      	str	r1, [r3, #28]
	else
		ParkParm.qVd = PIParmD.qOut;

	qVdSquared = ParkParm.qVd * ParkParm.qVd;
	PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
	PIParmQ.qOutMin = -PIParmQ.qOutMax;
 800ff84:	eeb1 7a67 	vneg.f32	s14, s15

	// PI control for Q
	PIParmQ.qInMeas = ParkParm.qIq;
	PIParmQ.qInRef	= CtrlParm.qVqRef;
	CalcPI(&PIParmQ);
 800ff88:	4618      	mov	r0, r3
	PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
	PIParmQ.qOutMin = -PIParmQ.qOutMax;

	// PI control for Q
	PIParmQ.qInMeas = ParkParm.qIq;
	PIParmQ.qInRef	= CtrlParm.qVqRef;
 800ff8a:	619a      	str	r2, [r3, #24]
		ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
	else
		ParkParm.qVd = PIParmD.qOut;

	qVdSquared = ParkParm.qVd * ParkParm.qVd;
	PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 800ff8c:	edc3 7a04 	vstr	s15, [r3, #16]
	PIParmQ.qOutMin = -PIParmQ.qOutMax;
 800ff90:	ed83 7a05 	vstr	s14, [r3, #20]

	// PI control for Q
	PIParmQ.qInMeas = ParkParm.qIq;
	PIParmQ.qInRef	= CtrlParm.qVqRef;
	CalcPI(&PIParmQ);
 800ff94:	f7ff fcfc 	bl	800f990 <CalcPI>

	// If voltage ripple compensation flag is set, adjust the output
	// of the Q controller depending on measured DC Bus voltage
	if(uGF.bit.EnVoltRipCo)
 800ff98:	7822      	ldrb	r2, [r4, #0]
	qVdSquared = ParkParm.qVd * ParkParm.qVd;
	PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
	PIParmQ.qOutMin = -PIParmQ.qOutMax;

	// PI control for Q
	PIParmQ.qInMeas = ParkParm.qIq;
 800ff9a:	4915      	ldr	r1, [pc, #84]	; (800fff0 <DoControl+0xd0>)
	PIParmQ.qInRef	= CtrlParm.qVqRef;
	CalcPI(&PIParmQ);

	// If voltage ripple compensation flag is set, adjust the output
	// of the Q controller depending on measured DC Bus voltage
	if(uGF.bit.EnVoltRipCo)
 800ff9c:	0712      	lsls	r2, r2, #28
 800ff9e:	d415      	bmi.n	800ffcc <DoControl+0xac>
		ParkParm.qVq = VoltRippleComp(PIParmQ.qOut);
	else
		ParkParm.qVq = PIParmQ.qOut;
 800ffa0:	6a1b      	ldr	r3, [r3, #32]
 800ffa2:	628b      	str	r3, [r1, #40]	; 0x28
 800ffa4:	bd70      	pop	{r4, r5, r6, pc}
void DoControl( void )
{
	if(AccumThetaCnt == 0)
	{
		// Execute the velocity control loop
		PIParmW.qInMeas = smc1.Omega;
 800ffa6:	4b17      	ldr	r3, [pc, #92]	; (8010004 <DoControl+0xe4>)
 800ffa8:	4a17      	ldr	r2, [pc, #92]	; (8010008 <DoControl+0xe8>)
		PIParmW.qInRef	= CtrlParm.qVelRef;
 800ffaa:	4e0f      	ldr	r6, [pc, #60]	; (800ffe8 <DoControl+0xc8>)
void DoControl( void )
{
	if(AccumThetaCnt == 0)
	{
		// Execute the velocity control loop
		PIParmW.qInMeas = smc1.Omega;
 800ffac:	f8d2 10c8 	ldr.w	r1, [r2, #200]	; 0xc8
		PIParmW.qInRef	= CtrlParm.qVelRef;
 800ffb0:	6832      	ldr	r2, [r6, #0]
void DoControl( void )
{
	if(AccumThetaCnt == 0)
	{
		// Execute the velocity control loop
		PIParmW.qInMeas = smc1.Omega;
 800ffb2:	61d9      	str	r1, [r3, #28]
		PIParmW.qInRef	= CtrlParm.qVelRef;
		CalcPI(&PIParmW);
 800ffb4:	4618      	mov	r0, r3
{
	if(AccumThetaCnt == 0)
	{
		// Execute the velocity control loop
		PIParmW.qInMeas = smc1.Omega;
		PIParmW.qInRef	= CtrlParm.qVelRef;
 800ffb6:	619a      	str	r2, [r3, #24]
		CalcPI(&PIParmW);
 800ffb8:	f7ff fcea 	bl	800f990 <CalcPI>
		CtrlParm.qVqRef = PIParmW.qOut;
 800ffbc:	6a1b      	ldr	r3, [r3, #32]
 800ffbe:	60b3      	str	r3, [r6, #8]
 800ffc0:	e7b4      	b.n	800ff2c <DoControl+0xc>
	//PIParmD.qInRef	= CtrlParm.qVdRef;
	PIParmD.qInRef	= 0.0f;
	CalcPI(&PIParmD);

	if(uGF.bit.EnVoltRipCo)
		ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
 800ffc2:	f7ff ff7d 	bl	800fec0 <VoltRippleComp>
 800ffc6:	ed85 0a09 	vstr	s0, [r5, #36]	; 0x24
 800ffca:	e7c5      	b.n	800ff58 <DoControl+0x38>
	CalcPI(&PIParmQ);

	// If voltage ripple compensation flag is set, adjust the output
	// of the Q controller depending on measured DC Bus voltage
	if(uGF.bit.EnVoltRipCo)
		ParkParm.qVq = VoltRippleComp(PIParmQ.qOut);
 800ffcc:	ed93 0a08 	vldr	s0, [r3, #32]
 800ffd0:	f7ff ff76 	bl	800fec0 <VoltRippleComp>
 800ffd4:	ed81 0a0a 	vstr	s0, [r1, #40]	; 0x28
 800ffd8:	bd70      	pop	{r4, r5, r6, pc}
		ParkParm.qVd = VoltRippleComp(PIParmD.qOut);
	else
		ParkParm.qVd = PIParmD.qOut;

	qVdSquared = ParkParm.qVd * ParkParm.qVd;
	PIParmQ.qOutMax = sqrtf((0.95*0.95) - qVdSquared);
 800ffda:	f001 fd39 	bl	8011a50 <sqrtf>
 800ffde:	eef0 7a40 	vmov.f32	s15, s0
 800ffe2:	e7cb      	b.n	800ff7c <DoControl+0x5c>
 800ffe4:	20001760 	.word	0x20001760
 800ffe8:	200018d4 	.word	0x200018d4
 800ffec:	20001934 	.word	0x20001934
 800fff0:	20001858 	.word	0x20001858
 800fff4:	20001720 	.word	0x20001720
 800fff8:	2000189c 	.word	0x2000189c
 800fffc:	3f670a3d 	.word	0x3f670a3d
 8010000:	200018a0 	.word	0x200018a0
 8010004:	200018ec 	.word	0x200018ec
 8010008:	20001764 	.word	0x20001764
 801000c:	00000000 	.word	0x00000000

08010010 <CalcTimes>:
}


void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  
 8010010:	4b18      	ldr	r3, [pc, #96]	; (8010074 <CalcTimes+0x64>)
 8010012:	4a19      	ldr	r2, [pc, #100]	; (8010078 <CalcTimes+0x68>)
 8010014:	6adb      	ldr	r3, [r3, #44]	; 0x2c

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
 8010016:	ed92 6a04 	vldr	s12, [r2, #16]
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
 801001a:	edd2 6a05 	vldr	s13, [r2, #20]
}


void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  
 801001e:	6013      	str	r3, [r2, #0]

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
 8010020:	ee07 3a90 	vmov	s15, r3
 8010024:	eef8 7a67 	vcvt.f32.u32	s15, s15
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 8010028:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5

void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
 801002c:	ee27 6a86 	vmul.f32	s12, s15, s12
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
 8010030:	ee67 6aa6 	vmul.f32	s13, s15, s13
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 8010034:	ee77 7ac6 	vsub.f32	s15, s15, s12

void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
 8010038:	ed82 6a04 	vstr	s12, [r2, #16]
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 801003c:	ee77 7ae6 	vsub.f32	s15, s15, s13
void CalcTimes(void)
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
 8010040:	edc2 6a05 	vstr	s13, [r2, #20]
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 8010044:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010048:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	SVGenParm.Tb = SVGenParm.Tc + SVGenParm.T1;
 801004c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
{
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
 8010050:	edc2 7a08 	vstr	s15, [r2, #32]
	SVGenParm.Tb = SVGenParm.Tc + SVGenParm.T1;
 8010054:	ee77 7a06 	vadd.f32	s15, s14, s12
 8010058:	eefc 7ae7 	vcvt.u32.f32	s15, s15
	SVGenParm.Ta = SVGenParm.Tb + SVGenParm.T2 ;
 801005c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
	SVGenParm.iPWMPeriod = LOOPINTCY;	  

	SVGenParm.T1 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T1);
	SVGenParm.T2 = ((float)SVGenParm.iPWMPeriod * SVGenParm.T2);
	SVGenParm.Tc = (((float)SVGenParm.iPWMPeriod-SVGenParm.T1-SVGenParm.T2)/2);
	SVGenParm.Tb = SVGenParm.Tc + SVGenParm.T1;
 8010060:	edc2 7a07 	vstr	s15, [r2, #28]
	SVGenParm.Ta = SVGenParm.Tb + SVGenParm.T2 ;
 8010064:	ee77 7a26 	vadd.f32	s15, s14, s13
 8010068:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 801006c:	edc2 7a06 	vstr	s15, [r2, #24]
 8010070:	4770      	bx	lr
 8010072:	bf00      	nop
 8010074:	40010000 	.word	0x40010000
 8010078:	20001834 	.word	0x20001834
 801007c:	00000000 	.word	0x00000000

08010080 <update_timer_Duty>:

	return;
}  
void update_timer_Duty(unsigned int duty_A,unsigned int duty_B,unsigned int duty_C)
{
 8010080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010084:	4616      	mov	r6, r2
 8010086:	4680      	mov	r8, r0
 8010088:	460f      	mov	r7, r1
	utils_sys_lock_cnt();
 801008a:	f000 fbf1 	bl	8010870 <utils_sys_lock_cnt>

	// Disable preload register updates
	TIM1->CR1 |= TIM_CR1_UDIS;
 801008e:	4b0d      	ldr	r3, [pc, #52]	; (80100c4 <update_timer_Duty+0x44>)
	TIM8->CR1 |= TIM_CR1_UDIS;
 8010090:	4c0d      	ldr	r4, [pc, #52]	; (80100c8 <update_timer_Duty+0x48>)
void update_timer_Duty(unsigned int duty_A,unsigned int duty_B,unsigned int duty_C)
{
	utils_sys_lock_cnt();

	// Disable preload register updates
	TIM1->CR1 |= TIM_CR1_UDIS;
 8010092:	681d      	ldr	r5, [r3, #0]
 8010094:	f045 0502 	orr.w	r5, r5, #2
 8010098:	601d      	str	r5, [r3, #0]
	TIM8->CR1 |= TIM_CR1_UDIS;
 801009a:	6825      	ldr	r5, [r4, #0]
 801009c:	f045 0502 	orr.w	r5, r5, #2
 80100a0:	6025      	str	r5, [r4, #0]

	TIM1->CCR1 = duty_A;
 80100a2:	f8c3 8034 	str.w	r8, [r3, #52]	; 0x34
	TIM1->CCR2 = duty_B;
 80100a6:	639f      	str	r7, [r3, #56]	; 0x38
	TIM1->CCR3 = duty_C;
 80100a8:	63de      	str	r6, [r3, #60]	; 0x3c
	//TIM8->CCR2 = duty_A;
	//TIM8->CCR3 = duty_C;


	// Enables preload register updates
	TIM1->CR1 &= ~TIM_CR1_UDIS;
 80100aa:	681a      	ldr	r2, [r3, #0]
 80100ac:	f022 0202 	bic.w	r2, r2, #2
 80100b0:	601a      	str	r2, [r3, #0]
	TIM8->CR1 &= ~TIM_CR1_UDIS;
 80100b2:	6823      	ldr	r3, [r4, #0]
 80100b4:	f023 0302 	bic.w	r3, r3, #2
 80100b8:	6023      	str	r3, [r4, #0]

	utils_sys_unlock_cnt();
}
 80100ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}

	// Enables preload register updates
	TIM1->CR1 &= ~TIM_CR1_UDIS;
	TIM8->CR1 &= ~TIM_CR1_UDIS;

	utils_sys_unlock_cnt();
 80100be:	f000 bbe7 	b.w	8010890 <utils_sys_unlock_cnt>
 80100c2:	bf00      	nop
 80100c4:	40010000 	.word	0x40010000
 80100c8:	40010400 	.word	0x40010400
 80100cc:	00000000 	.word	0x00000000

080100d0 <CalcSVGen>:
}

void CalcSVGen( void )
{ 
	if( SVGenParm.qVr1 >= 0 )
 80100d0:	483e      	ldr	r0, [pc, #248]	; (80101cc <CalcSVGen+0xfc>)
 80100d2:	edd0 7a01 	vldr	s15, [r0, #4]
 80100d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80100da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr

	utils_sys_unlock_cnt();
}

void CalcSVGen( void )
{ 
 80100de:	b508      	push	{r3, lr}
	if( SVGenParm.qVr1 >= 0 )
 80100e0:	db26      	blt.n	8010130 <CalcSVGen+0x60>
	{       
		// (xx1)
		if( SVGenParm.qVr2 >= 0 )
 80100e2:	ed90 7a02 	vldr	s14, [r0, #8]
 80100e6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80100ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100ee:	da13      	bge.n	8010118 <CalcSVGen+0x48>
			update_timer_Duty(SVGenParm.Ta,SVGenParm.Tb,SVGenParm.Tc) ;
		}
		else
		{            
			// (x01)
			if( SVGenParm.qVr3 >= 0 )
 80100f0:	edd0 6a03 	vldr	s13, [r0, #12]
 80100f4:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 80100f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80100fc:	db44      	blt.n	8010188 <CalcSVGen+0xb8>
			{
				// Sector 5: (1,0,1)  120-180 degrees
				SVGenParm.T2 = SVGenParm.qVr1;
 80100fe:	edc0 7a05 	vstr	s15, [r0, #20]
				SVGenParm.T1 = SVGenParm.qVr3;
 8010102:	edc0 6a04 	vstr	s13, [r0, #16]
				CalcTimes();
 8010106:	f7ff ff83 	bl	8010010 <CalcTimes>
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 801010a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			{
				// Sector 5: (1,0,1)  120-180 degrees
				SVGenParm.T2 = SVGenParm.qVr1;
				SVGenParm.T1 = SVGenParm.qVr3;
				CalcTimes();
				update_timer_Duty(SVGenParm.Tc,SVGenParm.Ta,SVGenParm.Tb) ;
 801010e:	69c2      	ldr	r2, [r0, #28]
 8010110:	6981      	ldr	r1, [r0, #24]
 8010112:	6a00      	ldr	r0, [r0, #32]
 8010114:	f7ff bfb4 	b.w	8010080 <update_timer_Duty>
		if( SVGenParm.qVr2 >= 0 )
		{
			// (x11)
			// Must be Sector 3 since Sector 7 not allowed
			// Sector 3: (0,1,1)  0-60 degrees
			SVGenParm.T2 = SVGenParm.qVr2;
 8010118:	ed80 7a05 	vstr	s14, [r0, #20]
			SVGenParm.T1 = SVGenParm.qVr1;
 801011c:	edc0 7a04 	vstr	s15, [r0, #16]
			CalcTimes();
 8010120:	f7ff ff76 	bl	8010010 <CalcTimes>
			update_timer_Duty(SVGenParm.Ta,SVGenParm.Tb,SVGenParm.Tc) ;
 8010124:	3018      	adds	r0, #24
 8010126:	c807      	ldmia	r0, {r0, r1, r2}
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 8010128:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			// Must be Sector 3 since Sector 7 not allowed
			// Sector 3: (0,1,1)  0-60 degrees
			SVGenParm.T2 = SVGenParm.qVr2;
			SVGenParm.T1 = SVGenParm.qVr1;
			CalcTimes();
			update_timer_Duty(SVGenParm.Ta,SVGenParm.Tb,SVGenParm.Tc) ;
 801012c:	f7ff bfa8 	b.w	8010080 <update_timer_Duty>
		}
	}
	else
	{
		// (xx0)
		if( SVGenParm.qVr2 >= 0 )
 8010130:	edd0 6a02 	vldr	s13, [r0, #8]
 8010134:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8010138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801013c:	db35      	blt.n	80101aa <CalcSVGen+0xda>
		{
			// (x10)
			if( SVGenParm.qVr3 >= 0 )
 801013e:	ed90 7a03 	vldr	s14, [r0, #12]
 8010142:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8010146:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801014a:	db0c      	blt.n	8010166 <CalcSVGen+0x96>
			{
				// Sector 6: (1,1,0)  240-300 degrees
				SVGenParm.T2 = SVGenParm.qVr3;
 801014c:	ed80 7a05 	vstr	s14, [r0, #20]
				SVGenParm.T1 = SVGenParm.qVr2;
 8010150:	edc0 6a04 	vstr	s13, [r0, #16]
				CalcTimes();
 8010154:	f7ff ff5c 	bl	8010010 <CalcTimes>
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 8010158:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			{
				// Sector 6: (1,1,0)  240-300 degrees
				SVGenParm.T2 = SVGenParm.qVr3;
				SVGenParm.T1 = SVGenParm.qVr2;
				CalcTimes();
				update_timer_Duty(SVGenParm.Tb,SVGenParm.Tc,SVGenParm.Ta) ;
 801015c:	6982      	ldr	r2, [r0, #24]
 801015e:	6a01      	ldr	r1, [r0, #32]
 8010160:	69c0      	ldr	r0, [r0, #28]
 8010162:	f7ff bf8d 	b.w	8010080 <update_timer_Duty>
			}
			else
			{
				// Sector 2: (0,1,0)  300-0 degrees
				SVGenParm.T2 = -SVGenParm.qVr3;
 8010166:	eeb1 7a47 	vneg.f32	s14, s14
				SVGenParm.T1 = -SVGenParm.qVr1;
 801016a:	eef1 7a67 	vneg.f32	s15, s15
				update_timer_Duty(SVGenParm.Tb,SVGenParm.Tc,SVGenParm.Ta) ;
			}
			else
			{
				// Sector 2: (0,1,0)  300-0 degrees
				SVGenParm.T2 = -SVGenParm.qVr3;
 801016e:	ed80 7a05 	vstr	s14, [r0, #20]
				SVGenParm.T1 = -SVGenParm.qVr1;
 8010172:	edc0 7a04 	vstr	s15, [r0, #16]
				CalcTimes();
 8010176:	f7ff ff4b 	bl	8010010 <CalcTimes>
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 801017a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			{
				// Sector 2: (0,1,0)  300-0 degrees
				SVGenParm.T2 = -SVGenParm.qVr3;
				SVGenParm.T1 = -SVGenParm.qVr1;
				CalcTimes();
				update_timer_Duty(SVGenParm.Ta,SVGenParm.Tc,SVGenParm.Tb) ;
 801017e:	69c2      	ldr	r2, [r0, #28]
 8010180:	6a01      	ldr	r1, [r0, #32]
 8010182:	6980      	ldr	r0, [r0, #24]
 8010184:	f7ff bf7c 	b.w	8010080 <update_timer_Duty>

			}
			else
			{
				// Sector 1: (0,0,1)  60-120 degrees
				SVGenParm.T2 = -SVGenParm.qVr2;
 8010188:	eeb1 7a47 	vneg.f32	s14, s14
				SVGenParm.T1 = -SVGenParm.qVr3;
 801018c:	eef1 6a66 	vneg.f32	s13, s13

			}
			else
			{
				// Sector 1: (0,0,1)  60-120 degrees
				SVGenParm.T2 = -SVGenParm.qVr2;
 8010190:	ed80 7a05 	vstr	s14, [r0, #20]
				SVGenParm.T1 = -SVGenParm.qVr3;
 8010194:	edc0 6a04 	vstr	s13, [r0, #16]
				CalcTimes();
 8010198:	f7ff ff3a 	bl	8010010 <CalcTimes>
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 801019c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			{
				// Sector 1: (0,0,1)  60-120 degrees
				SVGenParm.T2 = -SVGenParm.qVr2;
				SVGenParm.T1 = -SVGenParm.qVr3;
				CalcTimes();
				update_timer_Duty(SVGenParm.Tb,SVGenParm.Ta,SVGenParm.Tc) ;
 80101a0:	6a02      	ldr	r2, [r0, #32]
 80101a2:	6981      	ldr	r1, [r0, #24]
 80101a4:	69c0      	ldr	r0, [r0, #28]
 80101a6:	f7ff bf6b 	b.w	8010080 <update_timer_Duty>
		else
		{            
			// (x00)
			// Must be Sector 4 since Sector 0 not allowed
			// Sector 4: (1,0,0)  180-240 degrees
			SVGenParm.T2 = -SVGenParm.qVr1;
 80101aa:	eef1 7a67 	vneg.f32	s15, s15
			SVGenParm.T1 = -SVGenParm.qVr2;
 80101ae:	eef1 6a66 	vneg.f32	s13, s13
		else
		{            
			// (x00)
			// Must be Sector 4 since Sector 0 not allowed
			// Sector 4: (1,0,0)  180-240 degrees
			SVGenParm.T2 = -SVGenParm.qVr1;
 80101b2:	edc0 7a05 	vstr	s15, [r0, #20]
			SVGenParm.T1 = -SVGenParm.qVr2;
 80101b6:	edc0 6a04 	vstr	s13, [r0, #16]
			CalcTimes();
 80101ba:	f7ff ff29 	bl	8010010 <CalcTimes>
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
		}
	}

}
 80101be:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			// Must be Sector 4 since Sector 0 not allowed
			// Sector 4: (1,0,0)  180-240 degrees
			SVGenParm.T2 = -SVGenParm.qVr1;
			SVGenParm.T1 = -SVGenParm.qVr2;
			CalcTimes();
			update_timer_Duty(SVGenParm.Tc,SVGenParm.Tb,SVGenParm.Ta) ;
 80101c2:	6982      	ldr	r2, [r0, #24]
 80101c4:	69c1      	ldr	r1, [r0, #28]
 80101c6:	6a00      	ldr	r0, [r0, #32]
 80101c8:	f7ff bf5a 	b.w	8010080 <update_timer_Duty>
 80101cc:	20001834 	.word	0x20001834

080101d0 <SMC_HallSensor_Estimation>:
#else
void SMC_HallSensor_Estimation (SMC *s)
{


	s->HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 80101d0:	4b68      	ldr	r3, [pc, #416]	; (8010374 <SMC_HallSensor_Estimation+0x1a4>)
 80101d2:	ed9f 6a69 	vldr	s12, [pc, #420]	; 8010378 <SMC_HallSensor_Estimation+0x1a8>
 80101d6:	889a      	ldrh	r2, [r3, #4]
	s->HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 80101d8:	885b      	ldrh	r3, [r3, #2]
#else
void SMC_HallSensor_Estimation (SMC *s)
{


	s->HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 80101da:	eddf 6a68 	vldr	s13, [pc, #416]	; 801037c <SMC_HallSensor_Estimation+0x1ac>
 80101de:	ee07 2a10 	vmov	s14, r2
	s->HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 80101e2:	ee07 3a90 	vmov	s15, r3
	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}

#else
void SMC_HallSensor_Estimation (SMC *s)
{
 80101e6:	b510      	push	{r4, lr}


	s->HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 80101e8:	eeb8 7a47 	vcvt.f32.u32	s14, s14
	s->HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 80101ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
#else
void SMC_HallSensor_Estimation (SMC *s)
{


	s->HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 80101f0:	ee37 7a46 	vsub.f32	s14, s14, s12
	s->HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 80101f4:	ee77 7ac6 	vsub.f32	s15, s15, s12
	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}

#else
void SMC_HallSensor_Estimation (SMC *s)
{
 80101f8:	ed2d 8b04 	vpush	{d8-d9}


	s->HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 80101fc:	eec7 8a26 	vdiv.f32	s17, s14, s13
	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}

#else
void SMC_HallSensor_Estimation (SMC *s)
{
 8010200:	4604      	mov	r4, r0


	s->HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
	s->HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 8010202:	ee87 9aa6 	vdiv.f32	s18, s15, s13

	s->costh = cosf(s->Theta);
 8010206:	ed90 8a2e 	vldr	s16, [r0, #184]	; 0xb8
#else
void SMC_HallSensor_Estimation (SMC *s)
{


	s->HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
 801020a:	edc0 8a12 	vstr	s17, [r0, #72]	; 0x48
	s->HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;
 801020e:	ed80 9a14 	vstr	s18, [r0, #80]	; 0x50

	s->costh = cosf(s->Theta);
 8010212:	eeb0 0a48 	vmov.f32	s0, s16
 8010216:	f001 fb83 	bl	8011920 <cosf>
 801021a:	eef0 9a40 	vmov.f32	s19, s0
 801021e:	edc4 9a24 	vstr	s19, [r4, #144]	; 0x90
	s->sinth = sinf(s->Theta);
 8010222:	eeb0 0a48 	vmov.f32	s0, s16
 8010226:	f001 fbc3 	bl	80119b0 <sinf>
	
	s->Hall_SinCos = s->HallPLLA * s->costh;
 801022a:	ee68 8aa9 	vmul.f32	s17, s17, s19
	s->Hall_CosSin = s->HallPLLB * s->sinth;
 801022e:	ee29 9a00 	vmul.f32	s18, s18, s0

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;
	tmp_kpi = (1.0f + 1.0f * PWMPEROID);
	err = s->Hall_SinCos - s->Hall_CosSin; 											
	s->Hall_PIout += ((tmp_kpi * err) - (tmp_kp * s->Hall_Err0)); 					
 8010232:	edd4 7a11 	vldr	s15, [r4, #68]	; 0x44
 8010236:	ed9f 6a52 	vldr	s12, [pc, #328]	; 8010380 <SMC_HallSensor_Estimation+0x1b0>
	s->HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;

	s->costh = cosf(s->Theta);
	s->sinth = sinf(s->Theta);
	
	s->Hall_SinCos = s->HallPLLA * s->costh;
 801023a:	edc4 8a21 	vstr	s17, [r4, #132]	; 0x84
	s->Hall_CosSin = s->HallPLLB * s->sinth;

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;
	tmp_kpi = (1.0f + 1.0f * PWMPEROID);
	err = s->Hall_SinCos - s->Hall_CosSin; 											
 801023e:	ee78 8ac9 	vsub.f32	s17, s17, s18
	s->Hall_PIout += ((tmp_kpi * err) - (tmp_kp * s->Hall_Err0)); 					
 8010242:	edd4 6a10 	vldr	s13, [r4, #64]	; 0x40

	s->costh = cosf(s->Theta);
	s->sinth = sinf(s->Theta);
	
	s->Hall_SinCos = s->HallPLLA * s->costh;
	s->Hall_CosSin = s->HallPLLB * s->sinth;
 8010246:	ed84 9a22 	vstr	s18, [r4, #136]	; 0x88

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;
	tmp_kpi = (1.0f + 1.0f * PWMPEROID);
	err = s->Hall_SinCos - s->Hall_CosSin; 											
	s->Hall_PIout += ((tmp_kpi * err) - (tmp_kp * s->Hall_Err0)); 					
 801024a:	eed8 7a86 	vfnms.f32	s15, s17, s12
	s->Hall_PIout = Bound_limit(s->Hall_PIout, 10.0f);						
 801024e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0

	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;
	tmp_kpi = (1.0f + 1.0f * PWMPEROID);
	err = s->Hall_SinCos - s->Hall_CosSin; 											
	s->Hall_PIout += ((tmp_kpi * err) - (tmp_kp * s->Hall_Err0)); 					
 8010252:	ee77 7aa6 	vadd.f32	s15, s15, s13

	s->HallPLLA = ((float)ADC_Value[ADC_IND_SENS1] - 1241.0f)/ 4095.0f;
	s->HallPLLB = ((float)ADC_Value[ADC_IND_SENS2] - 1241.0f)/ 4095.0f;

	s->costh = cosf(s->Theta);
	s->sinth = sinf(s->Theta);
 8010256:	ed84 0a25 	vstr	s0, [r4, #148]	; 0x94
	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;
	tmp_kpi = (1.0f + 1.0f * PWMPEROID);
	err = s->Hall_SinCos - s->Hall_CosSin; 											
	s->Hall_PIout += ((tmp_kpi * err) - (tmp_kp * s->Hall_Err0)); 					
	s->Hall_PIout = Bound_limit(s->Hall_PIout, 10.0f);						
 801025a:	eef4 7ac7 	vcmpe.f32	s15, s14
 801025e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010262:	dc0f      	bgt.n	8010284 <SMC_HallSensor_Estimation+0xb4>
 8010264:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8010268:	eef4 7ac7 	vcmpe.f32	s15, s14
 801026c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010270:	d561      	bpl.n	8010336 <SMC_HallSensor_Estimation+0x166>
 8010272:	eef0 7a47 	vmov.f32	s15, s14
 8010276:	eddf 5a43 	vldr	s11, [pc, #268]	; 8010384 <SMC_HallSensor_Estimation+0x1b4>
 801027a:	eddf 6a43 	vldr	s13, [pc, #268]	; 8010388 <SMC_HallSensor_Estimation+0x1b8>
 801027e:	ed9f 7a43 	vldr	s14, [pc, #268]	; 801038c <SMC_HallSensor_Estimation+0x1bc>
 8010282:	e007      	b.n	8010294 <SMC_HallSensor_Estimation+0xc4>
 8010284:	eef0 7a47 	vmov.f32	s15, s14
 8010288:	eddf 5a41 	vldr	s11, [pc, #260]	; 8010390 <SMC_HallSensor_Estimation+0x1c0>
 801028c:	eddf 6a41 	vldr	s13, [pc, #260]	; 8010394 <SMC_HallSensor_Estimation+0x1c4>
 8010290:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8010398 <SMC_HallSensor_Estimation+0x1c8>
	s->Hall_Err0= err;									
	
	s->Theta += s->Hall_PIout ;
	if((2.0f * PI) < s->Theta) s->Theta = s->Theta - (2.0f * PI);
 8010294:	ed9f 6a41 	vldr	s12, [pc, #260]	; 801039c <SMC_HallSensor_Estimation+0x1cc>
	float err, tmp_kp, tmp_kpi; 									
	tmp_kp = 1.0f;
	tmp_kpi = (1.0f + 1.0f * PWMPEROID);
	err = s->Hall_SinCos - s->Hall_CosSin; 											
	s->Hall_PIout += ((tmp_kpi * err) - (tmp_kp * s->Hall_Err0)); 					
	s->Hall_PIout = Bound_limit(s->Hall_PIout, 10.0f);						
 8010298:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
	s->Hall_Err0= err;									
	
	s->Theta += s->Hall_PIout ;
 801029c:	ee37 0a88 	vadd.f32	s0, s15, s16
	tmp_kp = 1.0f;
	tmp_kpi = (1.0f + 1.0f * PWMPEROID);
	err = s->Hall_SinCos - s->Hall_CosSin; 											
	s->Hall_PIout += ((tmp_kpi * err) - (tmp_kp * s->Hall_Err0)); 					
	s->Hall_PIout = Bound_limit(s->Hall_PIout, 10.0f);						
	s->Hall_Err0= err;									
 80102a0:	edc4 8a11 	vstr	s17, [r4, #68]	; 0x44
	
	s->Theta += s->Hall_PIout ;
	if((2.0f * PI) < s->Theta) s->Theta = s->Theta - (2.0f * PI);
 80102a4:	eeb4 0ac6 	vcmpe.f32	s0, s12
 80102a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102ac:	dd2f      	ble.n	801030e <SMC_HallSensor_Estimation+0x13e>
 80102ae:	ee30 0a46 	vsub.f32	s0, s0, s12
 80102b2:	ed84 0a2e 	vstr	s0, [r4, #184]	; 0xb8
	else if(s->Theta < 0.0f) s->Theta = (2.0f * PI) + s->Theta;

	s->ThetaCal= s->Theta + 0.3f;
 80102b6:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 80103a0 <SMC_HallSensor_Estimation+0x1d0>

	if((2.0f * PI) < s->ThetaCal) s->ThetaCal = s->ThetaCal - (2.0f * PI);
 80102ba:	ed9f 6a38 	vldr	s12, [pc, #224]	; 801039c <SMC_HallSensor_Estimation+0x1cc>
	
	s->Theta += s->Hall_PIout ;
	if((2.0f * PI) < s->Theta) s->Theta = s->Theta - (2.0f * PI);
	else if(s->Theta < 0.0f) s->Theta = (2.0f * PI) + s->Theta;

	s->ThetaCal= s->Theta + 0.3f;
 80102be:	ee30 0a05 	vadd.f32	s0, s0, s10

	if((2.0f * PI) < s->ThetaCal) s->ThetaCal = s->ThetaCal - (2.0f * PI);
 80102c2:	eeb4 0ac6 	vcmpe.f32	s0, s12
 80102c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102ca:	dd2a      	ble.n	8010322 <SMC_HallSensor_Estimation+0x152>
 80102cc:	ee30 0a46 	vsub.f32	s0, s0, s12
 80102d0:	ed84 0a2f 	vstr	s0, [r4, #188]	; 0xbc
	else if(s->ThetaCal < 0.0f) s->ThetaCal = (2.0f * PI) + s->ThetaCal;

	s->Omega = s->Hall_PIout;


	s->trueTheta += (s->Hall_PIout /7.0f) ;
 80102d4:	ed94 5a30 	vldr	s10, [r4, #192]	; 0xc0
	if((2.0f * PI) < s->trueTheta) s->trueTheta = s->trueTheta - (2.0f * PI);
 80102d8:	ed9f 6a30 	vldr	s12, [pc, #192]	; 801039c <SMC_HallSensor_Estimation+0x1cc>
	s->ThetaCal= s->Theta + 0.3f;

	if((2.0f * PI) < s->ThetaCal) s->ThetaCal = s->ThetaCal - (2.0f * PI);
	else if(s->ThetaCal < 0.0f) s->ThetaCal = (2.0f * PI) + s->ThetaCal;

	s->Omega = s->Hall_PIout;
 80102dc:	edc4 7a32 	vstr	s15, [r4, #200]	; 0xc8


	s->trueTheta += (s->Hall_PIout /7.0f) ;
 80102e0:	ee77 7a05 	vadd.f32	s15, s14, s10
	if((2.0f * PI) < s->trueTheta) s->trueTheta = s->trueTheta - (2.0f * PI);
 80102e4:	eef4 7ac6 	vcmpe.f32	s15, s12
 80102e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102ec:	dc36      	bgt.n	801035c <SMC_HallSensor_Estimation+0x18c>

	//s->Omega = Wpll;
	//s->Theta =Theta;

	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}
 80102ee:	ecbd 8b04 	vpop	{d8-d9}
	s->Omega = s->Hall_PIout;


	s->trueTheta += (s->Hall_PIout /7.0f) ;
	if((2.0f * PI) < s->trueTheta) s->trueTheta = s->trueTheta - (2.0f * PI);
	else if(s->trueTheta < 0.0f) s->trueTheta = (2.0f * PI) + s->trueTheta;
 80102f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80102f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80102fa:	bf48      	it	mi
 80102fc:	ee77 7a86 	vaddmi.f32	s15, s15, s12

	s->Futi   = s->Hall_PIout / (2.* PI) * PWMFREQUENCY;
 8010300:	edc4 6a31 	vstr	s13, [r4, #196]	; 0xc4
	s->Omega = s->Hall_PIout;


	s->trueTheta += (s->Hall_PIout /7.0f) ;
	if((2.0f * PI) < s->trueTheta) s->trueTheta = s->trueTheta - (2.0f * PI);
	else if(s->trueTheta < 0.0f) s->trueTheta = (2.0f * PI) + s->trueTheta;
 8010304:	edc4 7a30 	vstr	s15, [r4, #192]	; 0xc0

	s->Futi   = s->Hall_PIout / (2.* PI) * PWMFREQUENCY;
	s->rpm = 120.0f * s->Futi / 7.0f;
 8010308:	edc4 5a33 	vstr	s11, [r4, #204]	; 0xcc

	//s->Omega = Wpll;
	//s->Theta =Theta;

	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}
 801030c:	bd10      	pop	{r4, pc}
	s->Hall_PIout = Bound_limit(s->Hall_PIout, 10.0f);						
	s->Hall_Err0= err;									
	
	s->Theta += s->Hall_PIout ;
	if((2.0f * PI) < s->Theta) s->Theta = s->Theta - (2.0f * PI);
	else if(s->Theta < 0.0f) s->Theta = (2.0f * PI) + s->Theta;
 801030e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010316:	bf48      	it	mi
 8010318:	ee30 0a06 	vaddmi.f32	s0, s0, s12
 801031c:	ed84 0a2e 	vstr	s0, [r4, #184]	; 0xb8
 8010320:	e7c9      	b.n	80102b6 <SMC_HallSensor_Estimation+0xe6>

	s->ThetaCal= s->Theta + 0.3f;

	if((2.0f * PI) < s->ThetaCal) s->ThetaCal = s->ThetaCal - (2.0f * PI);
	else if(s->ThetaCal < 0.0f) s->ThetaCal = (2.0f * PI) + s->ThetaCal;
 8010322:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8010326:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801032a:	bf48      	it	mi
 801032c:	ee30 0a06 	vaddmi.f32	s0, s0, s12
 8010330:	ed84 0a2f 	vstr	s0, [r4, #188]	; 0xbc
 8010334:	e7ce      	b.n	80102d4 <SMC_HallSensor_Estimation+0x104>
 8010336:	eddf 5a19 	vldr	s11, [pc, #100]	; 801039c <SMC_HallSensor_Estimation+0x1cc>
 801033a:	eddf 6a1a 	vldr	s13, [pc, #104]	; 80103a4 <SMC_HallSensor_Estimation+0x1d4>
 801033e:	ed9f 6a1a 	vldr	s12, [pc, #104]	; 80103a8 <SMC_HallSensor_Estimation+0x1d8>
 8010342:	ee87 7aa5 	vdiv.f32	s14, s15, s11
 8010346:	eeb1 5a0c 	vmov.f32	s10, #28	; 0x40e00000  7.0
 801034a:	ee67 6a26 	vmul.f32	s13, s14, s13
 801034e:	ee87 7a85 	vdiv.f32	s14, s15, s10
 8010352:	ee26 6a86 	vmul.f32	s12, s13, s12
 8010356:	eec6 5a05 	vdiv.f32	s11, s12, s10
 801035a:	e79b      	b.n	8010294 <SMC_HallSensor_Estimation+0xc4>

	//s->Omega = Wpll;
	//s->Theta =Theta;

	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}
 801035c:	ecbd 8b04 	vpop	{d8-d9}

	s->Omega = s->Hall_PIout;


	s->trueTheta += (s->Hall_PIout /7.0f) ;
	if((2.0f * PI) < s->trueTheta) s->trueTheta = s->trueTheta - (2.0f * PI);
 8010360:	ee77 7ac6 	vsub.f32	s15, s15, s12
	else if(s->trueTheta < 0.0f) s->trueTheta = (2.0f * PI) + s->trueTheta;

	s->Futi   = s->Hall_PIout / (2.* PI) * PWMFREQUENCY;
 8010364:	edc4 6a31 	vstr	s13, [r4, #196]	; 0xc4

	s->Omega = s->Hall_PIout;


	s->trueTheta += (s->Hall_PIout /7.0f) ;
	if((2.0f * PI) < s->trueTheta) s->trueTheta = s->trueTheta - (2.0f * PI);
 8010368:	edc4 7a30 	vstr	s15, [r4, #192]	; 0xc0
	else if(s->trueTheta < 0.0f) s->trueTheta = (2.0f * PI) + s->trueTheta;

	s->Futi   = s->Hall_PIout / (2.* PI) * PWMFREQUENCY;
	s->rpm = 120.0f * s->Futi / 7.0f;
 801036c:	edc4 5a33 	vstr	s11, [r4, #204]	; 0xcc

	//s->Omega = Wpll;
	//s->Theta =Theta;

	//DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
}
 8010370:	bd10      	pop	{r4, pc}
 8010372:	bf00      	nop
 8010374:	20001748 	.word	0x20001748
 8010378:	449b2000 	.word	0x449b2000
 801037c:	457ff000 	.word	0x457ff000
 8010380:	3f80020c 	.word	0x3f80020c
 8010384:	c8d52769 	.word	0xc8d52769
 8010388:	c6c6f195 	.word	0xc6c6f195
 801038c:	bfb6db6e 	.word	0xbfb6db6e
 8010390:	48d52769 	.word	0x48d52769
 8010394:	46c6f195 	.word	0x46c6f195
 8010398:	3fb6db6e 	.word	0x3fb6db6e
 801039c:	40c90fdb 	.word	0x40c90fdb
 80103a0:	3e99999a 	.word	0x3e99999a
 80103a4:	467a0000 	.word	0x467a0000
 80103a8:	42f00000 	.word	0x42f00000
 80103ac:	00000000 	.word	0x00000000

080103b0 <mcpwm_adc_int_handler>:

/*
 * New ADC samples ready. Do commutation!
 */
void mcpwm_adc_int_handler(void *p, uint32_t flags) 
{
 80103b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	(void)p;
	(void)flags;

	TIM12->CNT = 0;
 80103b2:	4a5c      	ldr	r2, [pc, #368]	; (8010524 <mcpwm_adc_int_handler+0x174>)

	curr_start_samples++;
	curr0_sum += ADC_Value[ADC_IND_CURR1] ;
 80103b4:	4c5c      	ldr	r4, [pc, #368]	; (8010528 <mcpwm_adc_int_handler+0x178>)
	(void)p;
	(void)flags;

	TIM12->CNT = 0;

	curr_start_samples++;
 80103b6:	4e5d      	ldr	r6, [pc, #372]	; (801052c <mcpwm_adc_int_handler+0x17c>)
	curr0_sum += ADC_Value[ADC_IND_CURR1] ;
 80103b8:	8923      	ldrh	r3, [r4, #8]
	curr1_sum += ADC_Value[ADC_IND_CURR2] ;
 80103ba:	f8b4 e006 	ldrh.w	lr, [r4, #6]
	(void)flags;

	TIM12->CNT = 0;

	curr_start_samples++;
	curr0_sum += ADC_Value[ADC_IND_CURR1] ;
 80103be:	485c      	ldr	r0, [pc, #368]	; (8010530 <mcpwm_adc_int_handler+0x180>)
	curr1_sum += ADC_Value[ADC_IND_CURR2] ;
 80103c0:	4f5c      	ldr	r7, [pc, #368]	; (8010534 <mcpwm_adc_int_handler+0x184>)
void mcpwm_adc_int_handler(void *p, uint32_t flags) 
{
	(void)p;
	(void)flags;

	TIM12->CNT = 0;
 80103c2:	2500      	movs	r5, #0

/*
 * New ADC samples ready. Do commutation!
 */
void mcpwm_adc_int_handler(void *p, uint32_t flags) 
{
 80103c4:	ed2d 8b04 	vpush	{d8-d9}
	(void)p;
	(void)flags;

	TIM12->CNT = 0;
 80103c8:	6255      	str	r5, [r2, #36]	; 0x24

	curr_start_samples++;
 80103ca:	6831      	ldr	r1, [r6, #0]
 80103cc:	3101      	adds	r1, #1
 80103ce:	6031      	str	r1, [r6, #0]
	curr0_sum += ADC_Value[ADC_IND_CURR1] ;
 80103d0:	6802      	ldr	r2, [r0, #0]
	curr1_sum += ADC_Value[ADC_IND_CURR2] ;

	SMC_HallSensor_Estimation (&smc1);
 80103d2:	4e59      	ldr	r6, [pc, #356]	; (8010538 <mcpwm_adc_int_handler+0x188>)
	(void)flags;

	TIM12->CNT = 0;

	curr_start_samples++;
	curr0_sum += ADC_Value[ADC_IND_CURR1] ;
 80103d4:	441a      	add	r2, r3
 80103d6:	6002      	str	r2, [r0, #0]
	curr1_sum += ADC_Value[ADC_IND_CURR2] ;
 80103d8:	683b      	ldr	r3, [r7, #0]

	SMC_HallSensor_Estimation (&smc1);
 80103da:	4630      	mov	r0, r6

	TIM12->CNT = 0;

	curr_start_samples++;
	curr0_sum += ADC_Value[ADC_IND_CURR1] ;
	curr1_sum += ADC_Value[ADC_IND_CURR2] ;
 80103dc:	4473      	add	r3, lr
 80103de:	603b      	str	r3, [r7, #0]

	SMC_HallSensor_Estimation (&smc1);
 80103e0:	f7ff fef6 	bl	80101d0 <SMC_HallSensor_Estimation>

	// Check for faults that should stop the motor
	uGF.bit.RunMotor = 1;
 80103e4:	4a55      	ldr	r2, [pc, #340]	; (801053c <mcpwm_adc_int_handler+0x18c>)
 80103e6:	7813      	ldrb	r3, [r2, #0]
 80103e8:	f043 0302 	orr.w	r3, r3, #2
 80103ec:	7013      	strb	r3, [r2, #0]
	if( uGF.bit.RunMotor )
 80103ee:	079b      	lsls	r3, r3, #30
 80103f0:	f140 808d 	bpl.w	801050e <mcpwm_adc_int_handler+0x15e>
		{
			ENABLE_GATE();
 80103f4:	4852      	ldr	r0, [pc, #328]	; (8010540 <mcpwm_adc_int_handler+0x190>)
			 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;	
	
			//Uart3_printf(&SD3,  "%f,%d,%d\r\n",ParkParm.qAngle ,ParkParm.qIa,CorrADC2);

			// Calculate commutation angle using estimator
			ParkParm.qAngle = smc1.Theta;
 80103f6:	ed96 9a2e 	vldr	s18, [r6, #184]	; 0xb8
//			LED_RED_ON();
	
			// Calculate qIa,qIb
			 int CorrADC1, CorrADC2;

			 CorrADC1 = ADC_Value[ADC_IND_CURR1] - MeasCurrParm.Offseta;
 80103fa:	4952      	ldr	r1, [pc, #328]	; (8010544 <mcpwm_adc_int_handler+0x194>)
			 CorrADC2 = ADC_Value[ADC_IND_CURR2] - MeasCurrParm.Offsetb;
			// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

			 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 80103fc:	8922      	ldrh	r2, [r4, #8]
	
			// Calculate qIa,qIb
			 int CorrADC1, CorrADC2;

			 CorrADC1 = ADC_Value[ADC_IND_CURR1] - MeasCurrParm.Offseta;
			 CorrADC2 = ADC_Value[ADC_IND_CURR2] - MeasCurrParm.Offsetb;
 80103fe:	88e3      	ldrh	r3, [r4, #6]
			// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

			 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 8010400:	4c51      	ldr	r4, [pc, #324]	; (8010548 <mcpwm_adc_int_handler+0x198>)
			ParkParm.qAngle = smc1.Theta;
	
			//ParkParm.qAngle = (float)IN[2];
			//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;
	
			AccumThetaCnt++;
 8010402:	4f52      	ldr	r7, [pc, #328]	; (801054c <mcpwm_adc_int_handler+0x19c>)

	// Check for faults that should stop the motor
	uGF.bit.RunMotor = 1;
	if( uGF.bit.RunMotor )
		{
			ENABLE_GATE();
 8010404:	2640      	movs	r6, #64	; 0x40
 8010406:	8306      	strh	r6, [r0, #24]
//			LED_RED_ON();
	
			// Calculate qIa,qIb
			 int CorrADC1, CorrADC2;

			 CorrADC1 = ADC_Value[ADC_IND_CURR1] - MeasCurrParm.Offseta;
 8010408:	888e      	ldrh	r6, [r1, #4]
			 CorrADC2 = ADC_Value[ADC_IND_CURR2] - MeasCurrParm.Offsetb;
 801040a:	8988      	ldrh	r0, [r1, #12]
			// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

			 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 801040c:	ed91 7a00 	vldr	s14, [r1]
			 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;	
 8010410:	edd1 7a02 	vldr	s15, [r1, #8]
	
			//Uart3_printf(&SD3,  "%f,%d,%d\r\n",ParkParm.qAngle ,ParkParm.qIa,CorrADC2);

			// Calculate commutation angle using estimator
			ParkParm.qAngle = smc1.Theta;
 8010414:	ed84 9a00 	vstr	s18, [r4]
	
			// Calculate qIa,qIb
			 int CorrADC1, CorrADC2;

			 CorrADC1 = ADC_Value[ADC_IND_CURR1] - MeasCurrParm.Offseta;
			 CorrADC2 = ADC_Value[ADC_IND_CURR2] - MeasCurrParm.Offsetb;
 8010418:	b201      	sxth	r1, r0
 801041a:	1a5b      	subs	r3, r3, r1
 801041c:	ee08 3a10 	vmov	s16, r3
//			LED_RED_ON();
	
			// Calculate qIa,qIb
			 int CorrADC1, CorrADC2;

			 CorrADC1 = ADC_Value[ADC_IND_CURR1] - MeasCurrParm.Offseta;
 8010420:	b236      	sxth	r6, r6
			 CorrADC2 = ADC_Value[ADC_IND_CURR2] - MeasCurrParm.Offsetb;
			// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

			 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
			 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;	
 8010422:	eeb8 8ac8 	vcvt.f32.s32	s16, s16

			 CorrADC1 = ADC_Value[ADC_IND_CURR1] - MeasCurrParm.Offseta;
			 CorrADC2 = ADC_Value[ADC_IND_CURR2] - MeasCurrParm.Offsetb;
			// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

			 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 8010426:	1b92      	subs	r2, r2, r6
 8010428:	ee08 2a90 	vmov	s17, r2
			 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;	
 801042c:	ee28 8a27 	vmul.f32	s16, s16, s15

			 CorrADC1 = ADC_Value[ADC_IND_CURR1] - MeasCurrParm.Offseta;
			 CorrADC2 = ADC_Value[ADC_IND_CURR2] - MeasCurrParm.Offsetb;
			// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

			 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 8010430:	eef8 8ae8 	vcvt.f32.s32	s17, s17
			}
	
	
			// Calculate qId,qIq from qSin,qCos,qIa,qIb
			ParkParm.qIalpha = ParkParm.qIa;
			ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
 8010434:	eddf 7a46 	vldr	s15, [pc, #280]	; 8010550 <mcpwm_adc_int_handler+0x1a0>
			 CorrADC1 = ADC_Value[ADC_IND_CURR1] - MeasCurrParm.Offseta;
			 CorrADC2 = ADC_Value[ADC_IND_CURR2] - MeasCurrParm.Offsetb;
			// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

			 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
			 ParkParm.qIb = MeasCurrParm.qKb * (float)CorrADC2;	
 8010438:	ed84 8a04 	vstr	s16, [r4, #16]
			}
	
	
			// Calculate qId,qIq from qSin,qCos,qIa,qIb
			ParkParm.qIalpha = ParkParm.qIa;
			ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
 801043c:	ee38 8a08 	vadd.f32	s16, s16, s16

			 CorrADC1 = ADC_Value[ADC_IND_CURR1] - MeasCurrParm.Offseta;
			 CorrADC2 = ADC_Value[ADC_IND_CURR2] - MeasCurrParm.Offsetb;
			// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

			 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 8010440:	ee68 8a87 	vmul.f32	s17, s17, s14
			}
	
	
			// Calculate qId,qIq from qSin,qCos,qIa,qIb
			ParkParm.qIalpha = ParkParm.qIa;
			ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
 8010444:	ee28 8a27 	vmul.f32	s16, s16, s15
			ParkParm.qAngle = smc1.Theta;
	
			//ParkParm.qAngle = (float)IN[2];
			//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;
	
			AccumThetaCnt++;
 8010448:	883b      	ldrh	r3, [r7, #0]

			 CorrADC1 = ADC_Value[ADC_IND_CURR1] - MeasCurrParm.Offseta;
			 CorrADC2 = ADC_Value[ADC_IND_CURR2] - MeasCurrParm.Offsetb;
			// ADC_curr_norm_value[2] = -(ADC_curr_norm_value[0] + ADC_curr_norm_value[1]);

			 ParkParm.qIa = MeasCurrParm.qKa * (float)CorrADC1;
 801044a:	edc4 8a03 	vstr	s17, [r4, #12]
			}
	
	
			// Calculate qId,qIq from qSin,qCos,qIa,qIb
			ParkParm.qIalpha = ParkParm.qIa;
			ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
 801044e:	eea8 8aa7 	vfma.f32	s16, s17, s15
			ParkParm.qAngle = smc1.Theta;
	
			//ParkParm.qAngle = (float)IN[2];
			//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;
	
			AccumThetaCnt++;
 8010452:	3301      	adds	r3, #1
 8010454:	b29b      	uxth	r3, r3
			if (AccumThetaCnt == IRP_PERCALC)
 8010456:	2b10      	cmp	r3, #16
			ParkParm.qIalpha = ParkParm.qIa;
			ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
			// Ialpha and Ibeta have been calculated. Now do rotation.
			// Get qSin, qCos from ParkParm structure

			ParkParm.qId = -ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 8010458:	eeb0 0a49 	vmov.f32	s0, s18
			ParkParm.qAngle = smc1.Theta;
	
			//ParkParm.qAngle = (float)IN[2];
			//smc1.Omega = (float)IN[3] *LOOPTIMEINSEC * IRP_PERCALC * POLEPAIRS/PI;
	
			AccumThetaCnt++;
 801045c:	bf14      	ite	ne
 801045e:	803b      	strhne	r3, [r7, #0]
			if (AccumThetaCnt == IRP_PERCALC)
			{
				AccumThetaCnt = 0;
 8010460:	803d      	strheq	r5, [r7, #0]
			}
	
	
			// Calculate qId,qIq from qSin,qCos,qIa,qIb
			ParkParm.qIalpha = ParkParm.qIa;
 8010462:	edc4 8a05 	vstr	s17, [r4, #20]
			ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
 8010466:	ed84 8a06 	vstr	s16, [r4, #24]
			// Ialpha and Ibeta have been calculated. Now do rotation.
			// Get qSin, qCos from ParkParm structure

			ParkParm.qId = -ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 801046a:	f001 fa59 	bl	8011920 <cosf>
 801046e:	eef0 9a40 	vmov.f32	s19, s0
 8010472:	eeb0 0a49 	vmov.f32	s0, s18
 8010476:	f001 fa9b 	bl	80119b0 <sinf>
			ParkParm.qIq = ParkParm.qIalpha*sinf(ParkParm.qAngle) + ParkParm.qIbeta*cosf(ParkParm.qAngle);
 801047a:	ee68 7a29 	vmul.f32	s15, s16, s19
			ParkParm.qIalpha = ParkParm.qIa;
			ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
			// Ialpha and Ibeta have been calculated. Now do rotation.
			// Get qSin, qCos from ParkParm structure

			ParkParm.qId = -ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 801047e:	ee28 8a00 	vmul.f32	s16, s16, s0
			ParkParm.qIq = ParkParm.qIalpha*sinf(ParkParm.qAngle) + ParkParm.qIbeta*cosf(ParkParm.qAngle);
 8010482:	eee8 7a80 	vfma.f32	s15, s17, s0
			ParkParm.qIalpha = ParkParm.qIa;
			ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
			// Ialpha and Ibeta have been calculated. Now do rotation.
			// Get qSin, qCos from ParkParm structure

			ParkParm.qId = -ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 8010486:	eea8 8ae9 	vfms.f32	s16, s17, s19
			ParkParm.qIq = ParkParm.qIalpha*sinf(ParkParm.qAngle) + ParkParm.qIbeta*cosf(ParkParm.qAngle);
 801048a:	edc4 7a08 	vstr	s15, [r4, #32]
			ParkParm.qIalpha = ParkParm.qIa;
			ParkParm.qIbeta = ParkParm.qIa*INV_SQRT3 + 2*ParkParm.qIb*INV_SQRT3;
			// Ialpha and Ibeta have been calculated. Now do rotation.
			// Get qSin, qCos from ParkParm structure

			ParkParm.qId = -ParkParm.qIalpha*cosf(ParkParm.qAngle) + ParkParm.qIbeta*sinf(ParkParm.qAngle);
 801048e:	ed84 8a07 	vstr	s16, [r4, #28]
			ParkParm.qIq = ParkParm.qIalpha*sinf(ParkParm.qAngle) + ParkParm.qIbeta*cosf(ParkParm.qAngle);
	
			// Calculate control values
			DoControl();
 8010492:	f7ff fd45 	bl	800ff20 <DoControl>
			//ParkParm.qAngle += 0.002f;
			//if(2*PI <  ParkParm.qAngle)ParkParm.qAngle=2*PI - ParkParm.qAngle;
	//==============================================================================
	
			// Calculate qValpha, qVbeta from qSin,qCos,qVd,qVq
			ParkParm.qValpha =  ParkParm.qVd*cosf(ParkParm.qAngle) - ParkParm.qVq*sinf(ParkParm.qAngle);
 8010496:	edd4 9a00 	vldr	s19, [r4]
 801049a:	ed94 9a09 	vldr	s18, [r4, #36]	; 0x24
 801049e:	eeb0 0a69 	vmov.f32	s0, s19
 80104a2:	f001 fa3d 	bl	8011920 <cosf>
 80104a6:	ed94 8a0a 	vldr	s16, [r4, #40]	; 0x28
 80104aa:	eef0 8a40 	vmov.f32	s17, s0
 80104ae:	eeb0 0a69 	vmov.f32	s0, s19
 80104b2:	f001 fa7d 	bl	80119b0 <sinf>
			ParkParm.qVbeta  =  ParkParm.qVd*sinf(ParkParm.qAngle) + ParkParm.qVq*cosf(ParkParm.qAngle);
 80104b6:	ee68 6a88 	vmul.f32	s13, s17, s16
			//ParkParm.qAngle += 0.002f;
			//if(2*PI <  ParkParm.qAngle)ParkParm.qAngle=2*PI - ParkParm.qAngle;
	//==============================================================================
	
			// Calculate qValpha, qVbeta from qSin,qCos,qVd,qVq
			ParkParm.qValpha =  ParkParm.qVd*cosf(ParkParm.qAngle) - ParkParm.qVq*sinf(ParkParm.qAngle);
 80104ba:	ee60 7a48 	vnmul.f32	s15, s0, s16
			ParkParm.qVbeta  =  ParkParm.qVd*sinf(ParkParm.qAngle) + ParkParm.qVq*cosf(ParkParm.qAngle);
 80104be:	eee9 6a00 	vfma.f32	s13, s18, s0
	
			// Calculate Vr1,Vr2,Vr3 from qValpha, qVbeta
			SVGenParm.qVr1 = ParkParm.qVbeta;
 80104c2:	4b24      	ldr	r3, [pc, #144]	; (8010554 <mcpwm_adc_int_handler+0x1a4>)
			//ParkParm.qAngle += 0.002f;
			//if(2*PI <  ParkParm.qAngle)ParkParm.qAngle=2*PI - ParkParm.qAngle;
	//==============================================================================
	
			// Calculate qValpha, qVbeta from qSin,qCos,qVd,qVq
			ParkParm.qValpha =  ParkParm.qVd*cosf(ParkParm.qAngle) - ParkParm.qVq*sinf(ParkParm.qAngle);
 80104c4:	eee9 7a28 	vfma.f32	s15, s18, s17
			ParkParm.qVbeta  =  ParkParm.qVd*sinf(ParkParm.qAngle) + ParkParm.qVq*cosf(ParkParm.qAngle);
	
			// Calculate Vr1,Vr2,Vr3 from qValpha, qVbeta
			SVGenParm.qVr1 = ParkParm.qVbeta;
			SVGenParm.qVr2 = (-ParkParm.qVbeta + SQRT3 * ParkParm.qValpha)/2;
 80104c8:	eddf 5a23 	vldr	s11, [pc, #140]	; 8010558 <mcpwm_adc_int_handler+0x1a8>
			//ParkParm.qAngle += 0.002f;
			//if(2*PI <  ParkParm.qAngle)ParkParm.qAngle=2*PI - ParkParm.qAngle;
	//==============================================================================
	
			// Calculate qValpha, qVbeta from qSin,qCos,qVd,qVq
			ParkParm.qValpha =  ParkParm.qVd*cosf(ParkParm.qAngle) - ParkParm.qVq*sinf(ParkParm.qAngle);
 80104cc:	edc4 7a0b 	vstr	s15, [r4, #44]	; 0x2c
			ParkParm.qVbeta  =  ParkParm.qVd*sinf(ParkParm.qAngle) + ParkParm.qVq*cosf(ParkParm.qAngle);
	
			// Calculate Vr1,Vr2,Vr3 from qValpha, qVbeta
			SVGenParm.qVr1 = ParkParm.qVbeta;
			SVGenParm.qVr2 = (-ParkParm.qVbeta + SQRT3 * ParkParm.qValpha)/2;
 80104d0:	eeb1 7a66 	vneg.f32	s14, s13
 80104d4:	eeb0 6a47 	vmov.f32	s12, s14
 80104d8:	eea7 6aa5 	vfma.f32	s12, s15, s11
			SVGenParm.qVr3 = (-ParkParm.qVbeta	- SQRT3 * ParkParm.qValpha)/2;
 80104dc:	eea7 7ae5 	vfms.f32	s14, s15, s11
			ParkParm.qValpha =  ParkParm.qVd*cosf(ParkParm.qAngle) - ParkParm.qVq*sinf(ParkParm.qAngle);
			ParkParm.qVbeta  =  ParkParm.qVd*sinf(ParkParm.qAngle) + ParkParm.qVq*cosf(ParkParm.qAngle);
	
			// Calculate Vr1,Vr2,Vr3 from qValpha, qVbeta
			SVGenParm.qVr1 = ParkParm.qVbeta;
			SVGenParm.qVr2 = (-ParkParm.qVbeta + SQRT3 * ParkParm.qValpha)/2;
 80104e0:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 80104e4:	ee66 7a25 	vmul.f32	s15, s12, s11
			SVGenParm.qVr3 = (-ParkParm.qVbeta	- SQRT3 * ParkParm.qValpha)/2;
 80104e8:	ee27 7a25 	vmul.f32	s14, s14, s11
			//if(2*PI <  ParkParm.qAngle)ParkParm.qAngle=2*PI - ParkParm.qAngle;
	//==============================================================================
	
			// Calculate qValpha, qVbeta from qSin,qCos,qVd,qVq
			ParkParm.qValpha =  ParkParm.qVd*cosf(ParkParm.qAngle) - ParkParm.qVq*sinf(ParkParm.qAngle);
			ParkParm.qVbeta  =  ParkParm.qVd*sinf(ParkParm.qAngle) + ParkParm.qVq*cosf(ParkParm.qAngle);
 80104ec:	edc4 6a0c 	vstr	s13, [r4, #48]	; 0x30
	
			// Calculate Vr1,Vr2,Vr3 from qValpha, qVbeta
			SVGenParm.qVr1 = ParkParm.qVbeta;
 80104f0:	edc3 6a01 	vstr	s13, [r3, #4]
			SVGenParm.qVr2 = (-ParkParm.qVbeta + SQRT3 * ParkParm.qValpha)/2;
 80104f4:	edc3 7a02 	vstr	s15, [r3, #8]
			SVGenParm.qVr3 = (-ParkParm.qVbeta	- SQRT3 * ParkParm.qValpha)/2;
 80104f8:	ed83 7a03 	vstr	s14, [r3, #12]


			CalcSVGen();
 80104fc:	f7ff fde8 	bl	80100d0 <CalcSVGen>
		}

	// Reset the watchdog
	WWDG_SetCounter(100);

}
 8010500:	ecbd 8b04 	vpop	{d8-d9}
		{
			DISABLE_GATE();
		}

	// Reset the watchdog
	WWDG_SetCounter(100);
 8010504:	2064      	movs	r0, #100	; 0x64

}
 8010506:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		{
			DISABLE_GATE();
		}

	// Reset the watchdog
	WWDG_SetCounter(100);
 801050a:	f001 b9e1 	b.w	80118d0 <WWDG_SetCounter>
	
				
		}
		else
		{
			DISABLE_GATE();
 801050e:	4b0c      	ldr	r3, [pc, #48]	; (8010540 <mcpwm_adc_int_handler+0x190>)
 8010510:	2240      	movs	r2, #64	; 0x40
 8010512:	835a      	strh	r2, [r3, #26]
		}

	// Reset the watchdog
	WWDG_SetCounter(100);

}
 8010514:	ecbd 8b04 	vpop	{d8-d9}
		{
			DISABLE_GATE();
		}

	// Reset the watchdog
	WWDG_SetCounter(100);
 8010518:	2064      	movs	r0, #100	; 0x64

}
 801051a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		{
			DISABLE_GATE();
		}

	// Reset the watchdog
	WWDG_SetCounter(100);
 801051e:	f001 b9d7 	b.w	80118d0 <WWDG_SetCounter>
 8010522:	bf00      	nop
 8010524:	40001800 	.word	0x40001800
 8010528:	20001748 	.word	0x20001748
 801052c:	20001744 	.word	0x20001744
 8010530:	20001898 	.word	0x20001898
 8010534:	200018e4 	.word	0x200018e4
 8010538:	20001764 	.word	0x20001764
 801053c:	20001934 	.word	0x20001934
 8010540:	40020800 	.word	0x40020800
 8010544:	200018c4 	.word	0x200018c4
 8010548:	20001858 	.word	0x20001858
 801054c:	20001760 	.word	0x20001760
 8010550:	3f13cd3a 	.word	0x3f13cd3a
 8010554:	20001834 	.word	0x20001834
 8010558:	3fddb3d7 	.word	0x3fddb3d7
 801055c:	00000000 	.word	0x00000000

08010560 <icuperiodcb>:
			done_func();
		}
	}
}

static void icuperiodcb(ICUDriver *icup) {
 8010560:	4770      	bx	lr
 8010562:	bf00      	nop
	...

08010570 <icuwidthcb>:
// Function pointers
static void(*done_func)(void) = 0;

static void icuwidthcb(ICUDriver *icup) {

	last_len_received[0] = ((float) icuGetWidthX(icup) / ((float)TIMER_FREQ / 1000.0f));
 8010570:	6903      	ldr	r3, [r0, #16]
 8010572:	eddf 6a3f 	vldr	s13, [pc, #252]	; 8010670 <icuwidthcb+0x100>
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	493e      	ldr	r1, [pc, #248]	; (8010674 <icuwidthcb+0x104>)
	
	float len = last_len_received[0] - pulse_start;
 801057a:	4a3f      	ldr	r2, [pc, #252]	; (8010678 <icuwidthcb+0x108>)
	const float len_set = pulse_end - pulse_start;
 801057c:	483f      	ldr	r0, [pc, #252]	; (801067c <icuwidthcb+0x10c>)
// Function pointers
static void(*done_func)(void) = 0;

static void icuwidthcb(ICUDriver *icup) {

	last_len_received[0] = ((float) icuGetWidthX(icup) / ((float)TIMER_FREQ / 1000.0f));
 801057e:	3301      	adds	r3, #1
 8010580:	ee07 3a90 	vmov	s15, r3
 8010584:	eef8 7a67 	vcvt.f32.u32	s15, s15
static volatile bool use_median_filter = false;

// Function pointers
static void(*done_func)(void) = 0;

static void icuwidthcb(ICUDriver *icup) {
 8010588:	b570      	push	{r4, r5, r6, lr}

	last_len_received[0] = ((float) icuGetWidthX(icup) / ((float)TIMER_FREQ / 1000.0f));
 801058a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
static volatile bool use_median_filter = false;

// Function pointers
static void(*done_func)(void) = 0;

static void icuwidthcb(ICUDriver *icup) {
 801058e:	ed2d 8b02 	vpush	{d8}

	last_len_received[0] = ((float) icuGetWidthX(icup) / ((float)TIMER_FREQ / 1000.0f));
 8010592:	ed81 7a00 	vstr	s14, [r1]
	
	float len = last_len_received[0] - pulse_start;
 8010596:	edd1 7a00 	vldr	s15, [r1]
 801059a:	ed92 6a00 	vldr	s12, [r2]
	const float len_set = pulse_end - pulse_start;
 801059e:	ed90 7a00 	vldr	s14, [r0]
 80105a2:	edd2 6a00 	vldr	s13, [r2]

static void icuwidthcb(ICUDriver *icup) {

	last_len_received[0] = ((float) icuGetWidthX(icup) / ((float)TIMER_FREQ / 1000.0f));
	
	float len = last_len_received[0] - pulse_start;
 80105a6:	ee77 7ac6 	vsub.f32	s15, s15, s12
	const float len_set = pulse_end - pulse_start;
 80105aa:	ee37 7a66 	vsub.f32	s14, s14, s13

	//Uart3_printf(&SD3, (uint8_t *)"len_set:%f\r\n",len_set);

	if (len > len_set) {
 80105ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80105b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105b6:	dd2d      	ble.n	8010614 <icuwidthcb+0xa4>
		if (len < (len_set * 1.2)) {
 80105b8:	eddf 6a31 	vldr	s13, [pc, #196]	; 8010680 <icuwidthcb+0x110>
 80105bc:	ee67 6a26 	vmul.f32	s13, s14, s13
 80105c0:	eef4 7ae6 	vcmpe.f32	s15, s13
 80105c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105c8:	d53b      	bpl.n	8010642 <icuwidthcb+0xd2>
			len = len_set;
 80105ca:	eef0 7a47 	vmov.f32	s15, s14
			// Too short pulse. Most likely something is wrong.
			len = -1.0;
		}
	}

	if (len >= 0.0) {
 80105ce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80105d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80105d6:	db34      	blt.n	8010642 <icuwidthcb+0xd2>
 80105d8:	ee77 7aa7 	vadd.f32	s15, s15, s15
		if (use_median_filter) {
 80105dc:	4b29      	ldr	r3, [pc, #164]	; (8010684 <icuwidthcb+0x114>)
 80105de:	781b      	ldrb	r3, [r3, #0]
			float c = (len * 2.0 - len_set) / len_set;
 80105e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
			len = -1.0;
		}
	}

	if (len >= 0.0) {
		if (use_median_filter) {
 80105e4:	bb83      	cbnz	r3, 8010648 <icuwidthcb+0xd8>
			c2 = c1;
			c1 = c;

			servo_pos[0] = med;
		} else {
			servo_pos[0] = (len * 2.0 - len_set) / len_set;
 80105e6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80105ea:	4b27      	ldr	r3, [pc, #156]	; (8010688 <icuwidthcb+0x118>)
 80105ec:	edc3 6a00 	vstr	s13, [r3]
 80105f0:	2320      	movs	r3, #32
 80105f2:	f383 8811 	msr	BASEPRI, r3
 * @xclass
 */
static inline systime_t chVTGetSystemTimeX(void) {

#if CH_CFG_ST_TIMEDELTA == 0
  return ch.vtlist.vt_systime;
 80105f6:	4a25      	ldr	r2, [pc, #148]	; (801068c <icuwidthcb+0x11c>)
 80105f8:	2300      	movs	r3, #0
 80105fa:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80105fc:	f383 8811 	msr	BASEPRI, r3
		}

		last_update_time = chVTGetSystemTime();

		if (done_func) {
 8010600:	4b23      	ldr	r3, [pc, #140]	; (8010690 <icuwidthcb+0x120>)
			servo_pos[0] = med;
		} else {
			servo_pos[0] = (len * 2.0 - len_set) / len_set;
		}

		last_update_time = chVTGetSystemTime();
 8010602:	4a24      	ldr	r2, [pc, #144]	; (8010694 <icuwidthcb+0x124>)

		if (done_func) {
 8010604:	681b      	ldr	r3, [r3, #0]
			servo_pos[0] = med;
		} else {
			servo_pos[0] = (len * 2.0 - len_set) / len_set;
		}

		last_update_time = chVTGetSystemTime();
 8010606:	6011      	str	r1, [r2, #0]

		if (done_func) {
 8010608:	b1db      	cbz	r3, 8010642 <icuwidthcb+0xd2>
			done_func();
		}
	}
}
 801060a:	ecbd 8b02 	vpop	{d8}
 801060e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		}

		last_update_time = chVTGetSystemTime();

		if (done_func) {
			done_func();
 8010612:	4718      	bx	r3
			len = len_set;
		} else {
			// Too long pulse. Most likely something is wrong.
			len = -1.0;
		}
	} else if (len < 0.0) {
 8010614:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801061c:	d5d7      	bpl.n	80105ce <icuwidthcb+0x5e>
		if ((len + pulse_start) > (pulse_start * 0.8)) {
 801061e:	edd2 5a00 	vldr	s11, [r2]
 8010622:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 8010698 <icuwidthcb+0x128>
 8010626:	edd2 6a00 	vldr	s13, [r2]
 801062a:	ee77 7aa5 	vadd.f32	s15, s15, s11
 801062e:	ee66 6a86 	vmul.f32	s13, s13, s12
 8010632:	eef4 7ae6 	vcmpe.f32	s15, s13
 8010636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801063a:	dd02      	ble.n	8010642 <icuwidthcb+0xd2>
 801063c:	eddf 7a17 	vldr	s15, [pc, #92]	; 801069c <icuwidthcb+0x12c>
 8010640:	e7cc      	b.n	80105dc <icuwidthcb+0x6c>

		if (done_func) {
			done_func();
		}
	}
}
 8010642:	ecbd 8b02 	vpop	{d8}
 8010646:	bd70      	pop	{r4, r5, r6, pc}
		}
	}

	if (len >= 0.0) {
		if (use_median_filter) {
			float c = (len * 2.0 - len_set) / len_set;
 8010648:	ee87 8a87 	vdiv.f32	s16, s15, s14
			static float c1 = 0.5;
			static float c2 = 0.5;
			float med = utils_middle_of_3(c, c1, c2);
 801064c:	4c14      	ldr	r4, [pc, #80]	; (80106a0 <icuwidthcb+0x130>)
 801064e:	4d15      	ldr	r5, [pc, #84]	; (80106a4 <icuwidthcb+0x134>)
 8010650:	edd4 0a00 	vldr	s1, [r4]
 8010654:	ed95 1a00 	vldr	s2, [r5]
 8010658:	eeb0 0a48 	vmov.f32	s0, s16
 801065c:	f000 f8c8 	bl	80107f0 <utils_middle_of_3>

			c2 = c1;
			c1 = c;

			servo_pos[0] = med;
 8010660:	4b09      	ldr	r3, [pc, #36]	; (8010688 <icuwidthcb+0x118>)
			float c = (len * 2.0 - len_set) / len_set;
			static float c1 = 0.5;
			static float c2 = 0.5;
			float med = utils_middle_of_3(c, c1, c2);

			c2 = c1;
 8010662:	6822      	ldr	r2, [r4, #0]
 8010664:	602a      	str	r2, [r5, #0]
			c1 = c;
 8010666:	ed84 8a00 	vstr	s16, [r4]

			servo_pos[0] = med;
 801066a:	ed83 0a00 	vstr	s0, [r3]
 801066e:	e7bf      	b.n	80105f0 <icuwidthcb+0x80>
 8010670:	447a0000 	.word	0x447a0000
 8010674:	20001944 	.word	0x20001944
 8010678:	20000810 	.word	0x20000810
 801067c:	20000804 	.word	0x20000804
 8010680:	3f99999a 	.word	0x3f99999a
 8010684:	20001948 	.word	0x20001948
 8010688:	2000193c 	.word	0x2000193c
 801068c:	20000c70 	.word	0x20000c70
 8010690:	2000194c 	.word	0x2000194c
 8010694:	20001940 	.word	0x20001940
 8010698:	3f4ccccd 	.word	0x3f4ccccd
 801069c:	00000000 	.word	0x00000000
 80106a0:	2000080c 	.word	0x2000080c
 80106a4:	20000808 	.word	0x20000808
	...

080106b0 <servodec_init>:
 *
 * @param d_func
 * A function that should be called every time the servo signals have been
 * decoded. Can be NULL.
 */
void servodec_init(void (*d_func)(void)) {
 80106b0:	b538      	push	{r3, r4, r5, lr}
	icuStart(&HW_ICU_DEV, &icucfg);
 80106b2:	4c0d      	ldr	r4, [pc, #52]	; (80106e8 <servodec_init+0x38>)
 80106b4:	490d      	ldr	r1, [pc, #52]	; (80106ec <servodec_init+0x3c>)
 *
 * @param d_func
 * A function that should be called every time the servo signals have been
 * decoded. Can be NULL.
 */
void servodec_init(void (*d_func)(void)) {
 80106b6:	4605      	mov	r5, r0
	icuStart(&HW_ICU_DEV, &icucfg);
 80106b8:	4620      	mov	r0, r4
 80106ba:	f7fd f821 	bl	800d700 <icuStart>
	palSetPadMode(HW_ICU_GPIO, HW_ICU_PIN, PAL_MODE_ALTERNATE(HW_ICU_GPIO_AF));
 80106be:	f44f 7281 	mov.w	r2, #258	; 0x102
 80106c2:	2180      	movs	r1, #128	; 0x80
 80106c4:	480a      	ldr	r0, [pc, #40]	; (80106f0 <servodec_init+0x40>)
 80106c6:	f7fe f953 	bl	800e970 <_pal_lld_setgroupmode>
	icuStartCapture(&HW_ICU_DEV);
 80106ca:	4620      	mov	r0, r4
 80106cc:	f7fd f828 	bl	800d720 <icuStartCapture>
	icuEnableNotifications(&HW_ICU_DEV);
 80106d0:	4620      	mov	r0, r4
 80106d2:	f7fd f835 	bl	800d740 <icuEnableNotifications>
		servo_pos[i] = 0.0;
		last_len_received[i] = 0.0;
	}

	// Set our function pointer
	done_func = d_func;
 80106d6:	4807      	ldr	r0, [pc, #28]	; (80106f4 <servodec_init+0x44>)
	palSetPadMode(HW_ICU_GPIO, HW_ICU_PIN, PAL_MODE_ALTERNATE(HW_ICU_GPIO_AF));
	icuStartCapture(&HW_ICU_DEV);
	icuEnableNotifications(&HW_ICU_DEV);

	for (int i = 0;i < SERVO_NUM;i++) {
		servo_pos[i] = 0.0;
 80106d8:	4907      	ldr	r1, [pc, #28]	; (80106f8 <servodec_init+0x48>)
		last_len_received[i] = 0.0;
 80106da:	4a08      	ldr	r2, [pc, #32]	; (80106fc <servodec_init+0x4c>)
	}

	// Set our function pointer
	done_func = d_func;
 80106dc:	6005      	str	r5, [r0, #0]
	palSetPadMode(HW_ICU_GPIO, HW_ICU_PIN, PAL_MODE_ALTERNATE(HW_ICU_GPIO_AF));
	icuStartCapture(&HW_ICU_DEV);
	icuEnableNotifications(&HW_ICU_DEV);

	for (int i = 0;i < SERVO_NUM;i++) {
		servo_pos[i] = 0.0;
 80106de:	2300      	movs	r3, #0
 80106e0:	600b      	str	r3, [r1, #0]
		last_len_received[i] = 0.0;
 80106e2:	6013      	str	r3, [r2, #0]
 80106e4:	bd38      	pop	{r3, r4, r5, pc}
 80106e6:	bf00      	nop
 80106e8:	2000128c 	.word	0x2000128c
 80106ec:	20000814 	.word	0x20000814
 80106f0:	40020400 	.word	0x40020400
 80106f4:	2000194c 	.word	0x2000194c
 80106f8:	2000193c 	.word	0x2000193c
 80106fc:	20001944 	.word	0x20001944

08010700 <servodec_set_pulse_options>:
 *
 * @param end
 * he amount of milliseconds the pulse ends at (default is 2.0)
 */
void servodec_set_pulse_options(float start, float end, bool median_filter) {
	pulse_start = start;
 8010700:	4904      	ldr	r1, [pc, #16]	; (8010714 <servodec_set_pulse_options+0x14>)
	pulse_end = end;
 8010702:	4a05      	ldr	r2, [pc, #20]	; (8010718 <servodec_set_pulse_options+0x18>)
	use_median_filter = median_filter;
 8010704:	4b05      	ldr	r3, [pc, #20]	; (801071c <servodec_set_pulse_options+0x1c>)
 *
 * @param end
 * he amount of milliseconds the pulse ends at (default is 2.0)
 */
void servodec_set_pulse_options(float start, float end, bool median_filter) {
	pulse_start = start;
 8010706:	ed81 0a00 	vstr	s0, [r1]
	pulse_end = end;
 801070a:	edc2 0a00 	vstr	s1, [r2]
	use_median_filter = median_filter;
 801070e:	7018      	strb	r0, [r3, #0]
 8010710:	4770      	bx	lr
 8010712:	bf00      	nop
 8010714:	20000810 	.word	0x20000810
 8010718:	20000804 	.word	0x20000804
 801071c:	20001948 	.word	0x20001948

08010720 <servodec_get_servo>:
 *
 * @return
 * The servo value in the range [-1.0 1.0].
 */
float servodec_get_servo(int servo_num) {
	if (servo_num < SERVO_NUM) {
 8010720:	2800      	cmp	r0, #0
		return servo_pos[servo_num];
 8010722:	bfdd      	ittte	le
 8010724:	4b03      	ldrle	r3, [pc, #12]	; (8010734 <servodec_get_servo+0x14>)
 8010726:	eb03 0080 	addle.w	r0, r3, r0, lsl #2
 801072a:	ed90 0a00 	vldrle	s0, [r0]
	} else {
		return 0.0;
 801072e:	ed9f 0a02 	vldrgt	s0, [pc, #8]	; 8010738 <servodec_get_servo+0x18>
	}
}
 8010732:	4770      	bx	lr
 8010734:	2000193c 	.word	0x2000193c
	...

08010740 <Uart3_print_init>:
    USART_CR2_STOP1_BITS | USART_CR2_LINEN,
    0
};

 void Uart3_print_init(void)
{
 8010740:	b510      	push	{r4, lr}
    * PC10(TX) and PC11(RX) are routed to USART3.
    * PAL_MODE_ALTERNATE is the value that you pass from Table 9. Alternate function mapping
    * in DM00037051 - STM32F405xx/STM32F407xx Datasheet
    */
    sdStart(&SD3, &sd3cfg);
    palSetPadMode(GPIOC, 10, PAL_MODE_ALTERNATE(7));
 8010742:	4c0a      	ldr	r4, [pc, #40]	; (801076c <Uart3_print_init+0x2c>)
    * Activates the serial driver 3 using the driver sd3cfg configuration.
    * PC10(TX) and PC11(RX) are routed to USART3.
    * PAL_MODE_ALTERNATE is the value that you pass from Table 9. Alternate function mapping
    * in DM00037051 - STM32F405xx/STM32F407xx Datasheet
    */
    sdStart(&SD3, &sd3cfg);
 8010744:	490a      	ldr	r1, [pc, #40]	; (8010770 <Uart3_print_init+0x30>)
 8010746:	480b      	ldr	r0, [pc, #44]	; (8010774 <Uart3_print_init+0x34>)
 8010748:	f7fd f87a 	bl	800d840 <sdStart>
    palSetPadMode(GPIOC, 10, PAL_MODE_ALTERNATE(7));
 801074c:	4620      	mov	r0, r4
 801074e:	f240 3282 	movw	r2, #898	; 0x382
 8010752:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8010756:	f7fe f90b 	bl	800e970 <_pal_lld_setgroupmode>
    palSetPadMode(GPIOC, 11, PAL_MODE_ALTERNATE(7));
 801075a:	4620      	mov	r0, r4
 801075c:	f240 3282 	movw	r2, #898	; 0x382
 8010760:	f44f 6100 	mov.w	r1, #2048	; 0x800

}
 8010764:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    * PAL_MODE_ALTERNATE is the value that you pass from Table 9. Alternate function mapping
    * in DM00037051 - STM32F405xx/STM32F407xx Datasheet
    */
    sdStart(&SD3, &sd3cfg);
    palSetPadMode(GPIOC, 10, PAL_MODE_ALTERNATE(7));
    palSetPadMode(GPIOC, 11, PAL_MODE_ALTERNATE(7));
 8010768:	f7fe b902 	b.w	800e970 <_pal_lld_setgroupmode>
 801076c:	40020800 	.word	0x40020800
 8010770:	20000830 	.word	0x20000830
 8010774:	200012a4 	.word	0x200012a4
	...

08010780 <Uart3_getch>:

//}


uint8_t Uart3_getch( void )
{
 8010780:	b500      	push	{lr}
	uint8_t buffer[128];
	int len;


	len = chSequentialStreamRead(&SD3, (uint8_t*) buffer, 1);
 8010782:	4806      	ldr	r0, [pc, #24]	; (801079c <Uart3_getch+0x1c>)
 8010784:	6803      	ldr	r3, [r0, #0]

//}


uint8_t Uart3_getch( void )
{
 8010786:	b0a1      	sub	sp, #132	; 0x84
	uint8_t buffer[128];
	int len;


	len = chSequentialStreamRead(&SD3, (uint8_t*) buffer, 1);
 8010788:	685b      	ldr	r3, [r3, #4]
 801078a:	2201      	movs	r2, #1
 801078c:	4669      	mov	r1, sp
 801078e:	4798      	blx	r3

	return buffer[0];
}
 8010790:	f89d 0000 	ldrb.w	r0, [sp]
 8010794:	b021      	add	sp, #132	; 0x84
 8010796:	f85d fb04 	ldr.w	pc, [sp], #4
 801079a:	bf00      	nop
 801079c:	200012a4 	.word	0x200012a4

080107a0 <Vector11C>:
#include "isr_vector_table.h"
#include "main.h"
#include "mcpwm.h"
#include "hw.h"

CH_IRQ_HANDLER(TIM7_IRQHandler) {
 80107a0:	b508      	push	{r3, lr}
	CH_IRQ_PROLOGUE();
	TIM_ClearITPendingBit(TIM7, TIM_IT_Update);
 80107a2:	2101      	movs	r1, #1
 80107a4:	4803      	ldr	r0, [pc, #12]	; (80107b4 <Vector11C+0x14>)
 80107a6:	f001 f82b 	bl	8011800 <TIM_ClearITPendingBit>

	CH_IRQ_EPILOGUE();
}
 80107aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

CH_IRQ_HANDLER(TIM7_IRQHandler) {
	CH_IRQ_PROLOGUE();
	TIM_ClearITPendingBit(TIM7, TIM_IT_Update);

	CH_IRQ_EPILOGUE();
 80107ae:	f7fc bec7 	b.w	800d540 <_port_irq_epilogue>
 80107b2:	bf00      	nop
 80107b4:	40001400 	.word	0x40001400
	...

080107c0 <VectorE0>:
	ADC_ClearITPendingBit(ADC1, ADC_IT_JEOC);
	mcpwm_adc_inj_int_handler();
	CH_IRQ_EPILOGUE();
}
*/
CH_IRQ_HANDLER(HW_ENC_EXTI_ISR_VEC) {
 80107c0:	b508      	push	{r3, lr}
	if (EXTI_GetITStatus(HW_ENC_EXTI_LINE) != RESET) {
 80107c2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80107c6:	f000 fcfb 	bl	80111c0 <EXTI_GetITStatus>
 80107ca:	b900      	cbnz	r0, 80107ce <VectorE0+0xe>
 80107cc:	bd08      	pop	{r3, pc}
		// Clear the encoder counter
		HW_ENC_TIM->CNT = 0;
 80107ce:	4b04      	ldr	r3, [pc, #16]	; (80107e0 <VectorE0+0x20>)
 80107d0:	2200      	movs	r2, #0
 80107d2:	625a      	str	r2, [r3, #36]	; 0x24

		// Clear the EXTI line pending bit
		EXTI_ClearITPendingBit(HW_ENC_EXTI_LINE);
 80107d4:	f44f 6000 	mov.w	r0, #2048	; 0x800
	}
}
 80107d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	if (EXTI_GetITStatus(HW_ENC_EXTI_LINE) != RESET) {
		// Clear the encoder counter
		HW_ENC_TIM->CNT = 0;

		// Clear the EXTI line pending bit
		EXTI_ClearITPendingBit(HW_ENC_EXTI_LINE);
 80107dc:	f000 bd00 	b.w	80111e0 <EXTI_ClearITPendingBit>
 80107e0:	40000800 	.word	0x40000800
	...

080107f0 <utils_middle_of_3>:
 * The middle value
 */
float utils_middle_of_3(float a, float b, float c) {
	float middle;

	if ((a <= b) && (a <= c)) {
 80107f0:	eeb4 0ae0 	vcmpe.f32	s0, s1
 80107f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80107f8:	d80e      	bhi.n	8010818 <utils_middle_of_3+0x28>
 80107fa:	eeb4 0ac1 	vcmpe.f32	s0, s2
 80107fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010802:	d825      	bhi.n	8010850 <utils_middle_of_3+0x60>
		middle = (b <= c) ? b : c;
	} else if ((b <= a) && (b <= c)) {
		middle = (a <= c) ? a : c;
	} else {
		middle = (a <= b) ? a : b;
 8010804:	eef4 0a41 	vcmp.f32	s1, s2
 8010808:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801080c:	bf98      	it	ls
 801080e:	eeb0 1a60 	vmovls.f32	s2, s1
	}
	return middle;
}
 8010812:	eeb0 0a41 	vmov.f32	s0, s2
 8010816:	4770      	bx	lr
float utils_middle_of_3(float a, float b, float c) {
	float middle;

	if ((a <= b) && (a <= c)) {
		middle = (b <= c) ? b : c;
	} else if ((b <= a) && (b <= c)) {
 8010818:	da0b      	bge.n	8010832 <utils_middle_of_3+0x42>
		middle = (a <= c) ? a : c;
	} else {
		middle = (a <= b) ? a : b;
 801081a:	eeb4 0ae0 	vcmpe.f32	s0, s1
 801081e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010822:	bf8c      	ite	hi
 8010824:	eeb0 1a60 	vmovhi.f32	s2, s1
 8010828:	eeb0 1a40 	vmovls.f32	s2, s0
	}
	return middle;
}
 801082c:	eeb0 0a41 	vmov.f32	s0, s2
 8010830:	4770      	bx	lr
float utils_middle_of_3(float a, float b, float c) {
	float middle;

	if ((a <= b) && (a <= c)) {
		middle = (b <= c) ? b : c;
	} else if ((b <= a) && (b <= c)) {
 8010832:	eef4 0ac1 	vcmpe.f32	s1, s2
 8010836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801083a:	d8ee      	bhi.n	801081a <utils_middle_of_3+0x2a>
		middle = (a <= c) ? a : c;
 801083c:	eeb4 0a41 	vcmp.f32	s0, s2
 8010840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010844:	bf98      	it	ls
 8010846:	eeb0 1a40 	vmovls.f32	s2, s0
	} else {
		middle = (a <= b) ? a : b;
	}
	return middle;
}
 801084a:	eeb0 0a41 	vmov.f32	s0, s2
 801084e:	4770      	bx	lr
float utils_middle_of_3(float a, float b, float c) {
	float middle;

	if ((a <= b) && (a <= c)) {
		middle = (b <= c) ? b : c;
	} else if ((b <= a) && (b <= c)) {
 8010850:	eeb4 0ae0 	vcmpe.f32	s0, s1
 8010854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010858:	db04      	blt.n	8010864 <utils_middle_of_3+0x74>
 801085a:	eef4 0ac1 	vcmpe.f32	s1, s2
 801085e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010862:	d9eb      	bls.n	801083c <utils_middle_of_3+0x4c>
		middle = (a <= c) ? a : c;
 8010864:	eeb0 1a40 	vmov.f32	s2, s0
	} else {
		middle = (a <= b) ? a : b;
	}
	return middle;
}
 8010868:	eeb0 0a41 	vmov.f32	s0, s2
 801086c:	4770      	bx	lr
 801086e:	bf00      	nop

08010870 <utils_sys_lock_cnt>:
 * exist to unlock the system. That means, if lock is called five times, unlock has to
 * be called five times as well. Note that chSysLock and chSysLockFromIsr are the same
 * for this port.
 */
void utils_sys_lock_cnt(void) {
	if (!sys_lock_cnt) {
 8010870:	4b04      	ldr	r3, [pc, #16]	; (8010884 <utils_sys_lock_cnt+0x14>)
 8010872:	681a      	ldr	r2, [r3, #0]
 8010874:	b912      	cbnz	r2, 801087c <utils_sys_lock_cnt+0xc>
 8010876:	2220      	movs	r2, #32
 8010878:	f382 8811 	msr	BASEPRI, r2
		chSysLock();
	}
	sys_lock_cnt++;
 801087c:	681a      	ldr	r2, [r3, #0]
 801087e:	3201      	adds	r2, #1
 8010880:	601a      	str	r2, [r3, #0]
 8010882:	4770      	bx	lr
 8010884:	20001950 	.word	0x20001950
	...

08010890 <utils_sys_unlock_cnt>:
 * exist to unlock the system. That means, if lock is called five times, unlock has to
 * be called five times as well. Note that chSysUnlock and chSysUnlockFromIsr are the same
 * for this port.
 */
void utils_sys_unlock_cnt(void) {
	if (sys_lock_cnt) {
 8010890:	4b05      	ldr	r3, [pc, #20]	; (80108a8 <utils_sys_unlock_cnt+0x18>)
 8010892:	681a      	ldr	r2, [r3, #0]
 8010894:	b132      	cbz	r2, 80108a4 <utils_sys_unlock_cnt+0x14>
		sys_lock_cnt--;
 8010896:	681a      	ldr	r2, [r3, #0]
 8010898:	3a01      	subs	r2, #1
 801089a:	601a      	str	r2, [r3, #0]
		if (!sys_lock_cnt) {
 801089c:	681b      	ldr	r3, [r3, #0]
 801089e:	b90b      	cbnz	r3, 80108a4 <utils_sys_unlock_cnt+0x14>
 80108a0:	f383 8811 	msr	BASEPRI, r3
 80108a4:	4770      	bx	lr
 80108a6:	bf00      	nop
 80108a8:	20001950 	.word	0x20001950
 80108ac:	00000000 	.word	0x00000000

080108b0 <timeout_thread>:
systime_t timeout_get_timeout_msec(void) {
	return timeout_msec;
}

static THD_FUNCTION(timeout_thread, arg)
{
 80108b0:	b580      	push	{r7, lr}
 80108b2:	4f14      	ldr	r7, [pc, #80]	; (8010904 <timeout_thread+0x54>)
 80108b4:	4c14      	ldr	r4, [pc, #80]	; (8010908 <timeout_thread+0x58>)
 80108b6:	69bb      	ldr	r3, [r7, #24]
 80108b8:	4a14      	ldr	r2, [pc, #80]	; (801090c <timeout_thread+0x5c>)
 80108ba:	f8df a058 	ldr.w	sl, [pc, #88]	; 8010914 <timeout_thread+0x64>
 80108be:	4d14      	ldr	r5, [pc, #80]	; (8010910 <timeout_thread+0x60>)

	chRegSetThreadName("Timeout");

	for(;;) 
	{
		if (timeout_msec != 0 && chVTTimeElapsedSinceX(last_update_time) > MS2ST(timeout_msec)) 
 80108c0:	f8df 9054 	ldr.w	r9, [pc, #84]	; 8010918 <timeout_thread+0x68>
 80108c4:	619a      	str	r2, [r3, #24]
 80108c6:	46a0      	mov	r8, r4
		{
			has_timeout = true;
		} 
		else
		{
			has_timeout = false;
 80108c8:	2600      	movs	r6, #0
 80108ca:	e014      	b.n	80108f6 <timeout_thread+0x46>

	chRegSetThreadName("Timeout");

	for(;;) 
	{
		if (timeout_msec != 0 && chVTTimeElapsedSinceX(last_update_time) > MS2ST(timeout_msec)) 
 80108cc:	f8da 1000 	ldr.w	r1, [sl]
 80108d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80108d2:	f8d8 0000 	ldr.w	r0, [r8]
 80108d6:	fb03 f300 	mul.w	r3, r3, r0
 80108da:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 80108de:	1a52      	subs	r2, r2, r1
 80108e0:	fba9 1303 	umull	r1, r3, r9, r3
 80108e4:	ebb2 1f93 	cmp.w	r2, r3, lsr #6
		{
			has_timeout = true;
 80108e8:	f04f 0301 	mov.w	r3, #1

	chRegSetThreadName("Timeout");

	for(;;) 
	{
		if (timeout_msec != 0 && chVTTimeElapsedSinceX(last_update_time) > MS2ST(timeout_msec)) 
 80108ec:	d908      	bls.n	8010900 <timeout_thread+0x50>
		{
			has_timeout = true;
 80108ee:	702b      	strb	r3, [r5, #0]
		else
		{
			has_timeout = false;
		}

		chThdSleepMilliseconds(10);
 80108f0:	2064      	movs	r0, #100	; 0x64
 80108f2:	f7fc faf5 	bl	800cee0 <chThdSleep>

	chRegSetThreadName("Timeout");

	for(;;) 
	{
		if (timeout_msec != 0 && chVTTimeElapsedSinceX(last_update_time) > MS2ST(timeout_msec)) 
 80108f6:	6822      	ldr	r2, [r4, #0]
 80108f8:	f242 7310 	movw	r3, #10000	; 0x2710
 80108fc:	2a00      	cmp	r2, #0
 80108fe:	d1e5      	bne.n	80108cc <timeout_thread+0x1c>
		{
			has_timeout = true;
		} 
		else
		{
			has_timeout = false;
 8010900:	702e      	strb	r6, [r5, #0]
 8010902:	e7f5      	b.n	80108f0 <timeout_thread+0x40>
 8010904:	20000c70 	.word	0x20000c70
 8010908:	20001cf8 	.word	0x20001cf8
 801090c:	08012a70 	.word	0x08012a70
 8010910:	20001cf4 	.word	0x20001cf4
 8010914:	20001cf0 	.word	0x20001cf0
 8010918:	10624dd3 	.word	0x10624dd3
 801091c:	00000000 	.word	0x00000000

08010920 <timeout_configure>:
static THD_WORKING_AREA(timeout_thread_wa, 512);
static THD_FUNCTION(timeout_thread, arg);


void timeout_configure(systime_t timeout) {
	timeout_msec = timeout;
 8010920:	4b01      	ldr	r3, [pc, #4]	; (8010928 <timeout_configure+0x8>)
 8010922:	6018      	str	r0, [r3, #0]
 8010924:	4770      	bx	lr
 8010926:	bf00      	nop
 8010928:	20001cf8 	.word	0x20001cf8
 801092c:	00000000 	.word	0x00000000

08010930 <timeout_reset>:
 8010930:	4a02      	ldr	r2, [pc, #8]	; (801093c <timeout_reset+0xc>)
}

void timeout_reset(void) {
	last_update_time = chVTGetSystemTimeX();
 8010932:	4b03      	ldr	r3, [pc, #12]	; (8010940 <timeout_reset+0x10>)
 8010934:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8010936:	601a      	str	r2, [r3, #0]
 8010938:	4770      	bx	lr
 801093a:	bf00      	nop
 801093c:	20000c70 	.word	0x20000c70
 8010940:	20001cf0 	.word	0x20001cf0
	...

08010950 <timeout_init>:
		chThdSleepMilliseconds(10);
	}

}

void timeout_init(void) {
 8010950:	b5f0      	push	{r4, r5, r6, r7, lr}
	timeout_msec = 1000;
 8010952:	490a      	ldr	r1, [pc, #40]	; (801097c <timeout_init+0x2c>)
	last_update_time = 0;
 8010954:	4e0a      	ldr	r6, [pc, #40]	; (8010980 <timeout_init+0x30>)
	has_timeout = false;
 8010956:	4d0b      	ldr	r5, [pc, #44]	; (8010984 <timeout_init+0x34>)

	chThdCreateStatic(timeout_thread_wa, sizeof(timeout_thread_wa), NORMALPRIO, timeout_thread, NULL);
 8010958:	4b0b      	ldr	r3, [pc, #44]	; (8010988 <timeout_init+0x38>)
 801095a:	480c      	ldr	r0, [pc, #48]	; (801098c <timeout_init+0x3c>)
		chThdSleepMilliseconds(10);
	}

}

void timeout_init(void) {
 801095c:	b083      	sub	sp, #12
	timeout_msec = 1000;
	last_update_time = 0;
 801095e:	2400      	movs	r4, #0
	}

}

void timeout_init(void) {
	timeout_msec = 1000;
 8010960:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
	last_update_time = 0;
	has_timeout = false;

	chThdCreateStatic(timeout_thread_wa, sizeof(timeout_thread_wa), NORMALPRIO, timeout_thread, NULL);
 8010964:	9400      	str	r4, [sp, #0]
 8010966:	2240      	movs	r2, #64	; 0x40
	}

}

void timeout_init(void) {
	timeout_msec = 1000;
 8010968:	600f      	str	r7, [r1, #0]
	last_update_time = 0;
	has_timeout = false;

	chThdCreateStatic(timeout_thread_wa, sizeof(timeout_thread_wa), NORMALPRIO, timeout_thread, NULL);
 801096a:	f44f 7166 	mov.w	r1, #920	; 0x398

}

void timeout_init(void) {
	timeout_msec = 1000;
	last_update_time = 0;
 801096e:	6034      	str	r4, [r6, #0]
	has_timeout = false;
 8010970:	702c      	strb	r4, [r5, #0]

	chThdCreateStatic(timeout_thread_wa, sizeof(timeout_thread_wa), NORMALPRIO, timeout_thread, NULL);
 8010972:	f7fc fa7d 	bl	800ce70 <chThdCreateStatic>
}
 8010976:	b003      	add	sp, #12
 8010978:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801097a:	bf00      	nop
 801097c:	20001cf8 	.word	0x20001cf8
 8010980:	20001cf0 	.word	0x20001cf0
 8010984:	20001cf4 	.word	0x20001cf4
 8010988:	080108b1 	.word	0x080108b1
 801098c:	20001958 	.word	0x20001958

08010990 <cancom_process_thread>:
 8010990:	4b0d      	ldr	r3, [pc, #52]	; (80109c8 <cancom_process_thread+0x38>)

static THD_FUNCTION(cancom_process_thread, arg) {
	(void)arg;

	chRegSetThreadName("Cancom process");
	process_tp = chThdGetSelfX();
 8010992:	4a0e      	ldr	r2, [pc, #56]	; (80109cc <cancom_process_thread+0x3c>)
 8010994:	699b      	ldr	r3, [r3, #24]
 8010996:	490e      	ldr	r1, [pc, #56]	; (80109d0 <cancom_process_thread+0x40>)
	}

	chEvtUnregister(&CANDx.rxfull_event, &el);
}

static THD_FUNCTION(cancom_process_thread, arg) {
 8010998:	b570      	push	{r4, r5, r6, lr}
 801099a:	4c0e      	ldr	r4, [pc, #56]	; (80109d4 <cancom_process_thread+0x44>)
 801099c:	4d0e      	ldr	r5, [pc, #56]	; (80109d8 <cancom_process_thread+0x48>)
 801099e:	6199      	str	r1, [r3, #24]
	(void)arg;

	chRegSetThreadName("Cancom process");
	process_tp = chThdGetSelfX();
 80109a0:	6013      	str	r3, [r2, #0]
			CANRxFrame rxmsg = rx_frames[rx_frame_read++];
		}

		if (rx_frame_read == RX_FRAMES_SIZE) 
		{
			rx_frame_read = 0;
 80109a2:	2600      	movs	r6, #0
	uint8_t crc_high;
	bool commands_send;

	for(;;)
	{
		chEvtWaitAny((eventmask_t) 1);
 80109a4:	2001      	movs	r0, #1
 80109a6:	f7fc fbeb 	bl	800d180 <chEvtWaitAny>

		while (rx_frame_read != rx_frame_write)
 80109aa:	6822      	ldr	r2, [r4, #0]
 80109ac:	6829      	ldr	r1, [r5, #0]
 80109ae:	4291      	cmp	r1, r2
 80109b0:	d005      	beq.n	80109be <cancom_process_thread+0x2e>
 80109b2:	1a8a      	subs	r2, r1, r2
 80109b4:	2300      	movs	r3, #0
 80109b6:	3301      	adds	r3, #1
 80109b8:	4293      	cmp	r3, r2
 80109ba:	d1fc      	bne.n	80109b6 <cancom_process_thread+0x26>
 80109bc:	6021      	str	r1, [r4, #0]
		{
			CANRxFrame rxmsg = rx_frames[rx_frame_read++];
		}

		if (rx_frame_read == RX_FRAMES_SIZE) 
 80109be:	2964      	cmp	r1, #100	; 0x64
		{
			rx_frame_read = 0;
 80109c0:	bf08      	it	eq
 80109c2:	6026      	streq	r6, [r4, #0]
 80109c4:	e7ee      	b.n	80109a4 <cancom_process_thread+0x14>
 80109c6:	bf00      	nop
 80109c8:	20000c70 	.word	0x20000c70
 80109cc:	200037e0 	.word	0x200037e0
 80109d0:	08012a90 	.word	0x08012a90
 80109d4:	20002e98 	.word	0x20002e98
 80109d8:	200037e4 	.word	0x200037e4
 80109dc:	00000000 	.word	0x00000000

080109e0 <cancom_status_thread>:

	}
}

static THD_FUNCTION(cancom_status_thread, arg) 
{
 80109e0:	b508      	push	{r3, lr}
 80109e2:	4b04      	ldr	r3, [pc, #16]	; (80109f4 <cancom_status_thread+0x14>)
 80109e4:	4a04      	ldr	r2, [pc, #16]	; (80109f8 <cancom_status_thread+0x18>)
 80109e6:	699b      	ldr	r3, [r3, #24]
 80109e8:	619a      	str	r2, [r3, #24]
	//	if (sleep_time == 0) {
	//		sleep_time = 1;
	//	}

	//	chThdSleep(sleep_time);
		chThdSleep(1000);
 80109ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80109ee:	f7fc fa77 	bl	800cee0 <chThdSleep>
 80109f2:	e7fa      	b.n	80109ea <cancom_status_thread+0xa>
 80109f4:	20000c70 	.word	0x20000c70
 80109f8:	08012aa0 	.word	0x08012aa0
 80109fc:	00000000 	.word	0x00000000

08010a00 <cancom_read_thread>:
	chThdCreateStatic(cancom_status_thread_wa, sizeof(cancom_status_thread_wa), NORMALPRIO,cancom_status_thread, NULL);
	chThdCreateStatic(cancom_process_thread_wa, sizeof(cancom_process_thread_wa), NORMALPRIO,cancom_process_thread, NULL);
}

static THD_FUNCTION(cancom_read_thread, arg)
{
 8010a00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010a02:	4e1f      	ldr	r6, [pc, #124]	; (8010a80 <cancom_read_thread+0x80>)
 8010a04:	4a1f      	ldr	r2, [pc, #124]	; (8010a84 <cancom_read_thread+0x84>)
 8010a06:	69b3      	ldr	r3, [r6, #24]
 */
static inline void chEvtRegisterMask(event_source_t *esp,
                                     event_listener_t *elp,
                                     eventmask_t events) {

  chEvtRegisterMaskWithFlags(esp, elp, events, (eventflags_t)-1);
 8010a08:	481f      	ldr	r0, [pc, #124]	; (8010a88 <cancom_read_thread+0x88>)
 8010a0a:	619a      	str	r2, [r3, #24]
 8010a0c:	b08b      	sub	sp, #44	; 0x2c
 8010a0e:	4669      	mov	r1, sp
 8010a10:	f04f 33ff 	mov.w	r3, #4294967295
 8010a14:	2201      	movs	r2, #1
 8010a16:	f7fc fb43 	bl	800d0a0 <chEvtRegisterMaskWithFlags>
 8010a1a:	4c1c      	ldr	r4, [pc, #112]	; (8010a8c <cancom_read_thread+0x8c>)
 *
 * @xclass
 */
static inline bool chThdShouldTerminateX(void) {

  return (bool)((chThdGetSelfX()->p_flags & CH_FLAG_TERMINATE) != (tmode_t)0);
 8010a1c:	69b3      	ldr	r3, [r6, #24]
	event_listener_t el;
	CANRxFrame rxmsg;

	chEvtRegister(&CANDx.rxfull_event, &el, 0);

	while(!chThdShouldTerminateX()) 
 8010a1e:	7f5b      	ldrb	r3, [r3, #29]
 8010a20:	f003 0304 	and.w	r3, r3, #4
 8010a24:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8010a28:	bb1b      	cbnz	r3, 8010a72 <cancom_read_thread+0x72>
	{
		if (chEvtWaitAnyTimeout(ALL_EVENTS, MS2ST(10)) == 0) 
 8010a2a:	2164      	movs	r1, #100	; 0x64
 8010a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8010a30:	f7fc fbc6 	bl	800d1c0 <chEvtWaitAnyTimeout>
 8010a34:	2800      	cmp	r0, #0
 8010a36:	d0f1      	beq.n	8010a1c <cancom_read_thread+0x1c>
		{
			continue;
		}

		msg_t result = canReceive(&CANDx, CAN_ANY_MAILBOX, &rxmsg, TIME_IMMEDIATE);
 8010a38:	aa05      	add	r2, sp, #20
 8010a3a:	462b      	mov	r3, r5
 8010a3c:	4629      	mov	r1, r5
 8010a3e:	4814      	ldr	r0, [pc, #80]	; (8010a90 <cancom_read_thread+0x90>)
 8010a40:	f7fc fe06 	bl	800d650 <canReceive>

		while (result == MSG_OK) 
 8010a44:	2800      	cmp	r0, #0
 8010a46:	d1e9      	bne.n	8010a1c <cancom_read_thread+0x1c>
 8010a48:	4f12      	ldr	r7, [pc, #72]	; (8010a94 <cancom_read_thread+0x94>)
		{
			rx_frames[rx_frame_write++] = rxmsg;
			if (rx_frame_write == RX_FRAMES_SIZE) 
			{
				rx_frame_write = 0;
 8010a4a:	4605      	mov	r5, r0

		msg_t result = canReceive(&CANDx, CAN_ANY_MAILBOX, &rxmsg, TIME_IMMEDIATE);

		while (result == MSG_OK) 
		{
			rx_frames[rx_frame_write++] = rxmsg;
 8010a4c:	6823      	ldr	r3, [r4, #0]
			if (rx_frame_write == RX_FRAMES_SIZE) 
			{
				rx_frame_write = 0;
			}

			chEvtSignal(process_tp, (eventmask_t) 1);
 8010a4e:	6838      	ldr	r0, [r7, #0]

		msg_t result = canReceive(&CANDx, CAN_ANY_MAILBOX, &rxmsg, TIME_IMMEDIATE);

		while (result == MSG_OK) 
		{
			rx_frames[rx_frame_write++] = rxmsg;
 8010a50:	3301      	adds	r3, #1
 8010a52:	2b64      	cmp	r3, #100	; 0x64
 8010a54:	bf08      	it	eq
 8010a56:	462b      	moveq	r3, r5
			if (rx_frame_write == RX_FRAMES_SIZE) 
			{
				rx_frame_write = 0;
			}

			chEvtSignal(process_tp, (eventmask_t) 1);
 8010a58:	2101      	movs	r1, #1

		msg_t result = canReceive(&CANDx, CAN_ANY_MAILBOX, &rxmsg, TIME_IMMEDIATE);

		while (result == MSG_OK) 
		{
			rx_frames[rx_frame_write++] = rxmsg;
 8010a5a:	6023      	str	r3, [r4, #0]
			if (rx_frame_write == RX_FRAMES_SIZE) 
			{
				rx_frame_write = 0;
			}

			chEvtSignal(process_tp, (eventmask_t) 1);
 8010a5c:	f7fc fb80 	bl	800d160 <chEvtSignal>
			result = canReceive(&CANDx, CAN_ANY_MAILBOX, &rxmsg, TIME_IMMEDIATE);
 8010a60:	2300      	movs	r3, #0
 8010a62:	4619      	mov	r1, r3
 8010a64:	aa05      	add	r2, sp, #20
 8010a66:	480a      	ldr	r0, [pc, #40]	; (8010a90 <cancom_read_thread+0x90>)
 8010a68:	f7fc fdf2 	bl	800d650 <canReceive>
			continue;
		}

		msg_t result = canReceive(&CANDx, CAN_ANY_MAILBOX, &rxmsg, TIME_IMMEDIATE);

		while (result == MSG_OK) 
 8010a6c:	2800      	cmp	r0, #0
 8010a6e:	d0ed      	beq.n	8010a4c <cancom_read_thread+0x4c>
 8010a70:	e7d4      	b.n	8010a1c <cancom_read_thread+0x1c>
			chEvtSignal(process_tp, (eventmask_t) 1);
			result = canReceive(&CANDx, CAN_ANY_MAILBOX, &rxmsg, TIME_IMMEDIATE);
		}
	}

	chEvtUnregister(&CANDx.rxfull_event, &el);
 8010a72:	4669      	mov	r1, sp
 8010a74:	4804      	ldr	r0, [pc, #16]	; (8010a88 <cancom_read_thread+0x88>)
 8010a76:	f7fc fb2b 	bl	800d0d0 <chEvtUnregister>
}
 8010a7a:	b00b      	add	sp, #44	; 0x2c
 8010a7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010a7e:	bf00      	nop
 8010a80:	20000c70 	.word	0x20000c70
 8010a84:	08012aac 	.word	0x08012aac
 8010a88:	20000f8c 	.word	0x20000f8c
 8010a8c:	200037e4 	.word	0x200037e4
 8010a90:	20000f74 	.word	0x20000f74
 8010a94:	200037e0 	.word	0x200037e0
	...

08010aa0 <comm_can_init>:
		

// Private functions
static void send_packet_wrapper(unsigned char *data, unsigned int len);

void comm_can_init(void) {
 8010aa0:	b530      	push	{r4, r5, lr}
	//for (int i = 0;i < CAN_STATUS_MSGS_TO_STORE;i++) {
	//	stat_msgs[i].id = -1;
	//}

	rx_frame_read = 0;
	rx_frame_write = 0;
 8010aa2:	4b1b      	ldr	r3, [pc, #108]	; (8010b10 <comm_can_init+0x70>)
void comm_can_init(void) {
	//for (int i = 0;i < CAN_STATUS_MSGS_TO_STORE;i++) {
	//	stat_msgs[i].id = -1;
	//}

	rx_frame_read = 0;
 8010aa4:	4a1b      	ldr	r2, [pc, #108]	; (8010b14 <comm_can_init+0x74>)
	rx_frame_write = 0;

	chMtxObjectInit(&can_mtx);

	palSetPadMode(GPIOB, 8,	PAL_MODE_ALTERNATE(GPIO_AF_CAN1) |PAL_STM32_OTYPE_PUSHPULL |	PAL_STM32_OSPEED_MID1);
 8010aa6:	4d1c      	ldr	r5, [pc, #112]	; (8010b18 <comm_can_init+0x78>)
	//}

	rx_frame_read = 0;
	rx_frame_write = 0;

	chMtxObjectInit(&can_mtx);
 8010aa8:	481c      	ldr	r0, [pc, #112]	; (8010b1c <comm_can_init+0x7c>)
		

// Private functions
static void send_packet_wrapper(unsigned char *data, unsigned int len);

void comm_can_init(void) {
 8010aaa:	b083      	sub	sp, #12
	//for (int i = 0;i < CAN_STATUS_MSGS_TO_STORE;i++) {
	//	stat_msgs[i].id = -1;
	//}

	rx_frame_read = 0;
 8010aac:	2400      	movs	r4, #0
	rx_frame_write = 0;
 8010aae:	601c      	str	r4, [r3, #0]
void comm_can_init(void) {
	//for (int i = 0;i < CAN_STATUS_MSGS_TO_STORE;i++) {
	//	stat_msgs[i].id = -1;
	//}

	rx_frame_read = 0;
 8010ab0:	6014      	str	r4, [r2, #0]
	rx_frame_write = 0;

	chMtxObjectInit(&can_mtx);
 8010ab2:	f7fc faed 	bl	800d090 <chMtxObjectInit>

	palSetPadMode(GPIOB, 8,	PAL_MODE_ALTERNATE(GPIO_AF_CAN1) |PAL_STM32_OTYPE_PUSHPULL |	PAL_STM32_OSPEED_MID1);
 8010ab6:	4628      	mov	r0, r5
 8010ab8:	f240 428a 	movw	r2, #1162	; 0x48a
 8010abc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010ac0:	f7fd ff56 	bl	800e970 <_pal_lld_setgroupmode>
	palSetPadMode(GPIOB, 9,	PAL_MODE_ALTERNATE(GPIO_AF_CAN1) |PAL_STM32_OTYPE_PUSHPULL |	PAL_STM32_OSPEED_MID1);
 8010ac4:	4628      	mov	r0, r5
 8010ac6:	f240 428a 	movw	r2, #1162	; 0x48a
 8010aca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010ace:	f7fd ff4f 	bl	800e970 <_pal_lld_setgroupmode>

	canStart(&CANDx, &cancfg);
 8010ad2:	4913      	ldr	r1, [pc, #76]	; (8010b20 <comm_can_init+0x80>)
 8010ad4:	4813      	ldr	r0, [pc, #76]	; (8010b24 <comm_can_init+0x84>)
 8010ad6:	f7fc fdab 	bl	800d630 <canStart>

	chThdCreateStatic(cancom_read_thread_wa, sizeof(cancom_read_thread_wa), NORMALPRIO + 1,cancom_read_thread, NULL);
 8010ada:	9400      	str	r4, [sp, #0]
 8010adc:	4b12      	ldr	r3, [pc, #72]	; (8010b28 <comm_can_init+0x88>)
 8010ade:	4813      	ldr	r0, [pc, #76]	; (8010b2c <comm_can_init+0x8c>)
 8010ae0:	2241      	movs	r2, #65	; 0x41
 8010ae2:	f44f 7166 	mov.w	r1, #920	; 0x398
 8010ae6:	f7fc f9c3 	bl	800ce70 <chThdCreateStatic>
	chThdCreateStatic(cancom_status_thread_wa, sizeof(cancom_status_thread_wa), NORMALPRIO,cancom_status_thread, NULL);
 8010aea:	9400      	str	r4, [sp, #0]
 8010aec:	4b10      	ldr	r3, [pc, #64]	; (8010b30 <comm_can_init+0x90>)
 8010aee:	4811      	ldr	r0, [pc, #68]	; (8010b34 <comm_can_init+0x94>)
 8010af0:	2240      	movs	r2, #64	; 0x40
 8010af2:	f44f 61b3 	mov.w	r1, #1432	; 0x598
 8010af6:	f7fc f9bb 	bl	800ce70 <chThdCreateStatic>
	chThdCreateStatic(cancom_process_thread_wa, sizeof(cancom_process_thread_wa), NORMALPRIO,cancom_process_thread, NULL);
 8010afa:	9400      	str	r4, [sp, #0]
 8010afc:	4b0e      	ldr	r3, [pc, #56]	; (8010b38 <comm_can_init+0x98>)
 8010afe:	480f      	ldr	r0, [pc, #60]	; (8010b3c <comm_can_init+0x9c>)
 8010b00:	2240      	movs	r2, #64	; 0x40
 8010b02:	f241 1198 	movw	r1, #4504	; 0x1198
 8010b06:	f7fc f9b3 	bl	800ce70 <chThdCreateStatic>
}
 8010b0a:	b003      	add	sp, #12
 8010b0c:	bd30      	pop	{r4, r5, pc}
 8010b0e:	bf00      	nop
 8010b10:	200037e4 	.word	0x200037e4
 8010b14:	20002e98 	.word	0x20002e98
 8010b18:	40020400 	.word	0x40020400
 8010b1c:	20003438 	.word	0x20003438
 8010b20:	08012a80 	.word	0x08012a80
 8010b24:	20000f74 	.word	0x20000f74
 8010b28:	08010a01 	.word	0x08010a01
 8010b2c:	20003448 	.word	0x20003448
 8010b30:	080109e1 	.word	0x080109e1
 8010b34:	20002ea0 	.word	0x20002ea0
 8010b38:	08010991 	.word	0x08010991
 8010b3c:	20001d00 	.word	0x20001d00

08010b40 <mavlink_thread>:
	chThdCreateStatic(mavlink_thread_wa, sizeof(mavlink_thread_wa),NORMALPRIO + 1, mavlink_thread, NULL);
}

 
static THD_FUNCTION(mavlink_thread, arg)
{
 8010b40:	b508      	push	{r3, lr}
 
	/* Thread activity.*/
	while (true)
	{
		/* Waiting for any event.*/
		eventmask_t evt = chEvtWaitAny(ALL_EVENTS);
 8010b42:	f04f 30ff 	mov.w	r0, #4294967295
 8010b46:	f7fc fb1b 	bl	800d180 <chEvtWaitAny>
 8010b4a:	e7fa      	b.n	8010b42 <mavlink_thread+0x2>
 8010b4c:	0000      	movs	r0, r0
	...

08010b50 <mavlink_uart_send>:
	msg->len = length;
	msg->sysid = system_id;
	msg->compid = component_id;
	// One sequence number per channel
	msg->seq = mavlink_get_channel_status(chan)->current_tx_seq;
	mavlink_get_channel_status(chan)->current_tx_seq = mavlink_get_channel_status(chan)->current_tx_seq+1;
 8010b50:	4a02      	ldr	r2, [pc, #8]	; (8010b5c <mavlink_uart_send+0xc>)
 8010b52:	7993      	ldrb	r3, [r2, #6]
 8010b54:	3301      	adds	r3, #1
 8010b56:	7193      	strb	r3, [r2, #6]

   //     buf,  len    

    //usb_uart_write(buf, len);
    //uart3_write(buf, len);
}
 8010b58:	4770      	bx	lr
 8010b5a:	bf00      	nop
 8010b5c:	20003d80 	.word	0x20003d80

08010b60 <mavlink_uart_recv>:
#endif
#endif

	int bufferIndex = 0;

	status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8010b60:	4b74      	ldr	r3, [pc, #464]	; (8010d34 <mavlink_uart_recv+0x1d4>)

	switch (status->parse_state)
 8010b62:	78da      	ldrb	r2, [r3, #3]
#endif
#endif

	int bufferIndex = 0;

	status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8010b64:	2100      	movs	r1, #0


bool mavlink_uart_recv( uint8_t ch )
{
 8010b66:	b4f0      	push	{r4, r5, r6, r7}
 8010b68:	7019      	strb	r1, [r3, #0]

	switch (status->parse_state)
 8010b6a:	2a0a      	cmp	r2, #10
 8010b6c:	d81c      	bhi.n	8010ba8 <mavlink_uart_recv+0x48>
 8010b6e:	e8df f002 	tbb	[pc, r2]
 8010b72:	4040      	.short	0x4040
 8010b74:	8472604c 	.word	0x8472604c
 8010b78:	22b19606 	.word	0x22b19606
 8010b7c:	22          	.byte	0x22
 8010b7d:	00          	.byte	0x00
			status->parse_error++;
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
			break;
	    }
#endif
		rxmsg->msgid = c;
 8010b7e:	496e      	ldr	r1, [pc, #440]	; (8010d38 <mavlink_uart_recv+0x1d8>)
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8010b80:	880c      	ldrh	r4, [r1, #0]
 8010b82:	71c8      	strb	r0, [r1, #7]
 8010b84:	4060      	eors	r0, r4
        tmp ^= (tmp<<4);
 8010b86:	ea80 1000 	eor.w	r0, r0, r0, lsl #4
 8010b8a:	b2c0      	uxtb	r0, r0
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8010b8c:	0902      	lsrs	r2, r0, #4
 8010b8e:	ea82 2214 	eor.w	r2, r2, r4, lsr #8
 8010b92:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
		mavlink_update_checksum(rxmsg, c);
		if (rxmsg->len == 0)
 8010b96:	78cd      	ldrb	r5, [r1, #3]
 8010b98:	ea82 00c0 	eor.w	r0, r2, r0, lsl #3
 8010b9c:	8008      	strh	r0, [r1, #0]
 8010b9e:	2d00      	cmp	r5, #0
 8010ba0:	f000 8095 	beq.w	8010cce <mavlink_uart_recv+0x16e>
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
		}
		else
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID;
 8010ba4:	2207      	movs	r2, #7
 8010ba6:	70da      	strb	r2, [r3, #3]
		break;
	}

	bufferIndex++;
	// If a message has been sucessfully decoded, check index
	if (status->msg_received == MAVLINK_FRAMING_OK)
 8010ba8:	2200      	movs	r2, #0
	r_mavlink_status->parse_state = status->parse_state;
	r_mavlink_status->packet_idx = status->packet_idx;
	r_mavlink_status->current_rx_seq = status->current_rx_seq+1;
	r_mavlink_status->packet_rx_success_count = status->packet_rx_success_count;
	r_mavlink_status->packet_rx_drop_count = status->parse_error;
	status->parse_error = 0;
 8010baa:	2100      	movs	r1, #0
 8010bac:	7099      	strb	r1, [r3, #2]
	bool ret = false;

	mavlink_message_t msg; //         static    .
	mavlink_status_t status; //      .

	if (mavlink_parse_char(MAVLINK_COMM_0, ch, &msg, &status) == MAVLINK_FRAMING_OK)
 8010bae:	f002 0001 	and.w	r0, r2, #1
		//}
		ret = true;
    }

	return ret;
}
 8010bb2:	bcf0      	pop	{r4, r5, r6, r7}
 8010bb4:	4770      	bx	lr
                _MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx] = (char)c;
		break;

	case MAVLINK_PARSE_STATE_GOT_CRC1:
	case MAVLINK_PARSE_STATE_GOT_BAD_CRC1:
		if (status->parse_state == MAVLINK_PARSE_STATE_GOT_BAD_CRC1 || c != (rxmsg->checksum >> 8)) {
 8010bb6:	2a0a      	cmp	r2, #10
 8010bb8:	495f      	ldr	r1, [pc, #380]	; (8010d38 <mavlink_uart_recv+0x1d8>)
 8010bba:	d004      	beq.n	8010bc6 <mavlink_uart_recv+0x66>
 8010bbc:	880a      	ldrh	r2, [r1, #0]
 8010bbe:	ebb0 2f12 	cmp.w	r0, r2, lsr #8
 8010bc2:	f000 80a2 	beq.w	8010d0a <mavlink_uart_recv+0x1aa>
			// got a bad CRC message
			status->msg_received = MAVLINK_FRAMING_BAD_CRC;
 8010bc6:	2202      	movs	r2, #2
 8010bc8:	701a      	strb	r2, [r3, #0]
		} else {
			// Successfully got message
			status->msg_received = MAVLINK_FRAMING_OK;
                }
                status->parse_state = MAVLINK_PARSE_STATE_IDLE;
                _MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx+1] = (char)c;
 8010bca:	791d      	ldrb	r5, [r3, #4]
			status->msg_received = MAVLINK_FRAMING_BAD_CRC;
		} else {
			// Successfully got message
			status->msg_received = MAVLINK_FRAMING_OK;
                }
                status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8010bcc:	4c59      	ldr	r4, [pc, #356]	; (8010d34 <mavlink_uart_recv+0x1d4>)
                _MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx+1] = (char)c;
 8010bce:	4f5a      	ldr	r7, [pc, #360]	; (8010d38 <mavlink_uart_recv+0x1d8>)
			status->msg_received = MAVLINK_FRAMING_BAD_CRC;
		} else {
			// Successfully got message
			status->msg_received = MAVLINK_FRAMING_OK;
                }
                status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8010bd0:	2601      	movs	r6, #1
                _MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx+1] = (char)c;
 8010bd2:	440d      	add	r5, r1
		break;
	}

	bufferIndex++;
	// If a message has been sucessfully decoded, check index
	if (status->msg_received == MAVLINK_FRAMING_OK)
 8010bd4:	42b2      	cmp	r2, r6
		} else {
			// Successfully got message
			status->msg_received = MAVLINK_FRAMING_OK;
                }
                status->parse_state = MAVLINK_PARSE_STATE_IDLE;
                _MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx+1] = (char)c;
 8010bd6:	7268      	strb	r0, [r5, #9]
			status->msg_received = MAVLINK_FRAMING_BAD_CRC;
		} else {
			// Successfully got message
			status->msg_received = MAVLINK_FRAMING_OK;
                }
                status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8010bd8:	70de      	strb	r6, [r3, #3]
		break;
	}

	bufferIndex++;
	// If a message has been sucessfully decoded, check index
	if (status->msg_received == MAVLINK_FRAMING_OK)
 8010bda:	f040 8099 	bne.w	8010d10 <mavlink_uart_recv+0x1b0>
		//	status->packet_rx_drop_count++;
		//               status->current_seq++;
		//}
		status->current_rx_seq = rxmsg->seq;
		// Initial condition: If no packet has been received so far, drop count is undefined
		if (status->packet_rx_success_count == 0) status->packet_rx_drop_count = 0;
 8010bde:	8921      	ldrh	r1, [r4, #8]
		//while(status->current_seq != rxmsg->seq)
		//{
		//	status->packet_rx_drop_count++;
		//               status->current_seq++;
		//}
		status->current_rx_seq = rxmsg->seq;
 8010be0:	7938      	ldrb	r0, [r7, #4]
 8010be2:	7160      	strb	r0, [r4, #5]
		// Initial condition: If no packet has been received so far, drop count is undefined
		if (status->packet_rx_success_count == 0) status->packet_rx_drop_count = 0;
 8010be4:	b901      	cbnz	r1, 8010be8 <mavlink_uart_recv+0x88>
 8010be6:	8161      	strh	r1, [r4, #10]
		// Count this packet as received
		status->packet_rx_success_count++;
 8010be8:	3101      	adds	r1, #1
	r_mavlink_status->parse_state = status->parse_state;
	r_mavlink_status->packet_idx = status->packet_idx;
	r_mavlink_status->current_rx_seq = status->current_rx_seq+1;
	r_mavlink_status->packet_rx_success_count = status->packet_rx_success_count;
	r_mavlink_status->packet_rx_drop_count = status->parse_error;
	status->parse_error = 0;
 8010bea:	2000      	movs	r0, #0
		//}
		status->current_rx_seq = rxmsg->seq;
		// Initial condition: If no packet has been received so far, drop count is undefined
		if (status->packet_rx_success_count == 0) status->packet_rx_drop_count = 0;
		// Count this packet as received
		status->packet_rx_success_count++;
 8010bec:	8119      	strh	r1, [r3, #8]
	r_mavlink_status->parse_state = status->parse_state;
	r_mavlink_status->packet_idx = status->packet_idx;
	r_mavlink_status->current_rx_seq = status->current_rx_seq+1;
	r_mavlink_status->packet_rx_success_count = status->packet_rx_success_count;
	r_mavlink_status->packet_rx_drop_count = status->parse_error;
	status->parse_error = 0;
 8010bee:	7098      	strb	r0, [r3, #2]
 8010bf0:	e7dd      	b.n	8010bae <mavlink_uart_recv+0x4e>

	switch (status->parse_state)
	{
	case MAVLINK_PARSE_STATE_UNINIT:
	case MAVLINK_PARSE_STATE_IDLE:
		if (c == MAVLINK_STX)
 8010bf2:	28fe      	cmp	r0, #254	; 0xfe
 8010bf4:	d1d8      	bne.n	8010ba8 <mavlink_uart_recv+0x48>
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
			rxmsg->len = 0;
 8010bf6:	4a50      	ldr	r2, [pc, #320]	; (8010d38 <mavlink_uart_recv+0x1d8>)
 8010bf8:	2500      	movs	r5, #0
 *
 * @param crcAccum the 16 bit X.25 CRC
 */
static inline void crc_init(uint16_t* crcAccum)
{
        *crcAccum = X25_INIT_CRC;
 8010bfa:	f64f 74ff 	movw	r4, #65535	; 0xffff
	{
	case MAVLINK_PARSE_STATE_UNINIT:
	case MAVLINK_PARSE_STATE_IDLE:
		if (c == MAVLINK_STX)
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 8010bfe:	2102      	movs	r1, #2
			rxmsg->len = 0;
			rxmsg->magic = c;
 8010c00:	7090      	strb	r0, [r2, #2]
	case MAVLINK_PARSE_STATE_UNINIT:
	case MAVLINK_PARSE_STATE_IDLE:
		if (c == MAVLINK_STX)
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
			rxmsg->len = 0;
 8010c02:	70d5      	strb	r5, [r2, #3]
 8010c04:	8014      	strh	r4, [r2, #0]
	{
	case MAVLINK_PARSE_STATE_UNINIT:
	case MAVLINK_PARSE_STATE_IDLE:
		if (c == MAVLINK_STX)
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 8010c06:	70d9      	strb	r1, [r3, #3]
 8010c08:	e7ce      	b.n	8010ba8 <mavlink_uart_recv+0x48>
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
		}
		else
		{
			// NOT counting STX, LENGTH, SEQ, SYSID, COMPID, MSGID, CRC1 and CRC2
			rxmsg->len = c;
 8010c0a:	494b      	ldr	r1, [pc, #300]	; (8010d38 <mavlink_uart_recv+0x1d8>)
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8010c0c:	880c      	ldrh	r4, [r1, #0]
 8010c0e:	70c8      	strb	r0, [r1, #3]
 8010c10:	4060      	eors	r0, r4
        tmp ^= (tmp<<4);
 8010c12:	ea80 1000 	eor.w	r0, r0, r0, lsl #4
 8010c16:	b2c0      	uxtb	r0, r0
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8010c18:	0902      	lsrs	r2, r0, #4
 8010c1a:	ea82 2214 	eor.w	r2, r2, r4, lsr #8
 8010c1e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8010c22:	ea82 00c0 	eor.w	r0, r2, r0, lsl #3
			status->packet_idx = 0;
 8010c26:	2400      	movs	r4, #0
			mavlink_update_checksum(rxmsg, c);
			status->parse_state = MAVLINK_PARSE_STATE_GOT_LENGTH;
 8010c28:	2204      	movs	r2, #4
 8010c2a:	8008      	strh	r0, [r1, #0]
		}
		else
		{
			// NOT counting STX, LENGTH, SEQ, SYSID, COMPID, MSGID, CRC1 and CRC2
			rxmsg->len = c;
			status->packet_idx = 0;
 8010c2c:	711c      	strb	r4, [r3, #4]
			mavlink_update_checksum(rxmsg, c);
			status->parse_state = MAVLINK_PARSE_STATE_GOT_LENGTH;
 8010c2e:	70da      	strb	r2, [r3, #3]
 8010c30:	e7ba      	b.n	8010ba8 <mavlink_uart_recv+0x48>
		mavlink_update_checksum(rxmsg, c);
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SEQ;
		break;

	case MAVLINK_PARSE_STATE_GOT_SEQ:
		rxmsg->sysid = c;
 8010c32:	4941      	ldr	r1, [pc, #260]	; (8010d38 <mavlink_uart_recv+0x1d8>)
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8010c34:	880c      	ldrh	r4, [r1, #0]
 8010c36:	7148      	strb	r0, [r1, #5]
 8010c38:	4060      	eors	r0, r4
        tmp ^= (tmp<<4);
 8010c3a:	ea80 1000 	eor.w	r0, r0, r0, lsl #4
 8010c3e:	b2c0      	uxtb	r0, r0
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8010c40:	0902      	lsrs	r2, r0, #4
 8010c42:	ea82 2214 	eor.w	r2, r2, r4, lsr #8
 8010c46:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8010c4a:	ea82 00c0 	eor.w	r0, r2, r0, lsl #3
		mavlink_update_checksum(rxmsg, c);
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SYSID;
 8010c4e:	2205      	movs	r2, #5
 8010c50:	8008      	strh	r0, [r1, #0]
 8010c52:	70da      	strb	r2, [r3, #3]
 8010c54:	e7a8      	b.n	8010ba8 <mavlink_uart_recv+0x48>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_LENGTH;
		}
		break;

	case MAVLINK_PARSE_STATE_GOT_LENGTH:
		rxmsg->seq = c;
 8010c56:	4938      	ldr	r1, [pc, #224]	; (8010d38 <mavlink_uart_recv+0x1d8>)
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8010c58:	880c      	ldrh	r4, [r1, #0]
 8010c5a:	7108      	strb	r0, [r1, #4]
 8010c5c:	4060      	eors	r0, r4
        tmp ^= (tmp<<4);
 8010c5e:	ea80 1000 	eor.w	r0, r0, r0, lsl #4
 8010c62:	b2c0      	uxtb	r0, r0
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8010c64:	0902      	lsrs	r2, r0, #4
 8010c66:	ea82 2214 	eor.w	r2, r2, r4, lsr #8
 8010c6a:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8010c6e:	ea82 00c0 	eor.w	r0, r2, r0, lsl #3
		mavlink_update_checksum(rxmsg, c);
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SEQ;
 8010c72:	2203      	movs	r2, #3
 8010c74:	8008      	strh	r0, [r1, #0]
 8010c76:	70da      	strb	r2, [r3, #3]
 8010c78:	e796      	b.n	8010ba8 <mavlink_uart_recv+0x48>
		mavlink_update_checksum(rxmsg, c);
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SYSID;
		break;

	case MAVLINK_PARSE_STATE_GOT_SYSID:
		rxmsg->compid = c;
 8010c7a:	492f      	ldr	r1, [pc, #188]	; (8010d38 <mavlink_uart_recv+0x1d8>)
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8010c7c:	880c      	ldrh	r4, [r1, #0]
 8010c7e:	7188      	strb	r0, [r1, #6]
 8010c80:	4060      	eors	r0, r4
        tmp ^= (tmp<<4);
 8010c82:	ea80 1000 	eor.w	r0, r0, r0, lsl #4
 8010c86:	b2c0      	uxtb	r0, r0
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8010c88:	0902      	lsrs	r2, r0, #4
 8010c8a:	ea82 2214 	eor.w	r2, r2, r4, lsr #8
 8010c8e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8010c92:	ea82 00c0 	eor.w	r0, r2, r0, lsl #3
		mavlink_update_checksum(rxmsg, c);
		status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPID;
 8010c96:	2206      	movs	r2, #6
 8010c98:	8008      	strh	r0, [r1, #0]
 8010c9a:	70da      	strb	r2, [r3, #3]
 8010c9c:	e784      	b.n	8010ba8 <mavlink_uart_recv+0x48>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID;
		}
		break;

	case MAVLINK_PARSE_STATE_GOT_MSGID:
		_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx++] = (char)c;
 8010c9e:	4c26      	ldr	r4, [pc, #152]	; (8010d38 <mavlink_uart_recv+0x1d8>)
 8010ca0:	791a      	ldrb	r2, [r3, #4]
 8010ca2:	18a1      	adds	r1, r4, r2
 8010ca4:	3201      	adds	r2, #1
 8010ca6:	7208      	strb	r0, [r1, #8]
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8010ca8:	8825      	ldrh	r5, [r4, #0]
		mavlink_update_checksum(rxmsg, c);
		if (status->packet_idx == rxmsg->len)
 8010caa:	78e6      	ldrb	r6, [r4, #3]
 8010cac:	4068      	eors	r0, r5
        tmp ^= (tmp<<4);
 8010cae:	ea80 1000 	eor.w	r0, r0, r0, lsl #4
 8010cb2:	b2c0      	uxtb	r0, r0
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8010cb4:	0901      	lsrs	r1, r0, #4
 8010cb6:	ea81 2115 	eor.w	r1, r1, r5, lsr #8
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID;
		}
		break;

	case MAVLINK_PARSE_STATE_GOT_MSGID:
		_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx++] = (char)c;
 8010cba:	b2d2      	uxtb	r2, r2
 8010cbc:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8010cc0:	ea81 00c0 	eor.w	r0, r1, r0, lsl #3
		mavlink_update_checksum(rxmsg, c);
		if (status->packet_idx == rxmsg->len)
 8010cc4:	4296      	cmp	r6, r2
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID;
		}
		break;

	case MAVLINK_PARSE_STATE_GOT_MSGID:
		_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx++] = (char)c;
 8010cc6:	711a      	strb	r2, [r3, #4]
 8010cc8:	8020      	strh	r0, [r4, #0]
		mavlink_update_checksum(rxmsg, c);
		if (status->packet_idx == rxmsg->len)
 8010cca:	f47f af6d 	bne.w	8010ba8 <mavlink_uart_recv+0x48>
#endif
		rxmsg->msgid = c;
		mavlink_update_checksum(rxmsg, c);
		if (rxmsg->len == 0)
		{
			status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 8010cce:	2208      	movs	r2, #8
 8010cd0:	70da      	strb	r2, [r3, #3]
 8010cd2:	e769      	b.n	8010ba8 <mavlink_uart_recv+0x48>
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8010cd4:	4918      	ldr	r1, [pc, #96]	; (8010d38 <mavlink_uart_recv+0x1d8>)
		}
		break;

	case MAVLINK_PARSE_STATE_GOT_PAYLOAD:
#if MAVLINK_CRC_EXTRA
		mavlink_update_checksum(rxmsg, MAVLINK_MESSAGE_CRC(rxmsg->msgid));
 8010cd6:	4c19      	ldr	r4, [pc, #100]	; (8010d3c <mavlink_uart_recv+0x1dc>)
 8010cd8:	79ca      	ldrb	r2, [r1, #7]
 8010cda:	880d      	ldrh	r5, [r1, #0]
 8010cdc:	5ca2      	ldrb	r2, [r4, r2]
 8010cde:	406a      	eors	r2, r5
        tmp ^= (tmp<<4);
 8010ce0:	ea82 1202 	eor.w	r2, r2, r2, lsl #4
 8010ce4:	b2d2      	uxtb	r2, r2
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8010ce6:	0914      	lsrs	r4, r2, #4
 8010ce8:	ea84 2415 	eor.w	r4, r4, r5, lsr #8
 8010cec:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
 8010cf0:	ea84 02c2 	eor.w	r2, r4, r2, lsl #3
#endif
		if (c != (rxmsg->checksum & 0xFF)) {
 8010cf4:	b2d4      	uxtb	r4, r2
 8010cf6:	42a0      	cmp	r0, r4
 8010cf8:	800a      	strh	r2, [r1, #0]
			status->parse_state = MAVLINK_PARSE_STATE_GOT_BAD_CRC1;
 8010cfa:	bf14      	ite	ne
 8010cfc:	220a      	movne	r2, #10
		} else {
			status->parse_state = MAVLINK_PARSE_STATE_GOT_CRC1;
 8010cfe:	2209      	moveq	r2, #9
 8010d00:	70da      	strb	r2, [r3, #3]
		}
                _MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx] = (char)c;
 8010d02:	791a      	ldrb	r2, [r3, #4]
 8010d04:	4411      	add	r1, r2
 8010d06:	7208      	strb	r0, [r1, #8]
 8010d08:	e74e      	b.n	8010ba8 <mavlink_uart_recv+0x48>
		if (status->parse_state == MAVLINK_PARSE_STATE_GOT_BAD_CRC1 || c != (rxmsg->checksum >> 8)) {
			// got a bad CRC message
			status->msg_received = MAVLINK_FRAMING_BAD_CRC;
		} else {
			// Successfully got message
			status->msg_received = MAVLINK_FRAMING_OK;
 8010d0a:	2201      	movs	r2, #1
 8010d0c:	701a      	strb	r2, [r3, #0]
 8010d0e:	e75c      	b.n	8010bca <mavlink_uart_recv+0x6a>
	r_mavlink_status->current_rx_seq = status->current_rx_seq+1;
	r_mavlink_status->packet_rx_success_count = status->packet_rx_success_count;
	r_mavlink_status->packet_rx_drop_count = status->parse_error;
	status->parse_error = 0;

	if (status->msg_received == MAVLINK_FRAMING_BAD_CRC) {
 8010d10:	2a02      	cmp	r2, #2
 8010d12:	f47f af4a 	bne.w	8010baa <mavlink_uart_recv+0x4a>
    if (msg_received == MAVLINK_FRAMING_BAD_CRC) {
	    // we got a bad CRC. Treat as a parse failure
	    mavlink_message_t* rxmsg = mavlink_get_channel_buffer(chan);
	    mavlink_status_t* status = mavlink_get_channel_status(chan);
	    status->parse_error++;
	    status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8010d16:	2500      	movs	r5, #0
	    status->parse_state = MAVLINK_PARSE_STATE_IDLE;
	    if (c == MAVLINK_STX)
 8010d18:	28fe      	cmp	r0, #254	; 0xfe
    uint8_t msg_received = mavlink_frame_char(chan, c, r_message, r_mavlink_status);
    if (msg_received == MAVLINK_FRAMING_BAD_CRC) {
	    // we got a bad CRC. Treat as a parse failure
	    mavlink_message_t* rxmsg = mavlink_get_channel_buffer(chan);
	    mavlink_status_t* status = mavlink_get_channel_status(chan);
	    status->parse_error++;
 8010d1a:	709e      	strb	r6, [r3, #2]
	    status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8010d1c:	701d      	strb	r5, [r3, #0]
	    status->parse_state = MAVLINK_PARSE_STATE_IDLE;
	    if (c == MAVLINK_STX)
 8010d1e:	d003      	beq.n	8010d28 <mavlink_uart_recv+0x1c8>
	    // we got a bad CRC. Treat as a parse failure
	    mavlink_message_t* rxmsg = mavlink_get_channel_buffer(chan);
	    mavlink_status_t* status = mavlink_get_channel_status(chan);
	    status->parse_error++;
	    status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
	    status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8010d20:	70e6      	strb	r6, [r4, #3]
}


bool mavlink_uart_recv( uint8_t ch )
{
	bool ret = false;
 8010d22:	2000      	movs	r0, #0
		//}
		ret = true;
    }

	return ret;
}
 8010d24:	bcf0      	pop	{r4, r5, r6, r7}
 8010d26:	4770      	bx	lr
 *
 * @param crcAccum the 16 bit X.25 CRC
 */
static inline void crc_init(uint16_t* crcAccum)
{
        *crcAccum = X25_INIT_CRC;
 8010d28:	f64f 73ff 	movw	r3, #65535	; 0xffff
	    if (c == MAVLINK_STX)
	    {
		    status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 8010d2c:	70e2      	strb	r2, [r4, #3]
		    rxmsg->len = 0;
 8010d2e:	70cd      	strb	r5, [r1, #3]
 8010d30:	800b      	strh	r3, [r1, #0]
 8010d32:	e7f6      	b.n	8010d22 <mavlink_uart_recv+0x1c2>
 8010d34:	20003d80 	.word	0x20003d80
 8010d38:	20003fd0 	.word	0x20003fd0
 8010d3c:	08012ab0 	.word	0x08012ab0

08010d40 <mavlink_uart_thread>:



static THD_FUNCTION(mavlink_uart_thread, arg)
{
 8010d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d42:	4b12      	ldr	r3, [pc, #72]	; (8010d8c <mavlink_uart_thread+0x4c>)
 8010d44:	4a12      	ldr	r2, [pc, #72]	; (8010d90 <mavlink_uart_thread+0x50>)
 8010d46:	699b      	ldr	r3, [r3, #24]
 8010d48:	4c12      	ldr	r4, [pc, #72]	; (8010d94 <mavlink_uart_thread+0x54>)
 8010d4a:	4f13      	ldr	r7, [pc, #76]	; (8010d98 <mavlink_uart_thread+0x58>)
 8010d4c:	619a      	str	r2, [r3, #24]
 8010d4e:	2620      	movs	r6, #32
 8010d50:	2500      	movs	r5, #0

	for(;;)
	{
		//chThdSleepMilliseconds(1);

		Ch = Uart3_getch();
 8010d52:	f7ff fd15 	bl	8010780 <Uart3_getch>
		if( mavlink_uart_recv( Ch ) )
 8010d56:	f7ff ff03 	bl	8010b60 <mavlink_uart_recv>
 8010d5a:	b938      	cbnz	r0, 8010d6c <mavlink_uart_thread+0x2c>

			mavlink_events |= EVT_UART_RX;

		}

		if (mavlink_events) 
 8010d5c:	6823      	ldr	r3, [r4, #0]
 8010d5e:	b963      	cbnz	r3, 8010d7a <mavlink_uart_thread+0x3a>

	for(;;)
	{
		//chThdSleepMilliseconds(1);

		Ch = Uart3_getch();
 8010d60:	f7ff fd0e 	bl	8010780 <Uart3_getch>
		if( mavlink_uart_recv( Ch ) )
 8010d64:	f7ff fefc 	bl	8010b60 <mavlink_uart_recv>
 8010d68:	2800      	cmp	r0, #0
 8010d6a:	d0f7      	beq.n	8010d5c <mavlink_uart_thread+0x1c>
		{
			mavlink_uart_send( 1 );
 8010d6c:	2001      	movs	r0, #1
 8010d6e:	f7ff feef 	bl	8010b50 <mavlink_uart_send>

			mavlink_events |= EVT_UART_RX;
 8010d72:	6823      	ldr	r3, [r4, #0]
 8010d74:	f043 0301 	orr.w	r3, r3, #1
 8010d78:	6023      	str	r3, [r4, #0]
 8010d7a:	f386 8811 	msr	BASEPRI, r6
		}

		if (mavlink_events) 
		{
		    chSysLockFromISR();
		    chEvtSignalI(pMavlinkThread, mavlink_events);
 8010d7e:	6821      	ldr	r1, [r4, #0]
 8010d80:	6838      	ldr	r0, [r7, #0]
 8010d82:	f7fc f9bd 	bl	800d100 <chEvtSignalI>
 8010d86:	f385 8811 	msr	BASEPRI, r5
 8010d8a:	e7e2      	b.n	8010d52 <mavlink_uart_thread+0x12>
 8010d8c:	20000c70 	.word	0x20000c70
 8010d90:	08012bb0 	.word	0x08012bb0
 8010d94:	20003db0 	.word	0x20003db0
 8010d98:	20004410 	.word	0x20004410
 8010d9c:	00000000 	.word	0x00000000

08010da0 <mavlink_proc_configure>:


void mavlink_proc_configure(void)
{

	mavlink_events=0;
 8010da0:	4b01      	ldr	r3, [pc, #4]	; (8010da8 <mavlink_proc_configure+0x8>)
 8010da2:	2200      	movs	r2, #0
 8010da4:	601a      	str	r2, [r3, #0]
 8010da6:	4770      	bx	lr
 8010da8:	20003db0 	.word	0x20003db0
 8010dac:	00000000 	.word	0x00000000

08010db0 <mavlink_proc_start>:
}

void mavlink_proc_start(void) 
{
 8010db0:	b510      	push	{r4, lr}
 8010db2:	b082      	sub	sp, #8
	chThdCreateStatic(mavlink_uart_thread_wa, sizeof(mavlink_uart_thread_wa), NORMALPRIO, mavlink_uart_thread, NULL);
 8010db4:	2400      	movs	r4, #0
 8010db6:	9400      	str	r4, [sp, #0]
 8010db8:	4b08      	ldr	r3, [pc, #32]	; (8010ddc <mavlink_proc_start+0x2c>)
 8010dba:	4809      	ldr	r0, [pc, #36]	; (8010de0 <mavlink_proc_start+0x30>)
 8010dbc:	2240      	movs	r2, #64	; 0x40
 8010dbe:	f44f 61b3 	mov.w	r1, #1432	; 0x598
 8010dc2:	f7fc f855 	bl	800ce70 <chThdCreateStatic>


	//Uart3_printf(&SD3, (uint8_t *)"mavlink_proc_start.....\r\n");  //170530  
	chThdCreateStatic(mavlink_thread_wa, sizeof(mavlink_thread_wa),NORMALPRIO + 1, mavlink_thread, NULL);
 8010dc6:	9400      	str	r4, [sp, #0]
 8010dc8:	4b06      	ldr	r3, [pc, #24]	; (8010de4 <mavlink_proc_start+0x34>)
 8010dca:	4807      	ldr	r0, [pc, #28]	; (8010de8 <mavlink_proc_start+0x38>)
 8010dcc:	2241      	movs	r2, #65	; 0x41
 8010dce:	f44f 7106 	mov.w	r1, #536	; 0x218
 8010dd2:	f7fc f84d 	bl	800ce70 <chThdCreateStatic>
}
 8010dd6:	b002      	add	sp, #8
 8010dd8:	bd10      	pop	{r4, pc}
 8010dda:	bf00      	nop
 8010ddc:	08010d41 	.word	0x08010d41
 8010de0:	200037e8 	.word	0x200037e8
 8010de4:	08010b41 	.word	0x08010b41
 8010de8:	20003db8 	.word	0x20003db8
 8010dec:	00000000 	.word	0x00000000

08010df0 <app_init>:

// Private variables
app_use app_to_use = APP_PPM;

void app_init(void)
{
 8010df0:	b508      	push	{r3, lr}
	//Uart3_printf(&SD3, (uint8_t *)"app_init.....\r\n");
	switch (app_to_use)
 8010df2:	4b0a      	ldr	r3, [pc, #40]	; (8010e1c <app_init+0x2c>)
 8010df4:	781b      	ldrb	r3, [r3, #0]
 8010df6:	2b01      	cmp	r3, #1
 8010df8:	d00a      	beq.n	8010e10 <app_init+0x20>
 8010dfa:	2b02      	cmp	r3, #2
 8010dfc:	d107      	bne.n	8010e0e <app_init+0x1e>
			app_ppm_configure();
			app_ppm_start();
			break;

		case APP_MAVLINK:
			Uart3_print_init();
 8010dfe:	f7ff fc9f 	bl	8010740 <Uart3_print_init>
			//Uart3_printf(&SD3, (uint8_t *)"oroca_bldc\r\n");//170530	

			mavlink_proc_configure();
 8010e02:	f7ff ffcd 	bl	8010da0 <mavlink_proc_configure>
			break;

		default:
			break;
	}
}
 8010e06:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		case APP_MAVLINK:
			Uart3_print_init();
			//Uart3_printf(&SD3, (uint8_t *)"oroca_bldc\r\n");//170530	

			mavlink_proc_configure();
			mavlink_proc_start(); 
 8010e0a:	f7ff bfd1 	b.w	8010db0 <mavlink_proc_start>
 8010e0e:	bd08      	pop	{r3, pc}
{
	//Uart3_printf(&SD3, (uint8_t *)"app_init.....\r\n");
	switch (app_to_use)
	{
		case APP_PPM:
			app_ppm_configure();
 8010e10:	f000 f876 	bl	8010f00 <app_ppm_configure>
			break;

		default:
			break;
	}
}
 8010e14:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	//Uart3_printf(&SD3, (uint8_t *)"app_init.....\r\n");
	switch (app_to_use)
	{
		case APP_PPM:
			app_ppm_configure();
			app_ppm_start();
 8010e18:	f000 b89a 	b.w	8010f50 <app_ppm_start>
 8010e1c:	2000083c 	.word	0x2000083c

08010e20 <ppm_thread>:
	chEvtSignalI(ppm_tp, (eventmask_t) 1);
	chSysUnlockFromISR();
}

static THD_FUNCTION(ppm_thread, arg)
{
 8010e20:	b510      	push	{r4, lr}
 8010e22:	4b11      	ldr	r3, [pc, #68]	; (8010e68 <ppm_thread+0x48>)
	(void)arg;

	

	chRegSetThreadName("APP_PPM");
	ppm_tp = chThdGetSelfX();
 8010e24:	4a11      	ldr	r2, [pc, #68]	; (8010e6c <ppm_thread+0x4c>)
 8010e26:	699b      	ldr	r3, [r3, #24]
 8010e28:	4911      	ldr	r1, [pc, #68]	; (8010e70 <ppm_thread+0x50>)
 8010e2a:	4c12      	ldr	r4, [pc, #72]	; (8010e74 <ppm_thread+0x54>)
	chEvtSignalI(ppm_tp, (eventmask_t) 1);
	chSysUnlockFromISR();
}

static THD_FUNCTION(ppm_thread, arg)
{
 8010e2c:	ed2d 8b02 	vpush	{d8}

	chRegSetThreadName("APP_PPM");
	ppm_tp = chThdGetSelfX();

	//servodec_set_pulse_options(config.pulse_start, config.pulse_end, config.median_filter);
	servodec_set_pulse_options(1.0f, 2.0f, false);
 8010e30:	2000      	movs	r0, #0
 8010e32:	6199      	str	r1, [r3, #24]
 8010e34:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8010e38:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
	(void)arg;

	

	chRegSetThreadName("APP_PPM");
	ppm_tp = chThdGetSelfX();
 8010e3c:	6013      	str	r3, [r2, #0]

	//servodec_set_pulse_options(config.pulse_start, config.pulse_end, config.median_filter);
	servodec_set_pulse_options(1.0f, 2.0f, false);
 8010e3e:	f7ff fc5f 	bl	8010700 <servodec_set_pulse_options>
	servodec_init(servodec_func);
 8010e42:	480d      	ldr	r0, [pc, #52]	; (8010e78 <ppm_thread+0x58>)
		float servo_val = servodec_get_servo(0);


//		Uart3_printf(&SD3, (uint8_t *)"servo : %f\r\n",(float)servo_val);    //170530  

		CtrlParm.qVelRef=servo_val/100.0f;
 8010e44:	ed9f 8a0d 	vldr	s16, [pc, #52]	; 8010e7c <ppm_thread+0x5c>
	chRegSetThreadName("APP_PPM");
	ppm_tp = chThdGetSelfX();

	//servodec_set_pulse_options(config.pulse_start, config.pulse_end, config.median_filter);
	servodec_set_pulse_options(1.0f, 2.0f, false);
	servodec_init(servodec_func);
 8010e48:	f7ff fc32 	bl	80106b0 <servodec_init>
	is_running = true;
 8010e4c:	4b0c      	ldr	r3, [pc, #48]	; (8010e80 <ppm_thread+0x60>)
 8010e4e:	2201      	movs	r2, #1
 8010e50:	701a      	strb	r2, [r3, #0]

	for(;;) {

		chEvtWaitAny((eventmask_t) 1);
 8010e52:	2001      	movs	r0, #1
 8010e54:	f7fc f994 	bl	800d180 <chEvtWaitAny>
		//{
		//	pulses_without_power = 0;
		//	continue;
		//}

		float servo_val = servodec_get_servo(0);
 8010e58:	2000      	movs	r0, #0
 8010e5a:	f7ff fc61 	bl	8010720 <servodec_get_servo>


//		Uart3_printf(&SD3, (uint8_t *)"servo : %f\r\n",(float)servo_val);    //170530  

		CtrlParm.qVelRef=servo_val/100.0f;
 8010e5e:	ee80 0a08 	vdiv.f32	s0, s0, s16
 8010e62:	ed84 0a00 	vstr	s0, [r4]
 8010e66:	e7f4      	b.n	8010e52 <ppm_thread+0x32>
 8010e68:	20000c70 	.word	0x20000c70
 8010e6c:	20004418 	.word	0x20004418
 8010e70:	08012bd0 	.word	0x08012bd0
 8010e74:	200018d4 	.word	0x200018d4
 8010e78:	08010e91 	.word	0x08010e91
 8010e7c:	42c80000 	.word	0x42c80000
 8010e80:	20004414 	.word	0x20004414
	...

08010e90 <servodec_func>:
	chSysLock();
	chVTSetI(&vt, MS2ST(1), update, NULL);
	chSysUnlock();
}

static void servodec_func(void) {
 8010e90:	b508      	push	{r3, lr}
 8010e92:	2320      	movs	r3, #32
 8010e94:	f383 8811 	msr	BASEPRI, r3
	chSysLockFromISR();
	timeout_reset();
 8010e98:	f7ff fd4a 	bl	8010930 <timeout_reset>

	chEvtSignalI(ppm_tp, (eventmask_t) 1);
 8010e9c:	4b04      	ldr	r3, [pc, #16]	; (8010eb0 <servodec_func+0x20>)
 8010e9e:	2101      	movs	r1, #1
 8010ea0:	6818      	ldr	r0, [r3, #0]
 8010ea2:	f7fc f92d 	bl	800d100 <chEvtSignalI>
 8010ea6:	2300      	movs	r3, #0
 8010ea8:	f383 8811 	msr	BASEPRI, r3
 8010eac:	bd08      	pop	{r3, pc}
 8010eae:	bf00      	nop
 8010eb0:	20004418 	.word	0x20004418
	...

08010ec0 <update>:
	chSysUnlockFromISR();
}


static void update(void *p) {
 8010ec0:	b510      	push	{r4, lr}
 8010ec2:	2320      	movs	r3, #32
 8010ec4:	4604      	mov	r4, r0
 8010ec6:	f383 8811 	msr	BASEPRI, r3
 8010eca:	480a      	ldr	r0, [pc, #40]	; (8010ef4 <update+0x34>)
 *
 * @iclass
 */
static inline void chVTResetI(virtual_timer_t *vtp) {

  if (chVTIsArmedI(vtp)) {
 8010ecc:	68c3      	ldr	r3, [r0, #12]
 8010ece:	b10b      	cbz	r3, 8010ed4 <update+0x14>
    chVTDoResetI(vtp);
 8010ed0:	f7fb fe46 	bl	800cb60 <chVTDoResetI>
 */
static inline void chVTSetI(virtual_timer_t *vtp, systime_t delay,
                            vtfunc_t vtfunc, void *par) {

  chVTResetI(vtp);
  chVTDoSetI(vtp, delay, vtfunc, par);
 8010ed4:	4623      	mov	r3, r4
 8010ed6:	4a08      	ldr	r2, [pc, #32]	; (8010ef8 <update+0x38>)
 8010ed8:	4806      	ldr	r0, [pc, #24]	; (8010ef4 <update+0x34>)
 8010eda:	2114      	movs	r1, #20
 8010edc:	f7fb fe20 	bl	800cb20 <chVTDoSetI>
	chSysLockFromISR();
	chVTSetI(&vt, MS2ST(2), update, p);

	chEvtSignalI(ppm_tp, (eventmask_t) 1);
 8010ee0:	4b06      	ldr	r3, [pc, #24]	; (8010efc <update+0x3c>)
 8010ee2:	2101      	movs	r1, #1
 8010ee4:	6818      	ldr	r0, [r3, #0]
 8010ee6:	f7fc f90b 	bl	800d100 <chEvtSignalI>
 8010eea:	2300      	movs	r3, #0
 8010eec:	f383 8811 	msr	BASEPRI, r3
 8010ef0:	bd10      	pop	{r4, pc}
 8010ef2:	bf00      	nop
 8010ef4:	200049bc 	.word	0x200049bc
 8010ef8:	08010ec1 	.word	0x08010ec1
 8010efc:	20004418 	.word	0x20004418

08010f00 <app_ppm_configure>:
static volatile int pulses_without_power = 0;

// Private functions
static void update(void *p);

void app_ppm_configure(ppm_config *conf) {
 8010f00:	b4f0      	push	{r4, r5, r6, r7}
	config = *conf;
 8010f02:	4605      	mov	r5, r0
 8010f04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010f06:	4e0c      	ldr	r6, [pc, #48]	; (8010f38 <app_ppm_configure+0x38>)
	pulses_without_power = 0;
 8010f08:	4f0c      	ldr	r7, [pc, #48]	; (8010f3c <app_ppm_configure+0x3c>)

// Private functions
static void update(void *p);

void app_ppm_configure(ppm_config *conf) {
	config = *conf;
 8010f0a:	4634      	mov	r4, r6
 8010f0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010f0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010f10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010f12:	e895 0003 	ldmia.w	r5, {r0, r1}
 8010f16:	e884 0003 	stmia.w	r4, {r0, r1}
	pulses_without_power = 0;
 8010f1a:	2200      	movs	r2, #0

	if (is_running) {
 8010f1c:	4b08      	ldr	r3, [pc, #32]	; (8010f40 <app_ppm_configure+0x40>)
// Private functions
static void update(void *p);

void app_ppm_configure(ppm_config *conf) {
	config = *conf;
	pulses_without_power = 0;
 8010f1e:	603a      	str	r2, [r7, #0]

	if (is_running) {
 8010f20:	781b      	ldrb	r3, [r3, #0]
 8010f22:	b90b      	cbnz	r3, 8010f28 <app_ppm_configure+0x28>
		servodec_set_pulse_options(config.pulse_start, config.pulse_end, config.median_filter);
	}
}
 8010f24:	bcf0      	pop	{r4, r5, r6, r7}
 8010f26:	4770      	bx	lr
void app_ppm_configure(ppm_config *conf) {
	config = *conf;
	pulses_without_power = 0;

	if (is_running) {
		servodec_set_pulse_options(config.pulse_start, config.pulse_end, config.median_filter);
 8010f28:	ed96 0a03 	vldr	s0, [r6, #12]
 8010f2c:	edd6 0a04 	vldr	s1, [r6, #16]
 8010f30:	7d30      	ldrb	r0, [r6, #20]
	}
}
 8010f32:	bcf0      	pop	{r4, r5, r6, r7}
void app_ppm_configure(ppm_config *conf) {
	config = *conf;
	pulses_without_power = 0;

	if (is_running) {
		servodec_set_pulse_options(config.pulse_start, config.pulse_end, config.median_filter);
 8010f34:	f7ff bbe4 	b.w	8010700 <servodec_set_pulse_options>
 8010f38:	200049d0 	.word	0x200049d0
 8010f3c:	200049b8 	.word	0x200049b8
 8010f40:	20004414 	.word	0x20004414
	...

08010f50 <app_ppm_start>:
	}
}

void app_ppm_start(void) {
 8010f50:	b500      	push	{lr}
 8010f52:	b083      	sub	sp, #12
	chThdCreateStatic(ppm_thread_wa, sizeof(ppm_thread_wa), NORMALPRIO, ppm_thread, NULL);
 8010f54:	2300      	movs	r3, #0
 8010f56:	9300      	str	r3, [sp, #0]
 8010f58:	2240      	movs	r2, #64	; 0x40
 8010f5a:	4b0d      	ldr	r3, [pc, #52]	; (8010f90 <app_ppm_start+0x40>)
 8010f5c:	480d      	ldr	r0, [pc, #52]	; (8010f94 <app_ppm_start+0x44>)
 8010f5e:	f44f 61b3 	mov.w	r1, #1432	; 0x598
 8010f62:	f7fb ff85 	bl	800ce70 <chThdCreateStatic>
 8010f66:	2320      	movs	r3, #32
 8010f68:	f383 8811 	msr	BASEPRI, r3
 8010f6c:	480a      	ldr	r0, [pc, #40]	; (8010f98 <app_ppm_start+0x48>)
 *
 * @iclass
 */
static inline void chVTResetI(virtual_timer_t *vtp) {

  if (chVTIsArmedI(vtp)) {
 8010f6e:	68c3      	ldr	r3, [r0, #12]
 8010f70:	b10b      	cbz	r3, 8010f76 <app_ppm_start+0x26>
    chVTDoResetI(vtp);
 8010f72:	f7fb fdf5 	bl	800cb60 <chVTDoResetI>
 */
static inline void chVTSetI(virtual_timer_t *vtp, systime_t delay,
                            vtfunc_t vtfunc, void *par) {

  chVTResetI(vtp);
  chVTDoSetI(vtp, delay, vtfunc, par);
 8010f76:	2300      	movs	r3, #0
 8010f78:	4a08      	ldr	r2, [pc, #32]	; (8010f9c <app_ppm_start+0x4c>)
 8010f7a:	4807      	ldr	r0, [pc, #28]	; (8010f98 <app_ppm_start+0x48>)
 8010f7c:	210a      	movs	r1, #10
 8010f7e:	f7fb fdcf 	bl	800cb20 <chVTDoSetI>
 8010f82:	2300      	movs	r3, #0
 8010f84:	f383 8811 	msr	BASEPRI, r3
	//Uart3_printf(&SD3, (uint8_t *)"app_ppm_start.....\r\n");  //170530  

	chSysLock();
	chVTSetI(&vt, MS2ST(1), update, NULL);
	chSysUnlock();
}
 8010f88:	b003      	add	sp, #12
 8010f8a:	f85d fb04 	ldr.w	pc, [sp], #4
 8010f8e:	bf00      	nop
 8010f90:	08010e21 	.word	0x08010e21
 8010f94:	20004420 	.word	0x20004420
 8010f98:	200049bc 	.word	0x200049bc
 8010f9c:	08010ec1 	.word	0x08010ec1

08010fa0 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8010fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8010fa2:	6844      	ldr	r4, [r0, #4]
 8010fa4:	680a      	ldr	r2, [r1, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8010fa6:	790e      	ldrb	r6, [r1, #4]
 8010fa8:	f8d1 e010 	ldr.w	lr, [r1, #16]
 8010fac:	68cd      	ldr	r5, [r1, #12]
 8010fae:	4b0f      	ldr	r3, [pc, #60]	; (8010fec <ADC_Init+0x4c>)
 8010fb0:	f024 7440 	bic.w	r4, r4, #50331648	; 0x3000000
 8010fb4:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 8010fb8:	4322      	orrs	r2, r4
 8010fba:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8010fbe:	6042      	str	r2, [r0, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8010fc0:	6887      	ldr	r7, [r0, #8]
 8010fc2:	688a      	ldr	r2, [r1, #8]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8010fc4:	794e      	ldrb	r6, [r1, #5]
 8010fc6:	ea4e 0405 	orr.w	r4, lr, r5
 8010fca:	4322      	orrs	r2, r4
 8010fcc:	403b      	ands	r3, r7
 8010fce:	4313      	orrs	r3, r2
 8010fd0:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8010fd4:	6083      	str	r3, [r0, #8]
  tmpreg1 &= SQR1_L_RESET;
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8010fd6:	7d0a      	ldrb	r2, [r1, #20]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8010fd8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  tmpreg1 &= SQR1_L_RESET;
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8010fda:	3a01      	subs	r2, #1
 8010fdc:	b2d2      	uxtb	r2, r2
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8010fde:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8010fe2:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8010fe6:	62c3      	str	r3, [r0, #44]	; 0x2c
 8010fe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010fea:	bf00      	nop
 8010fec:	c0fff7fd 	.word	0xc0fff7fd

08010ff0 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8010ff0:	b470      	push	{r4, r5, r6}
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8010ff2:	6842      	ldr	r2, [r0, #4]
 8010ff4:	6806      	ldr	r6, [r0, #0]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8010ff6:	4d06      	ldr	r5, [pc, #24]	; (8011010 <ADC_CommonInit+0x20>)
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8010ff8:	6884      	ldr	r4, [r0, #8]
 8010ffa:	68c1      	ldr	r1, [r0, #12]
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8010ffc:	4b05      	ldr	r3, [pc, #20]	; (8011014 <ADC_CommonInit+0x24>)
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8010ffe:	6868      	ldr	r0, [r5, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8011000:	4332      	orrs	r2, r6
 8011002:	4322      	orrs	r2, r4
 8011004:	430a      	orrs	r2, r1
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8011006:	4003      	ands	r3, r0
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8011008:	4313      	orrs	r3, r2
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 801100a:	606b      	str	r3, [r5, #4]
}
 801100c:	bc70      	pop	{r4, r5, r6}
 801100e:	4770      	bx	lr
 8011010:	40012300 	.word	0x40012300
 8011014:	fffc30e0 	.word	0xfffc30e0
	...

08011020 <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8011020:	6883      	ldr	r3, [r0, #8]
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8011022:	b919      	cbnz	r1, 801102c <ADC_Cmd+0xc>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8011024:	f023 0301 	bic.w	r3, r3, #1
 8011028:	6083      	str	r3, [r0, #8]
 801102a:	4770      	bx	lr
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 801102c:	f043 0301 	orr.w	r3, r3, #1
 8011030:	6083      	str	r3, [r0, #8]
 8011032:	4770      	bx	lr
	...

08011040 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8011040:	2909      	cmp	r1, #9
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8011042:	b470      	push	{r4, r5, r6}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8011044:	d91d      	bls.n	8011082 <ADC_RegularChannelConfig+0x42>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8011046:	f1a1 060a 	sub.w	r6, r1, #10
 801104a:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 801104e:	68c5      	ldr	r5, [r0, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8011050:	2407      	movs	r4, #7
 8011052:	40b4      	lsls	r4, r6
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8011054:	40b3      	lsls	r3, r6
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8011056:	ea25 0404 	bic.w	r4, r5, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 801105a:	4323      	orrs	r3, r4
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 801105c:	2a06      	cmp	r2, #6
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 801105e:	60c3      	str	r3, [r0, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8011060:	d91b      	bls.n	801109a <ADC_RegularChannelConfig+0x5a>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8011062:	2a0c      	cmp	r2, #12
 8011064:	d927      	bls.n	80110b6 <ADC_RegularChannelConfig+0x76>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8011066:	3a0d      	subs	r2, #13
 8011068:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 801106c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 801106e:	241f      	movs	r4, #31
 8011070:	4094      	lsls	r4, r2
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8011072:	fa01 f202 	lsl.w	r2, r1, r2
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8011076:	ea23 0104 	bic.w	r1, r3, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 801107a:	430a      	orrs	r2, r1
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 801107c:	62c2      	str	r2, [r0, #44]	; 0x2c
  }
}
 801107e:	bc70      	pop	{r4, r5, r6}
 8011080:	4770      	bx	lr
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8011082:	eb01 0641 	add.w	r6, r1, r1, lsl #1
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8011086:	6905      	ldr	r5, [r0, #16]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8011088:	2407      	movs	r4, #7
 801108a:	40b4      	lsls	r4, r6
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 801108c:	40b3      	lsls	r3, r6
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 801108e:	ea25 0404 	bic.w	r4, r5, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8011092:	4323      	orrs	r3, r4
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8011094:	2a06      	cmp	r2, #6
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8011096:	6103      	str	r3, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8011098:	d8e3      	bhi.n	8011062 <ADC_RegularChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 801109a:	3a01      	subs	r2, #1
 801109c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 80110a0:	6b43      	ldr	r3, [r0, #52]	; 0x34
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80110a2:	241f      	movs	r4, #31
 80110a4:	4094      	lsls	r4, r2
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80110a6:	fa01 f202 	lsl.w	r2, r1, r2
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80110aa:	ea23 0104 	bic.w	r1, r3, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80110ae:	430a      	orrs	r2, r1
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80110b0:	6342      	str	r2, [r0, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80110b2:	bc70      	pop	{r4, r5, r6}
 80110b4:	4770      	bx	lr
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 80110b6:	3a07      	subs	r2, #7
 80110b8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80110bc:	6b03      	ldr	r3, [r0, #48]	; 0x30
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80110be:	241f      	movs	r4, #31
 80110c0:	4094      	lsls	r4, r2
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80110c2:	fa01 f202 	lsl.w	r2, r1, r2
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80110c6:	ea23 0104 	bic.w	r1, r3, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80110ca:	430a      	orrs	r2, r1
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 80110cc:	6302      	str	r2, [r0, #48]	; 0x30
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 80110ce:	bc70      	pop	{r4, r5, r6}
 80110d0:	4770      	bx	lr
 80110d2:	bf00      	nop
	...

080110e0 <ADC_MultiModeDMARequestAfterLastTransferCmd>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 80110e0:	4a05      	ldr	r2, [pc, #20]	; (80110f8 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x18>)
 80110e2:	6853      	ldr	r3, [r2, #4]
  */
void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80110e4:	b918      	cbnz	r0, 80110ee <ADC_MultiModeDMARequestAfterLastTransferCmd+0xe>
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADC->CCR &= (uint32_t)(~ADC_CCR_DDS);
 80110e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80110ea:	6053      	str	r3, [r2, #4]
 80110ec:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 80110ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80110f2:	6053      	str	r3, [r2, #4]
 80110f4:	4770      	bx	lr
 80110f6:	bf00      	nop
 80110f8:	40012300 	.word	0x40012300
 80110fc:	00000000 	.word	0x00000000

08011100 <DMA_Init>:
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8011100:	f101 0218 	add.w	r2, r1, #24
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8011104:	b4f0      	push	{r4, r5, r6, r7}
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8011106:	ca8c      	ldmia	r2, {r2, r3, r7}
 8011108:	68cd      	ldr	r5, [r1, #12]
 801110a:	680e      	ldr	r6, [r1, #0]
 801110c:	694c      	ldr	r4, [r1, #20]
 801110e:	432e      	orrs	r6, r5
 8011110:	4326      	orrs	r6, r4
 8011112:	4316      	orrs	r6, r2
 8011114:	431e      	orrs	r6, r3
 8011116:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8011118:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 801111a:	6b4d      	ldr	r5, [r1, #52]	; 0x34
 801111c:	6b8c      	ldr	r4, [r1, #56]	; 0x38
 801111e:	433e      	orrs	r6, r7
 8011120:	4316      	orrs	r6, r2
 8011122:	431e      	orrs	r6, r3
  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8011124:	4a0b      	ldr	r2, [pc, #44]	; (8011154 <DMA_Init+0x54>)
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8011126:	6803      	ldr	r3, [r0, #0]
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8011128:	6acf      	ldr	r7, [r1, #44]	; 0x2c
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 801112a:	4335      	orrs	r5, r6
 801112c:	432c      	orrs	r4, r5
  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 801112e:	401a      	ands	r2, r3
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8011130:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8011132:	6002      	str	r2, [r0, #0]
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8011134:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8011136:	6942      	ldr	r2, [r0, #20]
  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8011138:	690d      	ldr	r5, [r1, #16]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 801113a:	684c      	ldr	r4, [r1, #4]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 801113c:	6889      	ldr	r1, [r1, #8]
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 801113e:	433b      	orrs	r3, r7
  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8011140:	f022 0207 	bic.w	r2, r2, #7

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8011144:	4313      	orrs	r3, r2

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8011146:	6143      	str	r3, [r0, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8011148:	6045      	str	r5, [r0, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 801114a:	6084      	str	r4, [r0, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 801114c:	60c1      	str	r1, [r0, #12]
}
 801114e:	bcf0      	pop	{r4, r5, r6, r7}
 8011150:	4770      	bx	lr
 8011152:	bf00      	nop
 8011154:	f01c803f 	.word	0xf01c803f
	...

08011160 <DMA_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8011160:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8011162:	b919      	cbnz	r1, 801116c <DMA_Cmd+0xc>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8011164:	f023 0301 	bic.w	r3, r3, #1
 8011168:	6003      	str	r3, [r0, #0]
 801116a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 801116c:	f043 0301 	orr.w	r3, r3, #1
 8011170:	6003      	str	r3, [r0, #0]
 8011172:	4770      	bx	lr
	...

08011180 <DMA_ITConfig>:
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8011180:	060b      	lsls	r3, r1, #24
 8011182:	d50c      	bpl.n	801119e <DMA_ITConfig+0x1e>
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8011184:	6943      	ldr	r3, [r0, #20]
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
  {
    if (NewState != DISABLE)
 8011186:	b1aa      	cbz	r2, 80111b4 <DMA_ITConfig+0x34>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8011188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 801118c:	2980      	cmp	r1, #128	; 0x80
  if ((DMA_IT & DMA_IT_FE) != 0)
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 801118e:	6143      	str	r3, [r0, #20]
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8011190:	d00f      	beq.n	80111b2 <DMA_ITConfig+0x32>
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8011192:	6803      	ldr	r3, [r0, #0]
 8011194:	f001 011e 	and.w	r1, r1, #30
 8011198:	4319      	orrs	r1, r3
 801119a:	6001      	str	r1, [r0, #0]
 801119c:	4770      	bx	lr
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 801119e:	2980      	cmp	r1, #128	; 0x80
 80111a0:	d007      	beq.n	80111b2 <DMA_ITConfig+0x32>
  {
    if (NewState != DISABLE)
 80111a2:	2a00      	cmp	r2, #0
 80111a4:	d1f5      	bne.n	8011192 <DMA_ITConfig+0x12>
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 80111a6:	6803      	ldr	r3, [r0, #0]
 80111a8:	f001 011e 	and.w	r1, r1, #30
 80111ac:	ea23 0101 	bic.w	r1, r3, r1
 80111b0:	6001      	str	r1, [r0, #0]
 80111b2:	4770      	bx	lr
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 80111b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 80111b8:	2980      	cmp	r1, #128	; 0x80
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 80111ba:	6143      	str	r3, [r0, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 80111bc:	d1f3      	bne.n	80111a6 <DMA_ITConfig+0x26>
 80111be:	4770      	bx	lr

080111c0 <EXTI_GetITStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 80111c0:	4b03      	ldr	r3, [pc, #12]	; (80111d0 <EXTI_GetITStatus+0x10>)
 80111c2:	695b      	ldr	r3, [r3, #20]
  }
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
 80111c4:	4203      	tst	r3, r0
  
}
 80111c6:	bf14      	ite	ne
 80111c8:	2001      	movne	r0, #1
 80111ca:	2000      	moveq	r0, #0
 80111cc:	4770      	bx	lr
 80111ce:	bf00      	nop
 80111d0:	40013c00 	.word	0x40013c00
	...

080111e0 <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80111e0:	4b01      	ldr	r3, [pc, #4]	; (80111e8 <EXTI_ClearITPendingBit+0x8>)
 80111e2:	6158      	str	r0, [r3, #20]
 80111e4:	4770      	bx	lr
 80111e6:	bf00      	nop
 80111e8:	40013c00 	.word	0x40013c00
 80111ec:	00000000 	.word	0x00000000

080111f0 <RCC_AHB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80111f0:	b929      	cbnz	r1, 80111fe <RCC_AHB1PeriphClockCmd+0xe>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80111f2:	4a05      	ldr	r2, [pc, #20]	; (8011208 <RCC_AHB1PeriphClockCmd+0x18>)
 80111f4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80111f6:	ea23 0000 	bic.w	r0, r3, r0
 80111fa:	6310      	str	r0, [r2, #48]	; 0x30
 80111fc:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80111fe:	4b02      	ldr	r3, [pc, #8]	; (8011208 <RCC_AHB1PeriphClockCmd+0x18>)
 8011200:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011202:	4310      	orrs	r0, r2
 8011204:	6318      	str	r0, [r3, #48]	; 0x30
 8011206:	4770      	bx	lr
 8011208:	40023800 	.word	0x40023800
 801120c:	00000000 	.word	0x00000000

08011210 <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8011210:	b929      	cbnz	r1, 801121e <RCC_APB1PeriphClockCmd+0xe>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8011212:	4a05      	ldr	r2, [pc, #20]	; (8011228 <RCC_APB1PeriphClockCmd+0x18>)
 8011214:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8011216:	ea23 0000 	bic.w	r0, r3, r0
 801121a:	6410      	str	r0, [r2, #64]	; 0x40
 801121c:	4770      	bx	lr
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 801121e:	4b02      	ldr	r3, [pc, #8]	; (8011228 <RCC_APB1PeriphClockCmd+0x18>)
 8011220:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8011222:	4310      	orrs	r0, r2
 8011224:	6418      	str	r0, [r3, #64]	; 0x40
 8011226:	4770      	bx	lr
 8011228:	40023800 	.word	0x40023800
 801122c:	00000000 	.word	0x00000000

08011230 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8011230:	b929      	cbnz	r1, 801123e <RCC_APB2PeriphClockCmd+0xe>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8011232:	4a05      	ldr	r2, [pc, #20]	; (8011248 <RCC_APB2PeriphClockCmd+0x18>)
 8011234:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8011236:	ea23 0000 	bic.w	r0, r3, r0
 801123a:	6450      	str	r0, [r2, #68]	; 0x44
 801123c:	4770      	bx	lr
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 801123e:	4b02      	ldr	r3, [pc, #8]	; (8011248 <RCC_APB2PeriphClockCmd+0x18>)
 8011240:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011242:	4310      	orrs	r0, r2
 8011244:	6458      	str	r0, [r3, #68]	; 0x44
 8011246:	4770      	bx	lr
 8011248:	40023800 	.word	0x40023800
 801124c:	00000000 	.word	0x00000000

08011250 <RCC_APB1PeriphResetCmd>:
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8011250:	b929      	cbnz	r1, 801125e <RCC_APB1PeriphResetCmd+0xe>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8011252:	4a05      	ldr	r2, [pc, #20]	; (8011268 <RCC_APB1PeriphResetCmd+0x18>)
 8011254:	6a13      	ldr	r3, [r2, #32]
 8011256:	ea23 0000 	bic.w	r0, r3, r0
 801125a:	6210      	str	r0, [r2, #32]
 801125c:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 801125e:	4b02      	ldr	r3, [pc, #8]	; (8011268 <RCC_APB1PeriphResetCmd+0x18>)
 8011260:	6a1a      	ldr	r2, [r3, #32]
 8011262:	4310      	orrs	r0, r2
 8011264:	6218      	str	r0, [r3, #32]
 8011266:	4770      	bx	lr
 8011268:	40023800 	.word	0x40023800
 801126c:	00000000 	.word	0x00000000

08011270 <RCC_APB2PeriphResetCmd>:
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8011270:	b929      	cbnz	r1, 801127e <RCC_APB2PeriphResetCmd+0xe>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8011272:	4a05      	ldr	r2, [pc, #20]	; (8011288 <RCC_APB2PeriphResetCmd+0x18>)
 8011274:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8011276:	ea23 0000 	bic.w	r0, r3, r0
 801127a:	6250      	str	r0, [r2, #36]	; 0x24
 801127c:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 801127e:	4b02      	ldr	r3, [pc, #8]	; (8011288 <RCC_APB2PeriphResetCmd+0x18>)
 8011280:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8011282:	4310      	orrs	r0, r2
 8011284:	6258      	str	r0, [r3, #36]	; 0x24
 8011286:	4770      	bx	lr
 8011288:	40023800 	.word	0x40023800
 801128c:	00000000 	.word	0x00000000

08011290 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8011290:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8011292:	4b60      	ldr	r3, [pc, #384]	; (8011414 <TIM_DeInit+0x184>)
 8011294:	4298      	cmp	r0, r3
 8011296:	d035      	beq.n	8011304 <TIM_DeInit+0x74>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
 8011298:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 801129c:	d03c      	beq.n	8011318 <TIM_DeInit+0x88>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
 801129e:	4b5e      	ldr	r3, [pc, #376]	; (8011418 <TIM_DeInit+0x188>)
 80112a0:	4298      	cmp	r0, r3
 80112a2:	d043      	beq.n	801132c <TIM_DeInit+0x9c>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
 80112a4:	4b5d      	ldr	r3, [pc, #372]	; (801141c <TIM_DeInit+0x18c>)
 80112a6:	4298      	cmp	r0, r3
 80112a8:	d04a      	beq.n	8011340 <TIM_DeInit+0xb0>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
 80112aa:	4b5d      	ldr	r3, [pc, #372]	; (8011420 <TIM_DeInit+0x190>)
 80112ac:	4298      	cmp	r0, r3
 80112ae:	d051      	beq.n	8011354 <TIM_DeInit+0xc4>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
 80112b0:	4b5c      	ldr	r3, [pc, #368]	; (8011424 <TIM_DeInit+0x194>)
 80112b2:	4298      	cmp	r0, r3
 80112b4:	d058      	beq.n	8011368 <TIM_DeInit+0xd8>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
 80112b6:	4b5c      	ldr	r3, [pc, #368]	; (8011428 <TIM_DeInit+0x198>)
 80112b8:	4298      	cmp	r0, r3
 80112ba:	d05f      	beq.n	801137c <TIM_DeInit+0xec>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
 80112bc:	4b5b      	ldr	r3, [pc, #364]	; (801142c <TIM_DeInit+0x19c>)
 80112be:	4298      	cmp	r0, r3
 80112c0:	d066      	beq.n	8011390 <TIM_DeInit+0x100>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
 80112c2:	4b5b      	ldr	r3, [pc, #364]	; (8011430 <TIM_DeInit+0x1a0>)
 80112c4:	4298      	cmp	r0, r3
 80112c6:	d06d      	beq.n	80113a4 <TIM_DeInit+0x114>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
 80112c8:	4b5a      	ldr	r3, [pc, #360]	; (8011434 <TIM_DeInit+0x1a4>)
 80112ca:	4298      	cmp	r0, r3
 80112cc:	d076      	beq.n	80113bc <TIM_DeInit+0x12c>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
 80112ce:	4b5a      	ldr	r3, [pc, #360]	; (8011438 <TIM_DeInit+0x1a8>)
 80112d0:	4298      	cmp	r0, r3
 80112d2:	d07f      	beq.n	80113d4 <TIM_DeInit+0x144>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
 80112d4:	4b59      	ldr	r3, [pc, #356]	; (801143c <TIM_DeInit+0x1ac>)
 80112d6:	4298      	cmp	r0, r3
 80112d8:	f000 8088 	beq.w	80113ec <TIM_DeInit+0x15c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
 80112dc:	4b58      	ldr	r3, [pc, #352]	; (8011440 <TIM_DeInit+0x1b0>)
 80112de:	4298      	cmp	r0, r3
 80112e0:	f000 808e 	beq.w	8011400 <TIM_DeInit+0x170>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
  }  
  else
  { 
    if (TIMx == TIM14) 
 80112e4:	4b57      	ldr	r3, [pc, #348]	; (8011444 <TIM_DeInit+0x1b4>)
 80112e6:	4298      	cmp	r0, r3
 80112e8:	d000      	beq.n	80112ec <TIM_DeInit+0x5c>
 80112ea:	bd08      	pop	{r3, pc}
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 80112ec:	2101      	movs	r1, #1
 80112ee:	f44f 7080 	mov.w	r0, #256	; 0x100
 80112f2:	f7ff ffad 	bl	8011250 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 80112f6:	2100      	movs	r1, #0
 80112f8:	f44f 7080 	mov.w	r0, #256	; 0x100
    }   
  }
}
 80112fc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  { 
    if (TIMx == TIM14) 
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8011300:	f7ff bfa6 	b.w	8011250 <RCC_APB1PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8011304:	2101      	movs	r1, #1
 8011306:	4608      	mov	r0, r1
 8011308:	f7ff ffb2 	bl	8011270 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 801130c:	2100      	movs	r1, #0
 801130e:	2001      	movs	r0, #1
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8011310:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8011314:	f7ff bfac 	b.w	8011270 <RCC_APB2PeriphResetCmd>
  } 
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8011318:	2101      	movs	r1, #1
 801131a:	4608      	mov	r0, r1
 801131c:	f7ff ff98 	bl	8011250 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8011320:	2100      	movs	r1, #0
 8011322:	2001      	movs	r0, #1
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8011324:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  } 
  else if (TIMx == TIM2) 
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8011328:	f7ff bf92 	b.w	8011250 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 801132c:	2101      	movs	r1, #1
 801132e:	2002      	movs	r0, #2
 8011330:	f7ff ff8e 	bl	8011250 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8011334:	2100      	movs	r1, #0
 8011336:	2002      	movs	r0, #2
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8011338:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  }  
  else if (TIMx == TIM3)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 801133c:	f7ff bf88 	b.w	8011250 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8011340:	2101      	movs	r1, #1
 8011342:	2004      	movs	r0, #4
 8011344:	f7ff ff84 	bl	8011250 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8011348:	2100      	movs	r1, #0
 801134a:	2004      	movs	r0, #4
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 801134c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  }  
  else if (TIMx == TIM4)
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8011350:	f7ff bf7e 	b.w	8011250 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8011354:	2101      	movs	r1, #1
 8011356:	2008      	movs	r0, #8
 8011358:	f7ff ff7a 	bl	8011250 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 801135c:	2100      	movs	r1, #0
 801135e:	2008      	movs	r0, #8
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8011360:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  }  
  else if (TIMx == TIM5)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8011364:	f7ff bf74 	b.w	8011250 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8011368:	2101      	movs	r1, #1
 801136a:	2010      	movs	r0, #16
 801136c:	f7ff ff70 	bl	8011250 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8011370:	2100      	movs	r1, #0
 8011372:	2010      	movs	r0, #16
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8011374:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
  }  
  else if (TIMx == TIM6)  
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8011378:	f7ff bf6a 	b.w	8011250 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 801137c:	2101      	movs	r1, #1
 801137e:	2020      	movs	r0, #32
 8011380:	f7ff ff66 	bl	8011250 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8011384:	2100      	movs	r1, #0
 8011386:	2020      	movs	r0, #32
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8011388:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
  }  
  else if (TIMx == TIM7)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 801138c:	f7ff bf60 	b.w	8011250 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8011390:	2101      	movs	r1, #1
 8011392:	2002      	movs	r0, #2
 8011394:	f7ff ff6c 	bl	8011270 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8011398:	2100      	movs	r1, #0
 801139a:	2002      	movs	r0, #2
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 801139c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 80113a0:	f7ff bf66 	b.w	8011270 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 80113a4:	2101      	movs	r1, #1
 80113a6:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80113aa:	f7ff ff61 	bl	8011270 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 80113ae:	2100      	movs	r1, #0
 80113b0:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80113b4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  }  
  else if (TIMx == TIM9)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 80113b8:	f7ff bf5a 	b.w	8011270 <RCC_APB2PeriphResetCmd>
   }  
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 80113bc:	2101      	movs	r1, #1
 80113be:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80113c2:	f7ff ff55 	bl	8011270 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 80113c6:	2100      	movs	r1, #0
 80113c8:	f44f 3000 	mov.w	r0, #131072	; 0x20000
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80113cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
   }  
  else if (TIMx == TIM10)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 80113d0:	f7ff bf4e 	b.w	8011270 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 80113d4:	2101      	movs	r1, #1
 80113d6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80113da:	f7ff ff49 	bl	8011270 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 80113de:	2100      	movs	r1, #0
 80113e0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80113e4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
  }  
  else if (TIMx == TIM11) 
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 80113e8:	f7ff bf42 	b.w	8011270 <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 80113ec:	2101      	movs	r1, #1
 80113ee:	2040      	movs	r0, #64	; 0x40
 80113f0:	f7ff ff2e 	bl	8011250 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80113f4:	2100      	movs	r1, #0
 80113f6:	2040      	movs	r0, #64	; 0x40
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 80113f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
  }  
  else if (TIMx == TIM12)
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80113fc:	f7ff bf28 	b.w	8011250 <RCC_APB1PeriphResetCmd>
  }  
  else if (TIMx == TIM13) 
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8011400:	2101      	movs	r1, #1
 8011402:	2080      	movs	r0, #128	; 0x80
 8011404:	f7ff ff24 	bl	8011250 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8011408:	2100      	movs	r1, #0
 801140a:	2080      	movs	r0, #128	; 0x80
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 801140c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
  }  
  else if (TIMx == TIM13) 
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8011410:	f7ff bf1e 	b.w	8011250 <RCC_APB1PeriphResetCmd>
 8011414:	40010000 	.word	0x40010000
 8011418:	40000400 	.word	0x40000400
 801141c:	40000800 	.word	0x40000800
 8011420:	40000c00 	.word	0x40000c00
 8011424:	40001000 	.word	0x40001000
 8011428:	40001400 	.word	0x40001400
 801142c:	40010400 	.word	0x40010400
 8011430:	40014000 	.word	0x40014000
 8011434:	40014400 	.word	0x40014400
 8011438:	40014800 	.word	0x40014800
 801143c:	40001800 	.word	0x40001800
 8011440:	40001c00 	.word	0x40001c00
 8011444:	40002000 	.word	0x40002000
	...

08011450 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8011450:	4a22      	ldr	r2, [pc, #136]	; (80114dc <TIM_TimeBaseInit+0x8c>)
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8011452:	6803      	ldr	r3, [r0, #0]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8011454:	4290      	cmp	r0, r2
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8011456:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8011458:	d012      	beq.n	8011480 <TIM_TimeBaseInit+0x30>
 801145a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801145e:	4290      	cmp	r0, r2
 8011460:	d00e      	beq.n	8011480 <TIM_TimeBaseInit+0x30>
 8011462:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8011466:	d00b      	beq.n	8011480 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8011468:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 801146c:	4290      	cmp	r0, r2
 801146e:	d007      	beq.n	8011480 <TIM_TimeBaseInit+0x30>
 8011470:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011474:	4290      	cmp	r0, r2
 8011476:	d003      	beq.n	8011480 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8011478:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801147c:	4290      	cmp	r0, r2
 801147e:	d103      	bne.n	8011488 <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8011480:	884a      	ldrh	r2, [r1, #2]
  if((TIMx == TIM1) || (TIMx == TIM8)||
     (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8011482:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8011486:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8011488:	4a15      	ldr	r2, [pc, #84]	; (80114e0 <TIM_TimeBaseInit+0x90>)
 801148a:	4290      	cmp	r0, r2
 801148c:	d01e      	beq.n	80114cc <TIM_TimeBaseInit+0x7c>
 801148e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8011492:	4290      	cmp	r0, r2
 8011494:	d01a      	beq.n	80114cc <TIM_TimeBaseInit+0x7c>
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 8011496:	890a      	ldrh	r2, [r1, #8]
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8011498:	b470      	push	{r4, r5, r6}
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 801149a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 801149e:	4c0f      	ldr	r4, [pc, #60]	; (80114dc <TIM_TimeBaseInit+0x8c>)
  }

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80114a0:	684e      	ldr	r6, [r1, #4]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80114a2:	880d      	ldrh	r5, [r1, #0]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80114a4:	b29b      	uxth	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 80114a6:	4313      	orrs	r3, r2
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80114a8:	42a0      	cmp	r0, r4
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 80114aa:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80114ac:	62c6      	str	r6, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80114ae:	6285      	str	r5, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80114b0:	d006      	beq.n	80114c0 <TIM_TimeBaseInit+0x70>
 80114b2:	4b0c      	ldr	r3, [pc, #48]	; (80114e4 <TIM_TimeBaseInit+0x94>)
 80114b4:	4298      	cmp	r0, r3
 80114b6:	d003      	beq.n	80114c0 <TIM_TimeBaseInit+0x70>
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80114b8:	2301      	movs	r3, #1
 80114ba:	6143      	str	r3, [r0, #20]
}
 80114bc:	bc70      	pop	{r4, r5, r6}
 80114be:	4770      	bx	lr
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80114c0:	7a8b      	ldrb	r3, [r1, #10]
 80114c2:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80114c4:	2301      	movs	r3, #1
 80114c6:	6143      	str	r3, [r0, #20]
}
 80114c8:	bc70      	pop	{r4, r5, r6}
 80114ca:	4770      	bx	lr
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 80114cc:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80114ce:	684a      	ldr	r2, [r1, #4]
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80114d0:	880b      	ldrh	r3, [r1, #0]
  }

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80114d2:	62c2      	str	r2, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80114d4:	6283      	str	r3, [r0, #40]	; 0x28
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80114d6:	2301      	movs	r3, #1
 80114d8:	6143      	str	r3, [r0, #20]
 80114da:	4770      	bx	lr
 80114dc:	40010000 	.word	0x40010000
 80114e0:	40001000 	.word	0x40001000
 80114e4:	40010400 	.word	0x40010400
	...

080114f0 <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80114f0:	b929      	cbnz	r1, 80114fe <TIM_ARRPreloadConfig+0xe>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80114f2:	6802      	ldr	r2, [r0, #0]
 80114f4:	f64f 737f 	movw	r3, #65407	; 0xff7f
 80114f8:	4013      	ands	r3, r2
 80114fa:	6003      	str	r3, [r0, #0]
 80114fc:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80114fe:	6803      	ldr	r3, [r0, #0]
 8011500:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011504:	6003      	str	r3, [r0, #0]
 8011506:	4770      	bx	lr
	...

08011510 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8011510:	b929      	cbnz	r1, 801151e <TIM_Cmd+0xe>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8011512:	6802      	ldr	r2, [r0, #0]
 8011514:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8011518:	4013      	ands	r3, r2
 801151a:	6003      	str	r3, [r0, #0]
 801151c:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 801151e:	6803      	ldr	r3, [r0, #0]
 8011520:	f043 0301 	orr.w	r3, r3, #1
 8011524:	6003      	str	r3, [r0, #0]
 8011526:	4770      	bx	lr
	...

08011530 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8011530:	6a02      	ldr	r2, [r0, #32]
 8011532:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8011536:	4013      	ands	r3, r2
 8011538:	6203      	str	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 801153a:	b5f0      	push	{r4, r5, r6, r7, lr}
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 801153c:	884a      	ldrh	r2, [r1, #2]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801153e:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8011540:	898b      	ldrh	r3, [r1, #12]
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011542:	6844      	ldr	r4, [r0, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8011544:	4f15      	ldr	r7, [pc, #84]	; (801159c <TIM_OC1Init+0x6c>)
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8011546:	f8d0 e018 	ldr.w	lr, [r0, #24]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 801154a:	f64f 76fd 	movw	r6, #65533	; 0xfffd
 801154e:	402e      	ands	r6, r5
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8011550:	4313      	orrs	r3, r2
 8011552:	4333      	orrs	r3, r6
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8011554:	f64f 758c 	movw	r5, #65420	; 0xff8c
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8011558:	880e      	ldrh	r6, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 801155a:	ea0e 0505 	and.w	r5, lr, r5
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 801155e:	42b8      	cmp	r0, r7
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011560:	b2a2      	uxth	r2, r4
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8011562:	b29b      	uxth	r3, r3
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8011564:	ea45 0406 	orr.w	r4, r5, r6
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8011568:	d008      	beq.n	801157c <TIM_OC1Init+0x4c>
 801156a:	4d0d      	ldr	r5, [pc, #52]	; (80115a0 <TIM_OC1Init+0x70>)
 801156c:	42a8      	cmp	r0, r5
 801156e:	d005      	beq.n	801157c <TIM_OC1Init+0x4c>
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8011570:	6889      	ldr	r1, [r1, #8]
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011572:	6042      	str	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8011574:	6184      	str	r4, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8011576:	6341      	str	r1, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8011578:	6203      	str	r3, [r0, #32]
 801157a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 801157c:	89ce      	ldrh	r6, [r1, #14]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 801157e:	8a0f      	ldrh	r7, [r1, #16]
 8011580:	8a4d      	ldrh	r5, [r1, #18]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8011582:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8011586:	4333      	orrs	r3, r6
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8011588:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 801158c:	888e      	ldrh	r6, [r1, #4]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 801158e:	433d      	orrs	r5, r7
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8011590:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8011594:	432a      	orrs	r2, r5
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8011596:	4333      	orrs	r3, r6
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8011598:	b292      	uxth	r2, r2
 801159a:	e7e9      	b.n	8011570 <TIM_OC1Init+0x40>
 801159c:	40010000 	.word	0x40010000
 80115a0:	40010400 	.word	0x40010400
	...

080115b0 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80115b0:	6a02      	ldr	r2, [r0, #32]
 80115b2:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80115b6:	4013      	ands	r3, r2
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80115b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80115ba:	6203      	str	r3, [r0, #32]
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80115bc:	884a      	ldrh	r2, [r1, #2]
 80115be:	898c      	ldrh	r4, [r1, #12]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80115c0:	f8d0 e020 	ldr.w	lr, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80115c4:	6846      	ldr	r6, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80115c6:	6987      	ldr	r7, [r0, #24]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80115c8:	4d18      	ldr	r5, [pc, #96]	; (801162c <TIM_OC2Init+0x7c>)
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80115ca:	4314      	orrs	r4, r2
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 80115cc:	f648 42ff 	movw	r2, #36095	; 0x8cff
 80115d0:	403a      	ands	r2, r7
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 80115d2:	f64f 73df 	movw	r3, #65503	; 0xffdf
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80115d6:	880f      	ldrh	r7, [r1, #0]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 80115d8:	ea0e 0303 	and.w	r3, lr, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80115dc:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80115e0:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80115e4:	42a8      	cmp	r0, r5
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 80115e6:	b29b      	uxth	r3, r3
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80115e8:	b2b4      	uxth	r4, r6
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80115ea:	b292      	uxth	r2, r2
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 80115ec:	d009      	beq.n	8011602 <TIM_OC2Init+0x52>
 80115ee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80115f2:	42a8      	cmp	r0, r5
 80115f4:	d005      	beq.n	8011602 <TIM_OC2Init+0x52>
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80115f6:	6889      	ldr	r1, [r1, #8]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80115f8:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80115fa:	6182      	str	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80115fc:	6381      	str	r1, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80115fe:	6203      	str	r3, [r0, #32]
 8011600:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8011602:	89cd      	ldrh	r5, [r1, #14]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8011604:	8a0f      	ldrh	r7, [r1, #16]
 8011606:	8a4e      	ldrh	r6, [r1, #18]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8011608:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 801160c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8011610:	f64f 75bf 	movw	r5, #65471	; 0xffbf
 8011614:	401d      	ands	r5, r3
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8011616:	888b      	ldrh	r3, [r1, #4]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8011618:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 801161c:	433e      	orrs	r6, r7
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 801161e:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8011622:	ea44 0486 	orr.w	r4, r4, r6, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8011626:	b29b      	uxth	r3, r3
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8011628:	b2a4      	uxth	r4, r4
 801162a:	e7e4      	b.n	80115f6 <TIM_OC2Init+0x46>
 801162c:	40010000 	.word	0x40010000

08011630 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8011630:	6a02      	ldr	r2, [r0, #32]
 8011632:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8011636:	4013      	ands	r3, r2
 8011638:	6203      	str	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 801163a:	b5f0      	push	{r4, r5, r6, r7, lr}
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 801163c:	884a      	ldrh	r2, [r1, #2]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801163e:	f8d0 e020 	ldr.w	lr, [r0, #32]
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8011642:	898c      	ldrh	r4, [r1, #12]
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011644:	6845      	ldr	r5, [r0, #4]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8011646:	4e1a      	ldr	r6, [pc, #104]	; (80116b0 <TIM_OC3Init+0x80>)
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8011648:	69c7      	ldr	r7, [r0, #28]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 801164a:	f64f 53ff 	movw	r3, #65023	; 0xfdff
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 801164e:	4314      	orrs	r4, r2
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8011650:	ea0e 0303 	and.w	r3, lr, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8011654:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8011658:	f64f 728c 	movw	r2, #65420	; 0xff8c
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 801165c:	880c      	ldrh	r4, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 801165e:	403a      	ands	r2, r7
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8011660:	42b0      	cmp	r0, r6
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8011662:	b29b      	uxth	r3, r3
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8011664:	b2ad      	uxth	r5, r5
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8011666:	ea42 0204 	orr.w	r2, r2, r4
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 801166a:	d009      	beq.n	8011680 <TIM_OC3Init+0x50>
 801166c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8011670:	42b0      	cmp	r0, r6
 8011672:	d005      	beq.n	8011680 <TIM_OC3Init+0x50>
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8011674:	6889      	ldr	r1, [r1, #8]
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011676:	6045      	str	r5, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8011678:	61c2      	str	r2, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 801167a:	63c1      	str	r1, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801167c:	6203      	str	r3, [r0, #32]
 801167e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8011680:	89ce      	ldrh	r6, [r1, #14]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8011682:	8a0c      	ldrh	r4, [r1, #16]
 8011684:	f8b1 e012 	ldrh.w	lr, [r1, #18]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8011688:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 801168c:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8011690:	f64f 36ff 	movw	r6, #64511	; 0xfbff
 8011694:	401e      	ands	r6, r3
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8011696:	888b      	ldrh	r3, [r1, #4]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8011698:	f425 5740 	bic.w	r7, r5, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 801169c:	ea44 050e 	orr.w	r5, r4, lr
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80116a0:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80116a4:	ea47 1505 	orr.w	r5, r7, r5, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80116a8:	b29b      	uxth	r3, r3
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80116aa:	b2ad      	uxth	r5, r5
 80116ac:	e7e2      	b.n	8011674 <TIM_OC3Init+0x44>
 80116ae:	bf00      	nop
 80116b0:	40010000 	.word	0x40010000
	...

080116c0 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80116c0:	6a02      	ldr	r2, [r0, #32]
 80116c2:	f64e 73ff 	movw	r3, #61439	; 0xefff
 80116c6:	4013      	ands	r3, r2
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80116c8:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80116ca:	6203      	str	r3, [r0, #32]
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80116cc:	884a      	ldrh	r2, [r1, #2]
 80116ce:	898d      	ldrh	r5, [r1, #12]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80116d0:	f8d0 e020 	ldr.w	lr, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80116d4:	6844      	ldr	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80116d6:	69c7      	ldr	r7, [r0, #28]
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80116d8:	4e11      	ldr	r6, [pc, #68]	; (8011720 <TIM_OC4Init+0x60>)
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80116da:	4315      	orrs	r5, r2
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 80116dc:	f648 42ff 	movw	r2, #36095	; 0x8cff
 80116e0:	403a      	ands	r2, r7
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80116e2:	f64d 73ff 	movw	r3, #57343	; 0xdfff
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80116e6:	880f      	ldrh	r7, [r1, #0]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80116e8:	ea0e 0303 	and.w	r3, lr, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80116ec:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80116f0:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80116f4:	42b0      	cmp	r0, r6
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 80116f6:	b29b      	uxth	r3, r3
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80116f8:	b2a4      	uxth	r4, r4
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80116fa:	b292      	uxth	r2, r2
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 80116fc:	d008      	beq.n	8011710 <TIM_OC4Init+0x50>
 80116fe:	4d09      	ldr	r5, [pc, #36]	; (8011724 <TIM_OC4Init+0x64>)
 8011700:	42a8      	cmp	r0, r5
 8011702:	d005      	beq.n	8011710 <TIM_OC4Init+0x50>
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8011704:	6889      	ldr	r1, [r1, #8]
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8011706:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8011708:	61c2      	str	r2, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 801170a:	6401      	str	r1, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801170c:	6203      	str	r3, [r0, #32]
 801170e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8011710:	8a0d      	ldrh	r5, [r1, #16]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8011712:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8011716:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 801171a:	b2a4      	uxth	r4, r4
 801171c:	e7f2      	b.n	8011704 <TIM_OC4Init+0x44>
 801171e:	bf00      	nop
 8011720:	40010000 	.word	0x40010000
 8011724:	40010400 	.word	0x40010400
	...

08011730 <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8011730:	6982      	ldr	r2, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8011732:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8011736:	4013      	ands	r3, r2

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8011738:	4319      	orrs	r1, r3
 801173a:	6181      	str	r1, [r0, #24]
 801173c:	4770      	bx	lr
 801173e:	bf00      	nop

08011740 <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8011740:	6982      	ldr	r2, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8011742:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 8011746:	4013      	ands	r3, r2

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8011748:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 801174c:	b289      	uxth	r1, r1
 801174e:	6181      	str	r1, [r0, #24]
 8011750:	4770      	bx	lr
 8011752:	bf00      	nop
	...

08011760 <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8011760:	69c2      	ldr	r2, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8011762:	f64f 73f7 	movw	r3, #65527	; 0xfff7
 8011766:	4013      	ands	r3, r2

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8011768:	4319      	orrs	r1, r3
 801176a:	61c1      	str	r1, [r0, #28]
 801176c:	4770      	bx	lr
 801176e:	bf00      	nop

08011770 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8011770:	69c2      	ldr	r2, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8011772:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 8011776:	4013      	ands	r3, r2

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8011778:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 801177c:	b289      	uxth	r1, r1
 801177e:	61c1      	str	r1, [r0, #28]
 8011780:	4770      	bx	lr
 8011782:	bf00      	nop
	...

08011790 <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 8011790:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 8011792:	884b      	ldrh	r3, [r1, #2]
 8011794:	f8b1 e000 	ldrh.w	lr, [r1]
 8011798:	888f      	ldrh	r7, [r1, #4]
 801179a:	88ce      	ldrh	r6, [r1, #6]
 801179c:	890d      	ldrh	r5, [r1, #8]
 801179e:	894c      	ldrh	r4, [r1, #10]
 80117a0:	898a      	ldrh	r2, [r1, #12]
 80117a2:	ea4e 0303 	orr.w	r3, lr, r3
 80117a6:	433b      	orrs	r3, r7
 80117a8:	4333      	orrs	r3, r6
 80117aa:	432b      	orrs	r3, r5
 80117ac:	4323      	orrs	r3, r4
 80117ae:	4313      	orrs	r3, r2
 80117b0:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80117b2:	6443      	str	r3, [r0, #68]	; 0x44
 80117b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80117b6:	bf00      	nop
	...

080117c0 <TIM_CtrlPWMOutputs>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 80117c0:	6c43      	ldr	r3, [r0, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80117c2:	b919      	cbnz	r1, 80117cc <TIM_CtrlPWMOutputs+0xc>
    TIMx->BDTR |= TIM_BDTR_MOE;
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 80117c4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80117c8:	6443      	str	r3, [r0, #68]	; 0x44
 80117ca:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 80117cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80117d0:	6443      	str	r3, [r0, #68]	; 0x44
 80117d2:	4770      	bx	lr
	...

080117e0 <TIM_CCPreloadControl>:
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80117e0:	b929      	cbnz	r1, 80117ee <TIM_CCPreloadControl+0xe>
    TIMx->CR2 |= TIM_CR2_CCPC;
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 80117e2:	6842      	ldr	r2, [r0, #4]
 80117e4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80117e8:	4013      	ands	r3, r2
 80117ea:	6043      	str	r3, [r0, #4]
 80117ec:	4770      	bx	lr
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 80117ee:	6843      	ldr	r3, [r0, #4]
 80117f0:	f043 0301 	orr.w	r3, r3, #1
 80117f4:	6043      	str	r3, [r0, #4]
 80117f6:	4770      	bx	lr
	...

08011800 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8011800:	43c9      	mvns	r1, r1
 8011802:	b289      	uxth	r1, r1
 8011804:	6101      	str	r1, [r0, #16]
 8011806:	4770      	bx	lr
	...

08011810 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8011810:	6882      	ldr	r2, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8011812:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8011816:	4013      	ands	r3, r2

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8011818:	4319      	orrs	r1, r3
 801181a:	6081      	str	r1, [r0, #8]
 801181c:	4770      	bx	lr
 801181e:	bf00      	nop

08011820 <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8011820:	6842      	ldr	r2, [r0, #4]
 8011822:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8011826:	4013      	ands	r3, r2
 8011828:	6043      	str	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 801182a:	6843      	ldr	r3, [r0, #4]
 801182c:	4319      	orrs	r1, r3
 801182e:	6041      	str	r1, [r0, #4]
 8011830:	4770      	bx	lr
 8011832:	bf00      	nop
	...

08011840 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 8011840:	6882      	ldr	r2, [r0, #8]
 8011842:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8011846:	4013      	ands	r3, r2
 8011848:	6083      	str	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 801184a:	6883      	ldr	r3, [r0, #8]
 801184c:	4319      	orrs	r1, r3
 801184e:	6081      	str	r1, [r0, #8]
 8011850:	4770      	bx	lr
 8011852:	bf00      	nop
	...

08011860 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 8011860:	6882      	ldr	r2, [r0, #8]
 8011862:	f64f 737f 	movw	r3, #65407	; 0xff7f
 8011866:	4013      	ands	r3, r2
 8011868:	6083      	str	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 801186a:	6883      	ldr	r3, [r0, #8]
 801186c:	4319      	orrs	r1, r3
 801186e:	6081      	str	r1, [r0, #8]
 8011870:	4770      	bx	lr
 8011872:	bf00      	nop
	...

08011880 <WWDG_SetPrescaler>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
  /* Clear WDGTB[1:0] bits */
  tmpreg = WWDG->CFR & CFR_WDGTB_MASK;
 8011880:	4a03      	ldr	r2, [pc, #12]	; (8011890 <WWDG_SetPrescaler+0x10>)
 8011882:	6853      	ldr	r3, [r2, #4]
 8011884:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
  /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
  tmpreg |= WWDG_Prescaler;
 8011888:	4318      	orrs	r0, r3
  /* Store the new value */
  WWDG->CFR = tmpreg;
 801188a:	6050      	str	r0, [r2, #4]
 801188c:	4770      	bx	lr
 801188e:	bf00      	nop
 8011890:	40002c00 	.word	0x40002c00
	...

080118a0 <WWDG_SetWindowValue>:
  * @param  WindowValue: specifies the window value to be compared to the downcounter.
  *   This parameter value must be lower than 0x80.
  * @retval None
  */
void WWDG_SetWindowValue(uint8_t WindowValue)
{
 80118a0:	b082      	sub	sp, #8

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_MASK;
 80118a2:	4a08      	ldr	r2, [pc, #32]	; (80118c4 <WWDG_SetWindowValue+0x24>)
  *   This parameter value must be lower than 0x80.
  * @retval None
  */
void WWDG_SetWindowValue(uint8_t WindowValue)
{
  __IO uint32_t tmpreg = 0;
 80118a4:	2300      	movs	r3, #0
 80118a6:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_MASK;
 80118a8:	6853      	ldr	r3, [r2, #4]
 80118aa:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80118ae:	9301      	str	r3, [sp, #4]

  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & (uint32_t) BIT_MASK;
 80118b0:	9b01      	ldr	r3, [sp, #4]
 80118b2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80118b6:	4303      	orrs	r3, r0
 80118b8:	9301      	str	r3, [sp, #4]

  /* Store the new value */
  WWDG->CFR = tmpreg;
 80118ba:	9b01      	ldr	r3, [sp, #4]
 80118bc:	6053      	str	r3, [r2, #4]
}
 80118be:	b002      	add	sp, #8
 80118c0:	4770      	bx	lr
 80118c2:	bf00      	nop
 80118c4:	40002c00 	.word	0x40002c00
	...

080118d0 <WWDG_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  /* Write to T[6:0] bits to configure the counter value, no need to do
     a read-modify-write; writing a 0 to WDGA bit does nothing */
  WWDG->CR = Counter & BIT_MASK;
 80118d0:	4b02      	ldr	r3, [pc, #8]	; (80118dc <WWDG_SetCounter+0xc>)
 80118d2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80118d6:	6018      	str	r0, [r3, #0]
 80118d8:	4770      	bx	lr
 80118da:	bf00      	nop
 80118dc:	40002c00 	.word	0x40002c00

080118e0 <WWDG_Enable>:
  */
void WWDG_Enable(uint8_t Counter)
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  WWDG->CR = WWDG_CR_WDGA | Counter;
 80118e0:	4b02      	ldr	r3, [pc, #8]	; (80118ec <WWDG_Enable+0xc>)
 80118e2:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80118e6:	6018      	str	r0, [r3, #0]
 80118e8:	4770      	bx	lr
 80118ea:	bf00      	nop
 80118ec:	40002c00 	.word	0x40002c00

080118f0 <main>:
     WORK    :
     ARG     : void
     RET     : void
---------------------------------------------------------------------------*/
int main(void)
{
 80118f0:	b508      	push	{r3, lr}
//=================================
// hardware setup
	
	bldc_init();
 80118f2:	f7fd ffed 	bl	800f8d0 <bldc_init>

	app_init();
 80118f6:	f7ff fa7b 	bl	8010df0 <app_init>

	timeout_init();
 80118fa:	f7ff f829 	bl	8010950 <timeout_init>
	timeout_configure(1000);
 80118fe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8011902:	f7ff f80d 	bl	8010920 <timeout_configure>

	comm_can_init();
 8011906:	f7ff f8cb 	bl	8010aa0 <comm_can_init>
	test.print();

//=================================
	for(;;)
	{
		chThdSleepMilliseconds(10);
 801190a:	2064      	movs	r0, #100	; 0x64
 801190c:	f7fb fae8 	bl	800cee0 <chThdSleep>
 8011910:	e7fb      	b.n	801190a <main+0x1a>
 8011912:	bf00      	nop
	...

08011920 <cosf>:
 8011920:	b500      	push	{lr}
 8011922:	ee10 3a10 	vmov	r3, s0
 8011926:	4a20      	ldr	r2, [pc, #128]	; (80119a8 <cosf+0x88>)
 8011928:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801192c:	4293      	cmp	r3, r2
 801192e:	b083      	sub	sp, #12
 8011930:	dd19      	ble.n	8011966 <cosf+0x46>
 8011932:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8011936:	db04      	blt.n	8011942 <cosf+0x22>
 8011938:	ee30 0a40 	vsub.f32	s0, s0, s0
 801193c:	b003      	add	sp, #12
 801193e:	f85d fb04 	ldr.w	pc, [sp], #4
 8011942:	4668      	mov	r0, sp
 8011944:	f000 f8dc 	bl	8011b00 <__ieee754_rem_pio2f>
 8011948:	f000 0003 	and.w	r0, r0, #3
 801194c:	2801      	cmp	r0, #1
 801194e:	d01a      	beq.n	8011986 <cosf+0x66>
 8011950:	2802      	cmp	r0, #2
 8011952:	d00f      	beq.n	8011974 <cosf+0x54>
 8011954:	b300      	cbz	r0, 8011998 <cosf+0x78>
 8011956:	2001      	movs	r0, #1
 8011958:	eddd 0a01 	vldr	s1, [sp, #4]
 801195c:	ed9d 0a00 	vldr	s0, [sp]
 8011960:	f000 fe16 	bl	8012590 <__kernel_sinf>
 8011964:	e7ea      	b.n	801193c <cosf+0x1c>
 8011966:	eddf 0a11 	vldr	s1, [pc, #68]	; 80119ac <cosf+0x8c>
 801196a:	f000 fa71 	bl	8011e50 <__kernel_cosf>
 801196e:	b003      	add	sp, #12
 8011970:	f85d fb04 	ldr.w	pc, [sp], #4
 8011974:	eddd 0a01 	vldr	s1, [sp, #4]
 8011978:	ed9d 0a00 	vldr	s0, [sp]
 801197c:	f000 fa68 	bl	8011e50 <__kernel_cosf>
 8011980:	eeb1 0a40 	vneg.f32	s0, s0
 8011984:	e7da      	b.n	801193c <cosf+0x1c>
 8011986:	eddd 0a01 	vldr	s1, [sp, #4]
 801198a:	ed9d 0a00 	vldr	s0, [sp]
 801198e:	f000 fdff 	bl	8012590 <__kernel_sinf>
 8011992:	eeb1 0a40 	vneg.f32	s0, s0
 8011996:	e7d1      	b.n	801193c <cosf+0x1c>
 8011998:	eddd 0a01 	vldr	s1, [sp, #4]
 801199c:	ed9d 0a00 	vldr	s0, [sp]
 80119a0:	f000 fa56 	bl	8011e50 <__kernel_cosf>
 80119a4:	e7ca      	b.n	801193c <cosf+0x1c>
 80119a6:	bf00      	nop
 80119a8:	3f490fd8 	.word	0x3f490fd8
 80119ac:	00000000 	.word	0x00000000

080119b0 <sinf>:
 80119b0:	b500      	push	{lr}
 80119b2:	ee10 3a10 	vmov	r3, s0
 80119b6:	4a21      	ldr	r2, [pc, #132]	; (8011a3c <sinf+0x8c>)
 80119b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80119bc:	4293      	cmp	r3, r2
 80119be:	b083      	sub	sp, #12
 80119c0:	dd1a      	ble.n	80119f8 <sinf+0x48>
 80119c2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80119c6:	db04      	blt.n	80119d2 <sinf+0x22>
 80119c8:	ee30 0a40 	vsub.f32	s0, s0, s0
 80119cc:	b003      	add	sp, #12
 80119ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80119d2:	4668      	mov	r0, sp
 80119d4:	f000 f894 	bl	8011b00 <__ieee754_rem_pio2f>
 80119d8:	f000 0003 	and.w	r0, r0, #3
 80119dc:	2801      	cmp	r0, #1
 80119de:	d01d      	beq.n	8011a1c <sinf+0x6c>
 80119e0:	2802      	cmp	r0, #2
 80119e2:	d011      	beq.n	8011a08 <sinf+0x58>
 80119e4:	b308      	cbz	r0, 8011a2a <sinf+0x7a>
 80119e6:	eddd 0a01 	vldr	s1, [sp, #4]
 80119ea:	ed9d 0a00 	vldr	s0, [sp]
 80119ee:	f000 fa2f 	bl	8011e50 <__kernel_cosf>
 80119f2:	eeb1 0a40 	vneg.f32	s0, s0
 80119f6:	e7e9      	b.n	80119cc <sinf+0x1c>
 80119f8:	2000      	movs	r0, #0
 80119fa:	eddf 0a11 	vldr	s1, [pc, #68]	; 8011a40 <sinf+0x90>
 80119fe:	f000 fdc7 	bl	8012590 <__kernel_sinf>
 8011a02:	b003      	add	sp, #12
 8011a04:	f85d fb04 	ldr.w	pc, [sp], #4
 8011a08:	2001      	movs	r0, #1
 8011a0a:	eddd 0a01 	vldr	s1, [sp, #4]
 8011a0e:	ed9d 0a00 	vldr	s0, [sp]
 8011a12:	f000 fdbd 	bl	8012590 <__kernel_sinf>
 8011a16:	eeb1 0a40 	vneg.f32	s0, s0
 8011a1a:	e7d7      	b.n	80119cc <sinf+0x1c>
 8011a1c:	eddd 0a01 	vldr	s1, [sp, #4]
 8011a20:	ed9d 0a00 	vldr	s0, [sp]
 8011a24:	f000 fa14 	bl	8011e50 <__kernel_cosf>
 8011a28:	e7d0      	b.n	80119cc <sinf+0x1c>
 8011a2a:	2001      	movs	r0, #1
 8011a2c:	eddd 0a01 	vldr	s1, [sp, #4]
 8011a30:	ed9d 0a00 	vldr	s0, [sp]
 8011a34:	f000 fdac 	bl	8012590 <__kernel_sinf>
 8011a38:	e7c8      	b.n	80119cc <sinf+0x1c>
 8011a3a:	bf00      	nop
 8011a3c:	3f490fd8 	.word	0x3f490fd8
	...

08011a50 <sqrtf>:
 8011a50:	b510      	push	{r4, lr}
 8011a52:	ed2d 8b02 	vpush	{d8}
 8011a56:	b08a      	sub	sp, #40	; 0x28
 8011a58:	eeb0 8a40 	vmov.f32	s16, s0
 8011a5c:	f000 f9a0 	bl	8011da0 <__ieee754_sqrtf>
 8011a60:	4b24      	ldr	r3, [pc, #144]	; (8011af4 <sqrtf+0xa4>)
 8011a62:	f993 4000 	ldrsb.w	r4, [r3]
 8011a66:	1c63      	adds	r3, r4, #1
 8011a68:	d009      	beq.n	8011a7e <sqrtf+0x2e>
 8011a6a:	eeb4 8a48 	vcmp.f32	s16, s16
 8011a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a72:	d604      	bvs.n	8011a7e <sqrtf+0x2e>
 8011a74:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8011a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a7c:	d403      	bmi.n	8011a86 <sqrtf+0x36>
 8011a7e:	b00a      	add	sp, #40	; 0x28
 8011a80:	ecbd 8b02 	vpop	{d8}
 8011a84:	bd10      	pop	{r4, pc}
 8011a86:	2301      	movs	r3, #1
 8011a88:	4a1b      	ldr	r2, [pc, #108]	; (8011af8 <sqrtf+0xa8>)
 8011a8a:	9300      	str	r3, [sp, #0]
 8011a8c:	ee18 0a10 	vmov	r0, s16
 8011a90:	2300      	movs	r3, #0
 8011a92:	9201      	str	r2, [sp, #4]
 8011a94:	9308      	str	r3, [sp, #32]
 8011a96:	f7fa fcb7 	bl	800c408 <__aeabi_f2d>
 8011a9a:	2200      	movs	r2, #0
 8011a9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011aa0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011aa4:	2300      	movs	r3, #0
 8011aa6:	b1bc      	cbz	r4, 8011ad8 <sqrtf+0x88>
 8011aa8:	4610      	mov	r0, r2
 8011aaa:	4619      	mov	r1, r3
 8011aac:	f7fa fe2a 	bl	800c704 <__aeabi_ddiv>
 8011ab0:	2c02      	cmp	r4, #2
 8011ab2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011ab6:	d111      	bne.n	8011adc <sqrtf+0x8c>
 8011ab8:	f000 fe82 	bl	80127c0 <__errno>
 8011abc:	2321      	movs	r3, #33	; 0x21
 8011abe:	6003      	str	r3, [r0, #0]
 8011ac0:	9b08      	ldr	r3, [sp, #32]
 8011ac2:	b98b      	cbnz	r3, 8011ae8 <sqrtf+0x98>
 8011ac4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011ac8:	f7fa ff0a 	bl	800c8e0 <__aeabi_d2f>
 8011acc:	ee00 0a10 	vmov	s0, r0
 8011ad0:	b00a      	add	sp, #40	; 0x28
 8011ad2:	ecbd 8b02 	vpop	{d8}
 8011ad6:	bd10      	pop	{r4, pc}
 8011ad8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011adc:	4668      	mov	r0, sp
 8011ade:	f000 fd9f 	bl	8012620 <matherr>
 8011ae2:	2800      	cmp	r0, #0
 8011ae4:	d1ec      	bne.n	8011ac0 <sqrtf+0x70>
 8011ae6:	e7e7      	b.n	8011ab8 <sqrtf+0x68>
 8011ae8:	f000 fe6a 	bl	80127c0 <__errno>
 8011aec:	9b08      	ldr	r3, [sp, #32]
 8011aee:	6003      	str	r3, [r0, #0]
 8011af0:	e7e8      	b.n	8011ac4 <sqrtf+0x74>
 8011af2:	bf00      	nop
 8011af4:	2000083d 	.word	0x2000083d
 8011af8:	08012be0 	.word	0x08012be0
 8011afc:	00000000 	.word	0x00000000

08011b00 <__ieee754_rem_pio2f>:
 8011b00:	b570      	push	{r4, r5, r6, lr}
 8011b02:	ee10 3a10 	vmov	r3, s0
 8011b06:	4a96      	ldr	r2, [pc, #600]	; (8011d60 <__ieee754_rem_pio2f+0x260>)
 8011b08:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8011b0c:	4294      	cmp	r4, r2
 8011b0e:	b086      	sub	sp, #24
 8011b10:	dd5f      	ble.n	8011bd2 <__ieee754_rem_pio2f+0xd2>
 8011b12:	4a94      	ldr	r2, [pc, #592]	; (8011d64 <__ieee754_rem_pio2f+0x264>)
 8011b14:	4294      	cmp	r4, r2
 8011b16:	ee10 6a10 	vmov	r6, s0
 8011b1a:	dc1b      	bgt.n	8011b54 <__ieee754_rem_pio2f+0x54>
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	eddf 7a92 	vldr	s15, [pc, #584]	; 8011d68 <__ieee754_rem_pio2f+0x268>
 8011b22:	4a92      	ldr	r2, [pc, #584]	; (8011d6c <__ieee754_rem_pio2f+0x26c>)
 8011b24:	f024 040f 	bic.w	r4, r4, #15
 8011b28:	f340 80d5 	ble.w	8011cd6 <__ieee754_rem_pio2f+0x1d6>
 8011b2c:	4294      	cmp	r4, r2
 8011b2e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8011b32:	d05e      	beq.n	8011bf2 <__ieee754_rem_pio2f+0xf2>
 8011b34:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 8011d70 <__ieee754_rem_pio2f+0x270>
 8011b38:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8011b3c:	2301      	movs	r3, #1
 8011b3e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011b42:	edc0 6a00 	vstr	s13, [r0]
 8011b46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011b4a:	edc0 7a01 	vstr	s15, [r0, #4]
 8011b4e:	4618      	mov	r0, r3
 8011b50:	b006      	add	sp, #24
 8011b52:	bd70      	pop	{r4, r5, r6, pc}
 8011b54:	4a87      	ldr	r2, [pc, #540]	; (8011d74 <__ieee754_rem_pio2f+0x274>)
 8011b56:	4294      	cmp	r4, r2
 8011b58:	4605      	mov	r5, r0
 8011b5a:	dd5c      	ble.n	8011c16 <__ieee754_rem_pio2f+0x116>
 8011b5c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8011b60:	da3f      	bge.n	8011be2 <__ieee754_rem_pio2f+0xe2>
 8011b62:	15e2      	asrs	r2, r4, #23
 8011b64:	3a86      	subs	r2, #134	; 0x86
 8011b66:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 8011b6a:	ee07 3a10 	vmov	s14, r3
 8011b6e:	eefd 6ac7 	vcvt.s32.f32	s13, s14
 8011b72:	eddf 7a81 	vldr	s15, [pc, #516]	; 8011d78 <__ieee754_rem_pio2f+0x278>
 8011b76:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8011b7a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8011b7e:	edcd 6a03 	vstr	s13, [sp, #12]
 8011b82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011b86:	eefd 6ac7 	vcvt.s32.f32	s13, s14
 8011b8a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8011b8e:	ee37 7a66 	vsub.f32	s14, s14, s13
 8011b92:	edcd 6a04 	vstr	s13, [sp, #16]
 8011b96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011b9a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8011b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ba2:	edcd 7a05 	vstr	s15, [sp, #20]
 8011ba6:	f040 80b7 	bne.w	8011d18 <__ieee754_rem_pio2f+0x218>
 8011baa:	eef5 6a40 	vcmp.f32	s13, #0.0
 8011bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011bb2:	bf0c      	ite	eq
 8011bb4:	2301      	moveq	r3, #1
 8011bb6:	2302      	movne	r3, #2
 8011bb8:	4970      	ldr	r1, [pc, #448]	; (8011d7c <__ieee754_rem_pio2f+0x27c>)
 8011bba:	9101      	str	r1, [sp, #4]
 8011bbc:	2102      	movs	r1, #2
 8011bbe:	9100      	str	r1, [sp, #0]
 8011bc0:	a803      	add	r0, sp, #12
 8011bc2:	4629      	mov	r1, r5
 8011bc4:	f000 f9cc 	bl	8011f60 <__kernel_rem_pio2f>
 8011bc8:	2e00      	cmp	r6, #0
 8011bca:	f2c0 8097 	blt.w	8011cfc <__ieee754_rem_pio2f+0x1fc>
 8011bce:	4603      	mov	r3, r0
 8011bd0:	e004      	b.n	8011bdc <__ieee754_rem_pio2f+0xdc>
 8011bd2:	2200      	movs	r2, #0
 8011bd4:	ed80 0a00 	vstr	s0, [r0]
 8011bd8:	6042      	str	r2, [r0, #4]
 8011bda:	2300      	movs	r3, #0
 8011bdc:	4618      	mov	r0, r3
 8011bde:	b006      	add	sp, #24
 8011be0:	bd70      	pop	{r4, r5, r6, pc}
 8011be2:	ee70 7a40 	vsub.f32	s15, s0, s0
 8011be6:	2300      	movs	r3, #0
 8011be8:	edc0 7a01 	vstr	s15, [r0, #4]
 8011bec:	edc0 7a00 	vstr	s15, [r0]
 8011bf0:	e7f4      	b.n	8011bdc <__ieee754_rem_pio2f+0xdc>
 8011bf2:	eddf 6a63 	vldr	s13, [pc, #396]	; 8011d80 <__ieee754_rem_pio2f+0x280>
 8011bf6:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8011d84 <__ieee754_rem_pio2f+0x284>
 8011bfa:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011bfe:	2301      	movs	r3, #1
 8011c00:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8011c04:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011c08:	edc0 6a00 	vstr	s13, [r0]
 8011c0c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011c10:	edc0 7a01 	vstr	s15, [r0, #4]
 8011c14:	e7e2      	b.n	8011bdc <__ieee754_rem_pio2f+0xdc>
 8011c16:	f000 fd0b 	bl	8012630 <fabsf>
 8011c1a:	eddf 6a5b 	vldr	s13, [pc, #364]	; 8011d88 <__ieee754_rem_pio2f+0x288>
 8011c1e:	eddf 5a52 	vldr	s11, [pc, #328]	; 8011d68 <__ieee754_rem_pio2f+0x268>
 8011c22:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8011d70 <__ieee754_rem_pio2f+0x270>
 8011c26:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8011c2a:	eee0 7a26 	vfma.f32	s15, s0, s13
 8011c2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011c32:	ee17 3a90 	vmov	r3, s15
 8011c36:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8011c3a:	2b1f      	cmp	r3, #31
 8011c3c:	eeb1 6a66 	vneg.f32	s12, s13
 8011c40:	eea6 0a25 	vfma.f32	s0, s12, s11
 8011c44:	ee66 7a87 	vmul.f32	s15, s13, s14
 8011c48:	dc1d      	bgt.n	8011c86 <__ieee754_rem_pio2f+0x186>
 8011c4a:	4950      	ldr	r1, [pc, #320]	; (8011d8c <__ieee754_rem_pio2f+0x28c>)
 8011c4c:	1e58      	subs	r0, r3, #1
 8011c4e:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 8011c52:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8011c56:	428a      	cmp	r2, r1
 8011c58:	d015      	beq.n	8011c86 <__ieee754_rem_pio2f+0x186>
 8011c5a:	ee30 7a67 	vsub.f32	s14, s0, s15
 8011c5e:	ed85 7a00 	vstr	s14, [r5]
 8011c62:	ee30 0a47 	vsub.f32	s0, s0, s14
 8011c66:	2e00      	cmp	r6, #0
 8011c68:	ee30 0a67 	vsub.f32	s0, s0, s15
 8011c6c:	ed85 0a01 	vstr	s0, [r5, #4]
 8011c70:	dab4      	bge.n	8011bdc <__ieee754_rem_pio2f+0xdc>
 8011c72:	eeb1 7a47 	vneg.f32	s14, s14
 8011c76:	eeb1 0a40 	vneg.f32	s0, s0
 8011c7a:	ed85 7a00 	vstr	s14, [r5]
 8011c7e:	ed85 0a01 	vstr	s0, [r5, #4]
 8011c82:	425b      	negs	r3, r3
 8011c84:	e7aa      	b.n	8011bdc <__ieee754_rem_pio2f+0xdc>
 8011c86:	ee30 7a67 	vsub.f32	s14, s0, s15
 8011c8a:	15e4      	asrs	r4, r4, #23
 8011c8c:	ee17 2a10 	vmov	r2, s14
 8011c90:	f3c2 52c7 	ubfx	r2, r2, #23, #8
 8011c94:	1aa2      	subs	r2, r4, r2
 8011c96:	2a08      	cmp	r2, #8
 8011c98:	dde1      	ble.n	8011c5e <__ieee754_rem_pio2f+0x15e>
 8011c9a:	eddf 7a39 	vldr	s15, [pc, #228]	; 8011d80 <__ieee754_rem_pio2f+0x280>
 8011c9e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8011d84 <__ieee754_rem_pio2f+0x284>
 8011ca2:	eef0 5a40 	vmov.f32	s11, s0
 8011ca6:	eee6 5a27 	vfma.f32	s11, s12, s15
 8011caa:	ee30 0a65 	vsub.f32	s0, s0, s11
 8011cae:	eea6 0a27 	vfma.f32	s0, s12, s15
 8011cb2:	eef0 7a40 	vmov.f32	s15, s0
 8011cb6:	eed6 7a87 	vfnms.f32	s15, s13, s14
 8011cba:	ee35 7ae7 	vsub.f32	s14, s11, s15
 8011cbe:	ee17 2a10 	vmov	r2, s14
 8011cc2:	f3c2 52c7 	ubfx	r2, r2, #23, #8
 8011cc6:	1aa4      	subs	r4, r4, r2
 8011cc8:	2c19      	cmp	r4, #25
 8011cca:	dc3a      	bgt.n	8011d42 <__ieee754_rem_pio2f+0x242>
 8011ccc:	ed85 7a00 	vstr	s14, [r5]
 8011cd0:	eeb0 0a65 	vmov.f32	s0, s11
 8011cd4:	e7c5      	b.n	8011c62 <__ieee754_rem_pio2f+0x162>
 8011cd6:	4294      	cmp	r4, r2
 8011cd8:	ee70 7a27 	vadd.f32	s15, s0, s15
 8011cdc:	d01e      	beq.n	8011d1c <__ieee754_rem_pio2f+0x21c>
 8011cde:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8011d70 <__ieee754_rem_pio2f+0x270>
 8011ce2:	ee77 6a87 	vadd.f32	s13, s15, s14
 8011ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8011cea:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011cee:	edc0 6a00 	vstr	s13, [r0]
 8011cf2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011cf6:	edc0 7a01 	vstr	s15, [r0, #4]
 8011cfa:	e76f      	b.n	8011bdc <__ieee754_rem_pio2f+0xdc>
 8011cfc:	ed95 7a00 	vldr	s14, [r5]
 8011d00:	edd5 7a01 	vldr	s15, [r5, #4]
 8011d04:	eeb1 7a47 	vneg.f32	s14, s14
 8011d08:	eef1 7a67 	vneg.f32	s15, s15
 8011d0c:	4243      	negs	r3, r0
 8011d0e:	ed85 7a00 	vstr	s14, [r5]
 8011d12:	edc5 7a01 	vstr	s15, [r5, #4]
 8011d16:	e761      	b.n	8011bdc <__ieee754_rem_pio2f+0xdc>
 8011d18:	2303      	movs	r3, #3
 8011d1a:	e74d      	b.n	8011bb8 <__ieee754_rem_pio2f+0xb8>
 8011d1c:	eddf 6a18 	vldr	s13, [pc, #96]	; 8011d80 <__ieee754_rem_pio2f+0x280>
 8011d20:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8011d84 <__ieee754_rem_pio2f+0x284>
 8011d24:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8011d28:	f04f 33ff 	mov.w	r3, #4294967295
 8011d2c:	ee77 6a87 	vadd.f32	s13, s15, s14
 8011d30:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011d34:	edc0 6a00 	vstr	s13, [r0]
 8011d38:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011d3c:	edc0 7a01 	vstr	s15, [r0, #4]
 8011d40:	e74c      	b.n	8011bdc <__ieee754_rem_pio2f+0xdc>
 8011d42:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8011d90 <__ieee754_rem_pio2f+0x290>
 8011d46:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8011d94 <__ieee754_rem_pio2f+0x294>
 8011d4a:	eeb0 0a65 	vmov.f32	s0, s11
 8011d4e:	eea6 0a07 	vfma.f32	s0, s12, s14
 8011d52:	ee75 7ac0 	vsub.f32	s15, s11, s0
 8011d56:	eee6 7a07 	vfma.f32	s15, s12, s14
 8011d5a:	eed6 7a85 	vfnms.f32	s15, s13, s10
 8011d5e:	e77c      	b.n	8011c5a <__ieee754_rem_pio2f+0x15a>
 8011d60:	3f490fd8 	.word	0x3f490fd8
 8011d64:	4016cbe3 	.word	0x4016cbe3
 8011d68:	3fc90f80 	.word	0x3fc90f80
 8011d6c:	3fc90fd0 	.word	0x3fc90fd0
 8011d70:	37354443 	.word	0x37354443
 8011d74:	43490f80 	.word	0x43490f80
 8011d78:	43800000 	.word	0x43800000
 8011d7c:	08012c70 	.word	0x08012c70
 8011d80:	37354400 	.word	0x37354400
 8011d84:	2e85a308 	.word	0x2e85a308
 8011d88:	3f22f984 	.word	0x3f22f984
 8011d8c:	08012bf0 	.word	0x08012bf0
 8011d90:	2e85a300 	.word	0x2e85a300
 8011d94:	248d3132 	.word	0x248d3132
	...

08011da0 <__ieee754_sqrtf>:
 8011da0:	ee10 3a10 	vmov	r3, s0
 8011da4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8011da8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8011dac:	b470      	push	{r4, r5, r6}
 8011dae:	d230      	bcs.n	8011e12 <__ieee754_sqrtf+0x72>
 8011db0:	b36a      	cbz	r2, 8011e0e <__ieee754_sqrtf+0x6e>
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	db3d      	blt.n	8011e32 <__ieee754_sqrtf+0x92>
 8011db6:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8011dba:	ea4f 50e3 	mov.w	r0, r3, asr #23
 8011dbe:	d32c      	bcc.n	8011e1a <__ieee754_sqrtf+0x7a>
 8011dc0:	f1a0 027f 	sub.w	r2, r0, #127	; 0x7f
 8011dc4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8011dc8:	07d1      	lsls	r1, r2, #31
 8011dca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8011dce:	bf48      	it	mi
 8011dd0:	005b      	lslmi	r3, r3, #1
 8011dd2:	2400      	movs	r4, #0
 8011dd4:	1056      	asrs	r6, r2, #1
 8011dd6:	005b      	lsls	r3, r3, #1
 8011dd8:	4625      	mov	r5, r4
 8011dda:	2119      	movs	r1, #25
 8011ddc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8011de0:	18a8      	adds	r0, r5, r2
 8011de2:	4298      	cmp	r0, r3
 8011de4:	dc02      	bgt.n	8011dec <__ieee754_sqrtf+0x4c>
 8011de6:	1a1b      	subs	r3, r3, r0
 8011de8:	1885      	adds	r5, r0, r2
 8011dea:	4414      	add	r4, r2
 8011dec:	3901      	subs	r1, #1
 8011dee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011df2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8011df6:	d1f3      	bne.n	8011de0 <__ieee754_sqrtf+0x40>
 8011df8:	b113      	cbz	r3, 8011e00 <__ieee754_sqrtf+0x60>
 8011dfa:	f004 0301 	and.w	r3, r4, #1
 8011dfe:	441c      	add	r4, r3
 8011e00:	1064      	asrs	r4, r4, #1
 8011e02:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8011e06:	eb04 53c6 	add.w	r3, r4, r6, lsl #23
 8011e0a:	ee00 3a10 	vmov	s0, r3
 8011e0e:	bc70      	pop	{r4, r5, r6}
 8011e10:	4770      	bx	lr
 8011e12:	eea0 0a00 	vfma.f32	s0, s0, s0
 8011e16:	bc70      	pop	{r4, r5, r6}
 8011e18:	4770      	bx	lr
 8011e1a:	f413 0200 	ands.w	r2, r3, #8388608	; 0x800000
 8011e1e:	d001      	beq.n	8011e24 <__ieee754_sqrtf+0x84>
 8011e20:	e00c      	b.n	8011e3c <__ieee754_sqrtf+0x9c>
 8011e22:	460a      	mov	r2, r1
 8011e24:	005b      	lsls	r3, r3, #1
 8011e26:	021c      	lsls	r4, r3, #8
 8011e28:	f102 0101 	add.w	r1, r2, #1
 8011e2c:	d5f9      	bpl.n	8011e22 <__ieee754_sqrtf+0x82>
 8011e2e:	1a80      	subs	r0, r0, r2
 8011e30:	e7c6      	b.n	8011dc0 <__ieee754_sqrtf+0x20>
 8011e32:	ee70 7a40 	vsub.f32	s15, s0, s0
 8011e36:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8011e3a:	e7e8      	b.n	8011e0e <__ieee754_sqrtf+0x6e>
 8011e3c:	f04f 32ff 	mov.w	r2, #4294967295
 8011e40:	e7f5      	b.n	8011e2e <__ieee754_sqrtf+0x8e>
 8011e42:	bf00      	nop
	...

08011e50 <__kernel_cosf>:
 8011e50:	ee10 3a10 	vmov	r3, s0
 8011e54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011e58:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8011e5c:	da2c      	bge.n	8011eb8 <__kernel_cosf+0x68>
 8011e5e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8011e62:	ee17 3a90 	vmov	r3, s15
 8011e66:	2b00      	cmp	r3, #0
 8011e68:	d060      	beq.n	8011f2c <__kernel_cosf+0xdc>
 8011e6a:	ee20 7a00 	vmul.f32	s14, s0, s0
 8011e6e:	eddf 4a31 	vldr	s9, [pc, #196]	; 8011f34 <__kernel_cosf+0xe4>
 8011e72:	ed9f 5a31 	vldr	s10, [pc, #196]	; 8011f38 <__kernel_cosf+0xe8>
 8011e76:	eddf 5a31 	vldr	s11, [pc, #196]	; 8011f3c <__kernel_cosf+0xec>
 8011e7a:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8011f40 <__kernel_cosf+0xf0>
 8011e7e:	eddf 7a31 	vldr	s15, [pc, #196]	; 8011f44 <__kernel_cosf+0xf4>
 8011e82:	eddf 6a31 	vldr	s13, [pc, #196]	; 8011f48 <__kernel_cosf+0xf8>
 8011e86:	eea7 5a24 	vfma.f32	s10, s14, s9
 8011e8a:	eee7 5a05 	vfma.f32	s11, s14, s10
 8011e8e:	eea7 6a25 	vfma.f32	s12, s14, s11
 8011e92:	eee7 7a06 	vfma.f32	s15, s14, s12
 8011e96:	eee7 6a27 	vfma.f32	s13, s14, s15
 8011e9a:	ee66 6a87 	vmul.f32	s13, s13, s14
 8011e9e:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 8011ea2:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8011ea6:	eee7 0a26 	vfma.f32	s1, s14, s13
 8011eaa:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8011eae:	eed7 0a06 	vfnms.f32	s1, s14, s12
 8011eb2:	ee37 0ae0 	vsub.f32	s0, s15, s1
 8011eb6:	4770      	bx	lr
 8011eb8:	ee20 7a00 	vmul.f32	s14, s0, s0
 8011ebc:	eddf 4a1d 	vldr	s9, [pc, #116]	; 8011f34 <__kernel_cosf+0xe4>
 8011ec0:	ed9f 5a1d 	vldr	s10, [pc, #116]	; 8011f38 <__kernel_cosf+0xe8>
 8011ec4:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8011f3c <__kernel_cosf+0xec>
 8011ec8:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 8011f40 <__kernel_cosf+0xf0>
 8011ecc:	eddf 7a1d 	vldr	s15, [pc, #116]	; 8011f44 <__kernel_cosf+0xf4>
 8011ed0:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8011f48 <__kernel_cosf+0xf8>
 8011ed4:	4a1d      	ldr	r2, [pc, #116]	; (8011f4c <__kernel_cosf+0xfc>)
 8011ed6:	eea7 5a24 	vfma.f32	s10, s14, s9
 8011eda:	4293      	cmp	r3, r2
 8011edc:	eee7 5a05 	vfma.f32	s11, s14, s10
 8011ee0:	eea7 6a25 	vfma.f32	s12, s14, s11
 8011ee4:	eee7 7a06 	vfma.f32	s15, s14, s12
 8011ee8:	eee7 6a27 	vfma.f32	s13, s14, s15
 8011eec:	ee66 6a87 	vmul.f32	s13, s13, s14
 8011ef0:	ddd5      	ble.n	8011e9e <__kernel_cosf+0x4e>
 8011ef2:	4a17      	ldr	r2, [pc, #92]	; (8011f50 <__kernel_cosf+0x100>)
 8011ef4:	4293      	cmp	r3, r2
 8011ef6:	dc14      	bgt.n	8011f22 <__kernel_cosf+0xd2>
 8011ef8:	f103 437f 	add.w	r3, r3, #4278190080	; 0xff000000
 8011efc:	ee07 3a90 	vmov	s15, r3
 8011f00:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8011f04:	ee36 6a67 	vsub.f32	s12, s12, s15
 8011f08:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 8011f0c:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8011f10:	eee7 0a26 	vfma.f32	s1, s14, s13
 8011f14:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8011f18:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8011f1c:	ee36 0a67 	vsub.f32	s0, s12, s15
 8011f20:	4770      	bx	lr
 8011f22:	eeb6 6a07 	vmov.f32	s12, #103	; 0x3f380000  0.7187500
 8011f26:	eef5 7a02 	vmov.f32	s15, #82	; 0x3e900000  0.2812500
 8011f2a:	e7ed      	b.n	8011f08 <__kernel_cosf+0xb8>
 8011f2c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8011f30:	4770      	bx	lr
 8011f32:	bf00      	nop
 8011f34:	ad47d74e 	.word	0xad47d74e
 8011f38:	310f74f6 	.word	0x310f74f6
 8011f3c:	b493f27c 	.word	0xb493f27c
 8011f40:	37d00d01 	.word	0x37d00d01
 8011f44:	bab60b61 	.word	0xbab60b61
 8011f48:	3d2aaaab 	.word	0x3d2aaaab
 8011f4c:	3e999999 	.word	0x3e999999
 8011f50:	3f480000 	.word	0x3f480000
	...

08011f60 <__kernel_rem_pio2f>:
 8011f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f64:	ed2d 8b04 	vpush	{d8-d9}
 8011f68:	b0d7      	sub	sp, #348	; 0x15c
 8011f6a:	1e5f      	subs	r7, r3, #1
 8011f6c:	4ca4      	ldr	r4, [pc, #656]	; (8012200 <__kernel_rem_pio2f+0x2a0>)
 8011f6e:	9d64      	ldr	r5, [sp, #400]	; 0x190
 8011f70:	9301      	str	r3, [sp, #4]
 8011f72:	1ed3      	subs	r3, r2, #3
 8011f74:	bf48      	it	mi
 8011f76:	1d13      	addmi	r3, r2, #4
 8011f78:	f854 6025 	ldr.w	r6, [r4, r5, lsl #2]
 8011f7c:	10db      	asrs	r3, r3, #3
 8011f7e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8011f82:	f103 0a01 	add.w	sl, r3, #1
 8011f86:	468b      	mov	fp, r1
 8011f88:	19f1      	adds	r1, r6, r7
 8011f8a:	9302      	str	r3, [sp, #8]
 8011f8c:	4681      	mov	r9, r0
 8011f8e:	eba2 0aca 	sub.w	sl, r2, sl, lsl #3
 8011f92:	eba3 0307 	sub.w	r3, r3, r7
 8011f96:	d414      	bmi.n	8011fc2 <__kernel_rem_pio2f+0x62>
 8011f98:	4419      	add	r1, r3
 8011f9a:	9865      	ldr	r0, [sp, #404]	; 0x194
 8011f9c:	3101      	adds	r1, #1
 8011f9e:	aa1a      	add	r2, sp, #104	; 0x68
 8011fa0:	2b00      	cmp	r3, #0
 8011fa2:	bfaa      	itet	ge
 8011fa4:	f850 4023 	ldrge.w	r4, [r0, r3, lsl #2]
 8011fa8:	eddf 7a96 	vldrlt	s15, [pc, #600]	; 8012204 <__kernel_rem_pio2f+0x2a4>
 8011fac:	ee07 4a90 	vmovge	s15, r4
 8011fb0:	f103 0301 	add.w	r3, r3, #1
 8011fb4:	bfa8      	it	ge
 8011fb6:	eef8 7ae7 	vcvtge.f32.s32	s15, s15
 8011fba:	428b      	cmp	r3, r1
 8011fbc:	ece2 7a01 	vstmia	r2!, {s15}
 8011fc0:	d1ee      	bne.n	8011fa0 <__kernel_rem_pio2f+0x40>
 8011fc2:	2e00      	cmp	r6, #0
 8011fc4:	f2c0 82d4 	blt.w	8012570 <__kernel_rem_pio2f+0x610>
 8011fc8:	9b01      	ldr	r3, [sp, #4]
 8011fca:	a842      	add	r0, sp, #264	; 0x108
 8011fcc:	f106 0e01 	add.w	lr, r6, #1
 8011fd0:	009c      	lsls	r4, r3, #2
 8011fd2:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8011fd6:	eb09 0104 	add.w	r1, r9, r4
 8011fda:	463d      	mov	r5, r7
 8011fdc:	2f00      	cmp	r7, #0
 8011fde:	f2c0 81bf 	blt.w	8012360 <__kernel_rem_pio2f+0x400>
 8011fe2:	ab1a      	add	r3, sp, #104	; 0x68
 8011fe4:	eb03 0285 	add.w	r2, r3, r5, lsl #2
 8011fe8:	eddf 7a86 	vldr	s15, [pc, #536]	; 8012204 <__kernel_rem_pio2f+0x2a4>
 8011fec:	3204      	adds	r2, #4
 8011fee:	464b      	mov	r3, r9
 8011ff0:	ecf3 6a01 	vldmia	r3!, {s13}
 8011ff4:	ed32 7a01 	vldmdb	r2!, {s14}
 8011ff8:	428b      	cmp	r3, r1
 8011ffa:	eee6 7a87 	vfma.f32	s15, s13, s14
 8011ffe:	d1f7      	bne.n	8011ff0 <__kernel_rem_pio2f+0x90>
 8012000:	ece0 7a01 	vstmia	r0!, {s15}
 8012004:	4570      	cmp	r0, lr
 8012006:	f105 0501 	add.w	r5, r5, #1
 801200a:	d1e7      	bne.n	8011fdc <__kernel_rem_pio2f+0x7c>
 801200c:	f106 4380 	add.w	r3, r6, #1073741824	; 0x40000000
 8012010:	3b02      	subs	r3, #2
 8012012:	009b      	lsls	r3, r3, #2
 8012014:	aa06      	add	r2, sp, #24
 8012016:	f103 0804 	add.w	r8, r3, #4
 801201a:	eddf 8a7c 	vldr	s17, [pc, #496]	; 801220c <__kernel_rem_pio2f+0x2ac>
 801201e:	ed9f 8a7a 	vldr	s16, [pc, #488]	; 8012208 <__kernel_rem_pio2f+0x2a8>
 8012022:	f8cd b010 	str.w	fp, [sp, #16]
 8012026:	4413      	add	r3, r2
 8012028:	444c      	add	r4, r9
 801202a:	4490      	add	r8, r2
 801202c:	9303      	str	r3, [sp, #12]
 801202e:	4635      	mov	r5, r6
 8012030:	ab56      	add	r3, sp, #344	; 0x158
 8012032:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8012036:	2d00      	cmp	r5, #0
 8012038:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 801203c:	dd19      	ble.n	8012072 <__kernel_rem_pio2f+0x112>
 801203e:	a942      	add	r1, sp, #264	; 0x108
 8012040:	eb01 0385 	add.w	r3, r1, r5, lsl #2
 8012044:	aa05      	add	r2, sp, #20
 8012046:	ee60 7a28 	vmul.f32	s15, s0, s17
 801204a:	eeb0 7a40 	vmov.f32	s14, s0
 801204e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012052:	ed73 6a01 	vldmdb	r3!, {s13}
 8012056:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801205a:	428b      	cmp	r3, r1
 801205c:	eea7 7ac8 	vfms.f32	s14, s15, s16
 8012060:	ee37 0aa6 	vadd.f32	s0, s15, s13
 8012064:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8012068:	ee17 0a10 	vmov	r0, s14
 801206c:	f842 0f04 	str.w	r0, [r2, #4]!
 8012070:	d1e9      	bne.n	8012046 <__kernel_rem_pio2f+0xe6>
 8012072:	4650      	mov	r0, sl
 8012074:	f000 fb2c 	bl	80126d0 <scalbnf>
 8012078:	eeb0 9a40 	vmov.f32	s18, s0
 801207c:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8012080:	ee29 0a00 	vmul.f32	s0, s18, s0
 8012084:	f000 fadc 	bl	8012640 <floorf>
 8012088:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 801208c:	eea0 9a67 	vfms.f32	s18, s0, s15
 8012090:	f1ba 0f00 	cmp.w	sl, #0
 8012094:	eefd 7ac9 	vcvt.s32.f32	s15, s18
 8012098:	ee17 ba90 	vmov	fp, s15
 801209c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80120a0:	ee39 9a67 	vsub.f32	s18, s18, s15
 80120a4:	f340 8141 	ble.w	801232a <__kernel_rem_pio2f+0x3ca>
 80120a8:	f105 3eff 	add.w	lr, r5, #4294967295
 80120ac:	ab06      	add	r3, sp, #24
 80120ae:	f1ca 0208 	rsb	r2, sl, #8
 80120b2:	f853 302e 	ldr.w	r3, [r3, lr, lsl #2]
 80120b6:	fa43 f002 	asr.w	r0, r3, r2
 80120ba:	fa00 f202 	lsl.w	r2, r0, r2
 80120be:	a906      	add	r1, sp, #24
 80120c0:	1a9b      	subs	r3, r3, r2
 80120c2:	f1ca 0207 	rsb	r2, sl, #7
 80120c6:	f841 302e 	str.w	r3, [r1, lr, lsl #2]
 80120ca:	4483      	add	fp, r0
 80120cc:	fa43 f102 	asr.w	r1, r3, r2
 80120d0:	2900      	cmp	r1, #0
 80120d2:	dd37      	ble.n	8012144 <__kernel_rem_pio2f+0x1e4>
 80120d4:	2d00      	cmp	r5, #0
 80120d6:	f10b 0b01 	add.w	fp, fp, #1
 80120da:	f340 8224 	ble.w	8012526 <__kernel_rem_pio2f+0x5c6>
 80120de:	2200      	movs	r2, #0
 80120e0:	4610      	mov	r0, r2
 80120e2:	f10d 0e14 	add.w	lr, sp, #20
 80120e6:	468c      	mov	ip, r1
 80120e8:	e008      	b.n	80120fc <__kernel_rem_pio2f+0x19c>
 80120ea:	f5c3 7180 	rsb	r1, r3, #256	; 0x100
 80120ee:	b113      	cbz	r3, 80120f6 <__kernel_rem_pio2f+0x196>
 80120f0:	f8ce 1000 	str.w	r1, [lr]
 80120f4:	2001      	movs	r0, #1
 80120f6:	3201      	adds	r2, #1
 80120f8:	4295      	cmp	r5, r2
 80120fa:	dd0c      	ble.n	8012116 <__kernel_rem_pio2f+0x1b6>
 80120fc:	f85e 3f04 	ldr.w	r3, [lr, #4]!
 8012100:	2800      	cmp	r0, #0
 8012102:	d0f2      	beq.n	80120ea <__kernel_rem_pio2f+0x18a>
 8012104:	3201      	adds	r2, #1
 8012106:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 801210a:	4295      	cmp	r5, r2
 801210c:	f8ce 3000 	str.w	r3, [lr]
 8012110:	f04f 0001 	mov.w	r0, #1
 8012114:	dcf2      	bgt.n	80120fc <__kernel_rem_pio2f+0x19c>
 8012116:	4661      	mov	r1, ip
 8012118:	f1ba 0f00 	cmp.w	sl, #0
 801211c:	dd10      	ble.n	8012140 <__kernel_rem_pio2f+0x1e0>
 801211e:	f1ba 0f01 	cmp.w	sl, #1
 8012122:	f000 8109 	beq.w	8012338 <__kernel_rem_pio2f+0x3d8>
 8012126:	f1ba 0f02 	cmp.w	sl, #2
 801212a:	d109      	bne.n	8012140 <__kernel_rem_pio2f+0x1e0>
 801212c:	1e6a      	subs	r2, r5, #1
 801212e:	ab06      	add	r3, sp, #24
 8012130:	f10d 0e18 	add.w	lr, sp, #24
 8012134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012138:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801213c:	f84e 3022 	str.w	r3, [lr, r2, lsl #2]
 8012140:	2902      	cmp	r1, #2
 8012142:	d065      	beq.n	8012210 <__kernel_rem_pio2f+0x2b0>
 8012144:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8012148:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801214c:	d172      	bne.n	8012234 <__kernel_rem_pio2f+0x2d4>
 801214e:	f105 3eff 	add.w	lr, r5, #4294967295
 8012152:	4576      	cmp	r6, lr
 8012154:	dc0f      	bgt.n	8012176 <__kernel_rem_pio2f+0x216>
 8012156:	f105 4280 	add.w	r2, r5, #1073741824	; 0x40000000
 801215a:	3a01      	subs	r2, #1
 801215c:	ab06      	add	r3, sp, #24
 801215e:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8012162:	2000      	movs	r0, #0
 8012164:	f852 3904 	ldr.w	r3, [r2], #-4
 8012168:	4542      	cmp	r2, r8
 801216a:	ea40 0003 	orr.w	r0, r0, r3
 801216e:	d1f9      	bne.n	8012164 <__kernel_rem_pio2f+0x204>
 8012170:	2800      	cmp	r0, #0
 8012172:	f040 810c 	bne.w	801238e <__kernel_rem_pio2f+0x42e>
 8012176:	1e73      	subs	r3, r6, #1
 8012178:	aa06      	add	r2, sp, #24
 801217a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801217e:	2b00      	cmp	r3, #0
 8012180:	f040 81ce 	bne.w	8012520 <__kernel_rem_pio2f+0x5c0>
 8012184:	9b03      	ldr	r3, [sp, #12]
 8012186:	f04f 0e01 	mov.w	lr, #1
 801218a:	f853 2904 	ldr.w	r2, [r3], #-4
 801218e:	f10e 0e01 	add.w	lr, lr, #1
 8012192:	2a00      	cmp	r2, #0
 8012194:	d0f9      	beq.n	801218a <__kernel_rem_pio2f+0x22a>
 8012196:	44ae      	add	lr, r5
 8012198:	1c6b      	adds	r3, r5, #1
 801219a:	4573      	cmp	r3, lr
 801219c:	dc2d      	bgt.n	80121fa <__kernel_rem_pio2f+0x29a>
 801219e:	9a02      	ldr	r2, [sp, #8]
 80121a0:	1898      	adds	r0, r3, r2
 80121a2:	9a01      	ldr	r2, [sp, #4]
 80121a4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80121a8:	1951      	adds	r1, r2, r5
 80121aa:	eb0e 0c02 	add.w	ip, lr, r2
 80121ae:	9a65      	ldr	r2, [sp, #404]	; 0x194
 80121b0:	3801      	subs	r0, #1
 80121b2:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80121b6:	aa1a      	add	r2, sp, #104	; 0x68
 80121b8:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 80121bc:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 80121c0:	aa42      	add	r2, sp, #264	; 0x108
 80121c2:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80121c6:	f850 3f04 	ldr.w	r3, [r0, #4]!
 80121ca:	ee07 3a90 	vmov	s15, r3
 80121ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80121d2:	2f00      	cmp	r7, #0
 80121d4:	ece1 7a01 	vstmia	r1!, {s15}
 80121d8:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8012204 <__kernel_rem_pio2f+0x2a4>
 80121dc:	db09      	blt.n	80121f2 <__kernel_rem_pio2f+0x292>
 80121de:	464b      	mov	r3, r9
 80121e0:	460a      	mov	r2, r1
 80121e2:	ecf3 6a01 	vldmia	r3!, {s13}
 80121e6:	ed32 7a01 	vldmdb	r2!, {s14}
 80121ea:	42a3      	cmp	r3, r4
 80121ec:	eee6 7a87 	vfma.f32	s15, s13, s14
 80121f0:	d1f7      	bne.n	80121e2 <__kernel_rem_pio2f+0x282>
 80121f2:	4561      	cmp	r1, ip
 80121f4:	ece5 7a01 	vstmia	r5!, {s15}
 80121f8:	d1e5      	bne.n	80121c6 <__kernel_rem_pio2f+0x266>
 80121fa:	4675      	mov	r5, lr
 80121fc:	e718      	b.n	8012030 <__kernel_rem_pio2f+0xd0>
 80121fe:	bf00      	nop
 8012200:	08012f90 	.word	0x08012f90
 8012204:	00000000 	.word	0x00000000
 8012208:	43800000 	.word	0x43800000
 801220c:	3b800000 	.word	0x3b800000
 8012210:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8012214:	ee30 9a49 	vsub.f32	s18, s0, s18
 8012218:	2800      	cmp	r0, #0
 801221a:	d093      	beq.n	8012144 <__kernel_rem_pio2f+0x1e4>
 801221c:	4650      	mov	r0, sl
 801221e:	9105      	str	r1, [sp, #20]
 8012220:	f000 fa56 	bl	80126d0 <scalbnf>
 8012224:	ee39 9a40 	vsub.f32	s18, s18, s0
 8012228:	9905      	ldr	r1, [sp, #20]
 801222a:	eeb5 9a40 	vcmp.f32	s18, #0.0
 801222e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012232:	d08c      	beq.n	801214e <__kernel_rem_pio2f+0x1ee>
 8012234:	eeb0 0a49 	vmov.f32	s0, s18
 8012238:	f1ca 0000 	rsb	r0, sl, #0
 801223c:	ee09 ba90 	vmov	s19, fp
 8012240:	4688      	mov	r8, r1
 8012242:	f8dd b010 	ldr.w	fp, [sp, #16]
 8012246:	f000 fa43 	bl	80126d0 <scalbnf>
 801224a:	ed1f 7a11 	vldr	s14, [pc, #-68]	; 8012208 <__kernel_rem_pio2f+0x2a8>
 801224e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8012252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012256:	f2c0 8171 	blt.w	801253c <__kernel_rem_pio2f+0x5dc>
 801225a:	ed5f 7a14 	vldr	s15, [pc, #-80]	; 801220c <__kernel_rem_pio2f+0x2ac>
 801225e:	ee60 7a27 	vmul.f32	s15, s0, s15
 8012262:	a906      	add	r1, sp, #24
 8012264:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012268:	1c6b      	adds	r3, r5, #1
 801226a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801226e:	f10a 0a08 	add.w	sl, sl, #8
 8012272:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8012276:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801227a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801227e:	ee10 2a10 	vmov	r2, s0
 8012282:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
 8012286:	ee17 2a90 	vmov	r2, s15
 801228a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801228e:	4650      	mov	r0, sl
 8012290:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8012294:	9301      	str	r3, [sp, #4]
 8012296:	f000 fa1b 	bl	80126d0 <scalbnf>
 801229a:	9b01      	ldr	r3, [sp, #4]
 801229c:	2b00      	cmp	r3, #0
 801229e:	f2c0 8159 	blt.w	8012554 <__kernel_rem_pio2f+0x5f4>
 80122a2:	009f      	lsls	r7, r3, #2
 80122a4:	ac42      	add	r4, sp, #264	; 0x108
 80122a6:	aa06      	add	r2, sp, #24
 80122a8:	1d38      	adds	r0, r7, #4
 80122aa:	eb04 0e07 	add.w	lr, r4, r7
 80122ae:	ed1f 7a29 	vldr	s14, [pc, #-164]	; 801220c <__kernel_rem_pio2f+0x2ac>
 80122b2:	4410      	add	r0, r2
 80122b4:	f10e 0204 	add.w	r2, lr, #4
 80122b8:	ed70 7a01 	vldmdb	r0!, {s15}
 80122bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80122c0:	ee67 7a80 	vmul.f32	s15, s15, s0
 80122c4:	ee20 0a07 	vmul.f32	s0, s0, s14
 80122c8:	ed62 7a01 	vstmdb	r2!, {s15}
 80122cc:	42a2      	cmp	r2, r4
 80122ce:	d1f3      	bne.n	80122b8 <__kernel_rem_pio2f+0x358>
 80122d0:	f50d 7c82 	add.w	ip, sp, #260	; 0x104
 80122d4:	2500      	movs	r5, #0
 80122d6:	2e00      	cmp	r6, #0
 80122d8:	f2c0 8114 	blt.w	8012504 <__kernel_rem_pio2f+0x5a4>
 80122dc:	48a9      	ldr	r0, [pc, #676]	; (8012584 <__kernel_rem_pio2f+0x624>)
 80122de:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 8012588 <__kernel_rem_pio2f+0x628>
 80122e2:	eddf 7aaa 	vldr	s15, [pc, #680]	; 801258c <__kernel_rem_pio2f+0x62c>
 80122e6:	4671      	mov	r1, lr
 80122e8:	2200      	movs	r2, #0
 80122ea:	e004      	b.n	80122f6 <__kernel_rem_pio2f+0x396>
 80122ec:	4295      	cmp	r5, r2
 80122ee:	db09      	blt.n	8012304 <__kernel_rem_pio2f+0x3a4>
 80122f0:	3004      	adds	r0, #4
 80122f2:	ed90 7a00 	vldr	s14, [r0]
 80122f6:	ecf1 6a01 	vldmia	r1!, {s13}
 80122fa:	3201      	adds	r2, #1
 80122fc:	4296      	cmp	r6, r2
 80122fe:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012302:	daf3      	bge.n	80122ec <__kernel_rem_pio2f+0x38c>
 8012304:	f1ae 0e04 	sub.w	lr, lr, #4
 8012308:	aa56      	add	r2, sp, #344	; 0x158
 801230a:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 801230e:	45f4      	cmp	ip, lr
 8012310:	ed42 7a28 	vstr	s15, [r2, #-160]	; 0xffffff60
 8012314:	f105 0501 	add.w	r5, r5, #1
 8012318:	d1dd      	bne.n	80122d6 <__kernel_rem_pio2f+0x376>
 801231a:	9a64      	ldr	r2, [sp, #400]	; 0x190
 801231c:	2a03      	cmp	r2, #3
 801231e:	f200 80ae 	bhi.w	801247e <__kernel_rem_pio2f+0x51e>
 8012322:	e8df f002 	tbb	[pc, r2]
 8012326:	b5dc      	.short	0xb5dc
 8012328:	50b5      	.short	0x50b5
 801232a:	d110      	bne.n	801234e <__kernel_rem_pio2f+0x3ee>
 801232c:	1e6b      	subs	r3, r5, #1
 801232e:	aa06      	add	r2, sp, #24
 8012330:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8012334:	1209      	asrs	r1, r1, #8
 8012336:	e6cb      	b.n	80120d0 <__kernel_rem_pio2f+0x170>
 8012338:	1e6a      	subs	r2, r5, #1
 801233a:	ab06      	add	r3, sp, #24
 801233c:	f10d 0e18 	add.w	lr, sp, #24
 8012340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012344:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012348:	f84e 3022 	str.w	r3, [lr, r2, lsl #2]
 801234c:	e6f8      	b.n	8012140 <__kernel_rem_pio2f+0x1e0>
 801234e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8012352:	eeb4 9ae7 	vcmpe.f32	s18, s15
 8012356:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801235a:	da0b      	bge.n	8012374 <__kernel_rem_pio2f+0x414>
 801235c:	2100      	movs	r1, #0
 801235e:	e6f1      	b.n	8012144 <__kernel_rem_pio2f+0x1e4>
 8012360:	eddf 7a8a 	vldr	s15, [pc, #552]	; 801258c <__kernel_rem_pio2f+0x62c>
 8012364:	ece0 7a01 	vstmia	r0!, {s15}
 8012368:	4570      	cmp	r0, lr
 801236a:	f105 0501 	add.w	r5, r5, #1
 801236e:	f47f ae35 	bne.w	8011fdc <__kernel_rem_pio2f+0x7c>
 8012372:	e64b      	b.n	801200c <__kernel_rem_pio2f+0xac>
 8012374:	2d00      	cmp	r5, #0
 8012376:	f10b 0b01 	add.w	fp, fp, #1
 801237a:	bfc8      	it	gt
 801237c:	2102      	movgt	r1, #2
 801237e:	f73f aeae 	bgt.w	80120de <__kernel_rem_pio2f+0x17e>
 8012382:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012386:	ee37 9ac9 	vsub.f32	s18, s15, s18
 801238a:	2102      	movs	r1, #2
 801238c:	e6da      	b.n	8012144 <__kernel_rem_pio2f+0x1e4>
 801238e:	aa06      	add	r2, sp, #24
 8012390:	ee09 ba90 	vmov	s19, fp
 8012394:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 8012398:	f8dd b010 	ldr.w	fp, [sp, #16]
 801239c:	4673      	mov	r3, lr
 801239e:	4688      	mov	r8, r1
 80123a0:	f1aa 0a08 	sub.w	sl, sl, #8
 80123a4:	2a00      	cmp	r2, #0
 80123a6:	f47f af72 	bne.w	801228e <__kernel_rem_pio2f+0x32e>
 80123aa:	f10e 4280 	add.w	r2, lr, #1073741824	; 0x40000000
 80123ae:	3a01      	subs	r2, #1
 80123b0:	a906      	add	r1, sp, #24
 80123b2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80123b6:	f852 1904 	ldr.w	r1, [r2], #-4
 80123ba:	3b01      	subs	r3, #1
 80123bc:	f1aa 0a08 	sub.w	sl, sl, #8
 80123c0:	2900      	cmp	r1, #0
 80123c2:	d0f8      	beq.n	80123b6 <__kernel_rem_pio2f+0x456>
 80123c4:	e763      	b.n	801228e <__kernel_rem_pio2f+0x32e>
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	f340 80c1 	ble.w	801254e <__kernel_rem_pio2f+0x5ee>
 80123cc:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 80123d0:	3a01      	subs	r2, #1
 80123d2:	0090      	lsls	r0, r2, #2
 80123d4:	a956      	add	r1, sp, #344	; 0x158
 80123d6:	19cd      	adds	r5, r1, r7
 80123d8:	1d04      	adds	r4, r0, #4
 80123da:	a92e      	add	r1, sp, #184	; 0xb8
 80123dc:	3008      	adds	r0, #8
 80123de:	ed15 7a28 	vldr	s14, [r5, #-160]	; 0xffffff60
 80123e2:	440c      	add	r4, r1
 80123e4:	4408      	add	r0, r1
 80123e6:	ad2f      	add	r5, sp, #188	; 0xbc
 80123e8:	ed74 7a01 	vldmdb	r4!, {s15}
 80123ec:	ee77 6a87 	vadd.f32	s13, s15, s14
 80123f0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80123f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80123f8:	eeb0 7a66 	vmov.f32	s14, s13
 80123fc:	ed60 7a01 	vstmdb	r0!, {s15}
 8012400:	42a8      	cmp	r0, r5
 8012402:	edc4 6a00 	vstr	s13, [r4]
 8012406:	d1ef      	bne.n	80123e8 <__kernel_rem_pio2f+0x488>
 8012408:	2b01      	cmp	r3, #1
 801240a:	f340 80a0 	ble.w	801254e <__kernel_rem_pio2f+0x5ee>
 801240e:	0092      	lsls	r2, r2, #2
 8012410:	ab56      	add	r3, sp, #344	; 0x158
 8012412:	441f      	add	r7, r3
 8012414:	f102 0008 	add.w	r0, r2, #8
 8012418:	ab2e      	add	r3, sp, #184	; 0xb8
 801241a:	4418      	add	r0, r3
 801241c:	3204      	adds	r2, #4
 801241e:	ed17 7a28 	vldr	s14, [r7, #-160]	; 0xffffff60
 8012422:	4413      	add	r3, r2
 8012424:	ac30      	add	r4, sp, #192	; 0xc0
 8012426:	4602      	mov	r2, r0
 8012428:	ed73 7a01 	vldmdb	r3!, {s15}
 801242c:	ee77 6a27 	vadd.f32	s13, s14, s15
 8012430:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012434:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012438:	eeb0 7a66 	vmov.f32	s14, s13
 801243c:	ed62 7a01 	vstmdb	r2!, {s15}
 8012440:	4294      	cmp	r4, r2
 8012442:	edc3 6a00 	vstr	s13, [r3]
 8012446:	d1ef      	bne.n	8012428 <__kernel_rem_pio2f+0x4c8>
 8012448:	eddf 7a50 	vldr	s15, [pc, #320]	; 801258c <__kernel_rem_pio2f+0x62c>
 801244c:	ed30 7a01 	vldmdb	r0!, {s14}
 8012450:	4284      	cmp	r4, r0
 8012452:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012456:	d1f9      	bne.n	801244c <__kernel_rem_pio2f+0x4ec>
 8012458:	4643      	mov	r3, r8
 801245a:	2b00      	cmp	r3, #0
 801245c:	d065      	beq.n	801252a <__kernel_rem_pio2f+0x5ca>
 801245e:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 8012462:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 8012466:	eef1 7a67 	vneg.f32	s15, s15
 801246a:	eef1 6a66 	vneg.f32	s13, s13
 801246e:	eeb1 7a47 	vneg.f32	s14, s14
 8012472:	edcb 7a02 	vstr	s15, [fp, #8]
 8012476:	edcb 6a00 	vstr	s13, [fp]
 801247a:	ed8b 7a01 	vstr	s14, [fp, #4]
 801247e:	ee19 3a90 	vmov	r3, s19
 8012482:	f003 0007 	and.w	r0, r3, #7
 8012486:	b057      	add	sp, #348	; 0x15c
 8012488:	ecbd 8b04 	vpop	{d8-d9}
 801248c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012490:	1d3a      	adds	r2, r7, #4
 8012492:	a82e      	add	r0, sp, #184	; 0xb8
 8012494:	eddf 7a3d 	vldr	s15, [pc, #244]	; 801258c <__kernel_rem_pio2f+0x62c>
 8012498:	4402      	add	r2, r0
 801249a:	ed32 7a01 	vldmdb	r2!, {s14}
 801249e:	4282      	cmp	r2, r0
 80124a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80124a4:	d1f9      	bne.n	801249a <__kernel_rem_pio2f+0x53a>
 80124a6:	4642      	mov	r2, r8
 80124a8:	b37a      	cbz	r2, 801250a <__kernel_rem_pio2f+0x5aa>
 80124aa:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 80124ae:	eeb1 7a67 	vneg.f32	s14, s15
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80124b8:	ed8b 7a00 	vstr	s14, [fp]
 80124bc:	dd0a      	ble.n	80124d4 <__kernel_rem_pio2f+0x574>
 80124be:	a82f      	add	r0, sp, #188	; 0xbc
 80124c0:	2201      	movs	r2, #1
 80124c2:	ecb0 7a01 	vldmia	r0!, {s14}
 80124c6:	3201      	adds	r2, #1
 80124c8:	4293      	cmp	r3, r2
 80124ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80124ce:	daf8      	bge.n	80124c2 <__kernel_rem_pio2f+0x562>
 80124d0:	4643      	mov	r3, r8
 80124d2:	b10b      	cbz	r3, 80124d8 <__kernel_rem_pio2f+0x578>
 80124d4:	eef1 7a67 	vneg.f32	s15, s15
 80124d8:	edcb 7a01 	vstr	s15, [fp, #4]
 80124dc:	e7cf      	b.n	801247e <__kernel_rem_pio2f+0x51e>
 80124de:	aa56      	add	r2, sp, #344	; 0x158
 80124e0:	443a      	add	r2, r7
 80124e2:	eddf 7a2a 	vldr	s15, [pc, #168]	; 801258c <__kernel_rem_pio2f+0x62c>
 80124e6:	3a9c      	subs	r2, #156	; 0x9c
 80124e8:	ed32 7a01 	vldmdb	r2!, {s14}
 80124ec:	3b01      	subs	r3, #1
 80124ee:	1c59      	adds	r1, r3, #1
 80124f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80124f4:	d1f8      	bne.n	80124e8 <__kernel_rem_pio2f+0x588>
 80124f6:	4643      	mov	r3, r8
 80124f8:	b10b      	cbz	r3, 80124fe <__kernel_rem_pio2f+0x59e>
 80124fa:	eef1 7a67 	vneg.f32	s15, s15
 80124fe:	edcb 7a00 	vstr	s15, [fp]
 8012502:	e7bc      	b.n	801247e <__kernel_rem_pio2f+0x51e>
 8012504:	eddf 7a21 	vldr	s15, [pc, #132]	; 801258c <__kernel_rem_pio2f+0x62c>
 8012508:	e6fc      	b.n	8012304 <__kernel_rem_pio2f+0x3a4>
 801250a:	ed9d 7a2e 	vldr	s14, [sp, #184]	; 0xb8
 801250e:	edcb 7a00 	vstr	s15, [fp]
 8012512:	2b00      	cmp	r3, #0
 8012514:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012518:	dcd1      	bgt.n	80124be <__kernel_rem_pio2f+0x55e>
 801251a:	edcb 7a01 	vstr	s15, [fp, #4]
 801251e:	e7ae      	b.n	801247e <__kernel_rem_pio2f+0x51e>
 8012520:	f04f 0e01 	mov.w	lr, #1
 8012524:	e637      	b.n	8012196 <__kernel_rem_pio2f+0x236>
 8012526:	2000      	movs	r0, #0
 8012528:	e5f6      	b.n	8012118 <__kernel_rem_pio2f+0x1b8>
 801252a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 801252c:	9b2f      	ldr	r3, [sp, #188]	; 0xbc
 801252e:	edcb 7a02 	vstr	s15, [fp, #8]
 8012532:	f8cb 2000 	str.w	r2, [fp]
 8012536:	f8cb 3004 	str.w	r3, [fp, #4]
 801253a:	e7a0      	b.n	801247e <__kernel_rem_pio2f+0x51e>
 801253c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8012540:	a906      	add	r1, sp, #24
 8012542:	ee10 2a10 	vmov	r2, s0
 8012546:	462b      	mov	r3, r5
 8012548:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
 801254c:	e69f      	b.n	801228e <__kernel_rem_pio2f+0x32e>
 801254e:	eddf 7a0f 	vldr	s15, [pc, #60]	; 801258c <__kernel_rem_pio2f+0x62c>
 8012552:	e781      	b.n	8012458 <__kernel_rem_pio2f+0x4f8>
 8012554:	9a64      	ldr	r2, [sp, #400]	; 0x190
 8012556:	2a03      	cmp	r2, #3
 8012558:	d891      	bhi.n	801247e <__kernel_rem_pio2f+0x51e>
 801255a:	a101      	add	r1, pc, #4	; (adr r1, 8012560 <__kernel_rem_pio2f+0x600>)
 801255c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012560:	0801257d 	.word	0x0801257d
 8012564:	08012577 	.word	0x08012577
 8012568:	08012577 	.word	0x08012577
 801256c:	0801254f 	.word	0x0801254f
 8012570:	9b01      	ldr	r3, [sp, #4]
 8012572:	009c      	lsls	r4, r3, #2
 8012574:	e54a      	b.n	801200c <__kernel_rem_pio2f+0xac>
 8012576:	eddf 7a05 	vldr	s15, [pc, #20]	; 801258c <__kernel_rem_pio2f+0x62c>
 801257a:	e794      	b.n	80124a6 <__kernel_rem_pio2f+0x546>
 801257c:	eddf 7a03 	vldr	s15, [pc, #12]	; 801258c <__kernel_rem_pio2f+0x62c>
 8012580:	e7b9      	b.n	80124f6 <__kernel_rem_pio2f+0x596>
 8012582:	bf00      	nop
 8012584:	08012fa0 	.word	0x08012fa0
 8012588:	3fc90000 	.word	0x3fc90000
 801258c:	00000000 	.word	0x00000000

08012590 <__kernel_sinf>:
 8012590:	ee10 3a10 	vmov	r3, s0
 8012594:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012598:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801259c:	da04      	bge.n	80125a8 <__kernel_sinf+0x18>
 801259e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80125a2:	ee17 3a90 	vmov	r3, s15
 80125a6:	b323      	cbz	r3, 80125f2 <__kernel_sinf+0x62>
 80125a8:	ee60 7a00 	vmul.f32	s15, s0, s0
 80125ac:	ed9f 5a15 	vldr	s10, [pc, #84]	; 8012604 <__kernel_sinf+0x74>
 80125b0:	eddf 5a15 	vldr	s11, [pc, #84]	; 8012608 <__kernel_sinf+0x78>
 80125b4:	ed9f 6a15 	vldr	s12, [pc, #84]	; 801260c <__kernel_sinf+0x7c>
 80125b8:	eddf 6a15 	vldr	s13, [pc, #84]	; 8012610 <__kernel_sinf+0x80>
 80125bc:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8012614 <__kernel_sinf+0x84>
 80125c0:	eee7 5a85 	vfma.f32	s11, s15, s10
 80125c4:	ee20 5a27 	vmul.f32	s10, s0, s15
 80125c8:	eea7 6aa5 	vfma.f32	s12, s15, s11
 80125cc:	eee7 6a86 	vfma.f32	s13, s15, s12
 80125d0:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80125d4:	b170      	cbz	r0, 80125f4 <__kernel_sinf+0x64>
 80125d6:	ee27 7a45 	vnmul.f32	s14, s14, s10
 80125da:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80125de:	eea0 7aa6 	vfma.f32	s14, s1, s13
 80125e2:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8012618 <__kernel_sinf+0x88>
 80125e6:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80125ea:	eee5 0a26 	vfma.f32	s1, s10, s13
 80125ee:	ee30 0a60 	vsub.f32	s0, s0, s1
 80125f2:	4770      	bx	lr
 80125f4:	eddf 6a09 	vldr	s13, [pc, #36]	; 801261c <__kernel_sinf+0x8c>
 80125f8:	eee7 6a87 	vfma.f32	s13, s15, s14
 80125fc:	eea5 0a26 	vfma.f32	s0, s10, s13
 8012600:	4770      	bx	lr
 8012602:	bf00      	nop
 8012604:	2f2ec9d3 	.word	0x2f2ec9d3
 8012608:	b2d72f34 	.word	0xb2d72f34
 801260c:	3638ef1b 	.word	0x3638ef1b
 8012610:	b9500d01 	.word	0xb9500d01
 8012614:	3c088889 	.word	0x3c088889
 8012618:	3e2aaaab 	.word	0x3e2aaaab
 801261c:	be2aaaab 	.word	0xbe2aaaab

08012620 <matherr>:
 8012620:	2000      	movs	r0, #0
 8012622:	4770      	bx	lr
	...

08012630 <fabsf>:
 8012630:	ee10 3a10 	vmov	r3, s0
 8012634:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012638:	ee00 3a10 	vmov	s0, r3
 801263c:	4770      	bx	lr
 801263e:	bf00      	nop

08012640 <floorf>:
 8012640:	ee10 2a10 	vmov	r2, s0
 8012644:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8012648:	0dcb      	lsrs	r3, r1, #23
 801264a:	3b7f      	subs	r3, #127	; 0x7f
 801264c:	2b16      	cmp	r3, #22
 801264e:	dc17      	bgt.n	8012680 <floorf+0x40>
 8012650:	2b00      	cmp	r3, #0
 8012652:	ee10 0a10 	vmov	r0, s0
 8012656:	db19      	blt.n	801268c <floorf+0x4c>
 8012658:	491a      	ldr	r1, [pc, #104]	; (80126c4 <floorf+0x84>)
 801265a:	4119      	asrs	r1, r3
 801265c:	420a      	tst	r2, r1
 801265e:	d022      	beq.n	80126a6 <floorf+0x66>
 8012660:	eddf 7a19 	vldr	s15, [pc, #100]	; 80126c8 <floorf+0x88>
 8012664:	ee70 7a27 	vadd.f32	s15, s0, s15
 8012668:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801266c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012670:	dd19      	ble.n	80126a6 <floorf+0x66>
 8012672:	2a00      	cmp	r2, #0
 8012674:	db18      	blt.n	80126a8 <floorf+0x68>
 8012676:	ea20 0301 	bic.w	r3, r0, r1
 801267a:	ee00 3a10 	vmov	s0, r3
 801267e:	4770      	bx	lr
 8012680:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8012684:	d30f      	bcc.n	80126a6 <floorf+0x66>
 8012686:	ee30 0a00 	vadd.f32	s0, s0, s0
 801268a:	4770      	bx	lr
 801268c:	eddf 7a0e 	vldr	s15, [pc, #56]	; 80126c8 <floorf+0x88>
 8012690:	ee70 7a27 	vadd.f32	s15, s0, s15
 8012694:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801269c:	dd03      	ble.n	80126a6 <floorf+0x66>
 801269e:	2a00      	cmp	r2, #0
 80126a0:	db08      	blt.n	80126b4 <floorf+0x74>
 80126a2:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 80126cc <floorf+0x8c>
 80126a6:	4770      	bx	lr
 80126a8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80126ac:	fa42 f303 	asr.w	r3, r2, r3
 80126b0:	4418      	add	r0, r3
 80126b2:	e7e0      	b.n	8012676 <floorf+0x36>
 80126b4:	2900      	cmp	r1, #0
 80126b6:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 80126ba:	bf18      	it	ne
 80126bc:	eeb0 0a67 	vmovne.f32	s0, s15
 80126c0:	4770      	bx	lr
 80126c2:	bf00      	nop
 80126c4:	007fffff 	.word	0x007fffff
 80126c8:	7149f2ca 	.word	0x7149f2ca
 80126cc:	00000000 	.word	0x00000000

080126d0 <scalbnf>:
 80126d0:	b508      	push	{r3, lr}
 80126d2:	ee10 3a10 	vmov	r3, s0
 80126d6:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80126da:	ed2d 8b02 	vpush	{d8}
 80126de:	d011      	beq.n	8012704 <scalbnf+0x34>
 80126e0:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80126e4:	d211      	bcs.n	801270a <scalbnf+0x3a>
 80126e6:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 80126ea:	d313      	bcc.n	8012714 <scalbnf+0x44>
 80126ec:	0dd2      	lsrs	r2, r2, #23
 80126ee:	4402      	add	r2, r0
 80126f0:	2afe      	cmp	r2, #254	; 0xfe
 80126f2:	dc2e      	bgt.n	8012752 <scalbnf+0x82>
 80126f4:	2a00      	cmp	r2, #0
 80126f6:	dd1a      	ble.n	801272e <scalbnf+0x5e>
 80126f8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80126fc:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8012700:	ee00 3a10 	vmov	s0, r3
 8012704:	ecbd 8b02 	vpop	{d8}
 8012708:	bd08      	pop	{r3, pc}
 801270a:	ecbd 8b02 	vpop	{d8}
 801270e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8012712:	bd08      	pop	{r3, pc}
 8012714:	4b1d      	ldr	r3, [pc, #116]	; (801278c <scalbnf+0xbc>)
 8012716:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8012790 <scalbnf+0xc0>
 801271a:	4298      	cmp	r0, r3
 801271c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8012720:	db22      	blt.n	8012768 <scalbnf+0x98>
 8012722:	ee10 3a10 	vmov	r3, s0
 8012726:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801272a:	3a19      	subs	r2, #25
 801272c:	e7df      	b.n	80126ee <scalbnf+0x1e>
 801272e:	f112 0f16 	cmn.w	r2, #22
 8012732:	da1e      	bge.n	8012772 <scalbnf+0xa2>
 8012734:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012738:	4298      	cmp	r0, r3
 801273a:	dc0a      	bgt.n	8012752 <scalbnf+0x82>
 801273c:	ed9f 8a15 	vldr	s16, [pc, #84]	; 8012794 <scalbnf+0xc4>
 8012740:	eef0 0a40 	vmov.f32	s1, s0
 8012744:	eeb0 0a48 	vmov.f32	s0, s16
 8012748:	f000 f82a 	bl	80127a0 <copysignf>
 801274c:	ee20 0a08 	vmul.f32	s0, s0, s16
 8012750:	e7d8      	b.n	8012704 <scalbnf+0x34>
 8012752:	ed9f 8a11 	vldr	s16, [pc, #68]	; 8012798 <scalbnf+0xc8>
 8012756:	eef0 0a40 	vmov.f32	s1, s0
 801275a:	eeb0 0a48 	vmov.f32	s0, s16
 801275e:	f000 f81f 	bl	80127a0 <copysignf>
 8012762:	ee20 0a08 	vmul.f32	s0, s0, s16
 8012766:	e7cd      	b.n	8012704 <scalbnf+0x34>
 8012768:	eddf 0a0a 	vldr	s1, [pc, #40]	; 8012794 <scalbnf+0xc4>
 801276c:	ee20 0a20 	vmul.f32	s0, s0, s1
 8012770:	e7c8      	b.n	8012704 <scalbnf+0x34>
 8012772:	3219      	adds	r2, #25
 8012774:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012778:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801277c:	eddf 7a07 	vldr	s15, [pc, #28]	; 801279c <scalbnf+0xcc>
 8012780:	ee00 3a10 	vmov	s0, r3
 8012784:	ee20 0a27 	vmul.f32	s0, s0, s15
 8012788:	e7bc      	b.n	8012704 <scalbnf+0x34>
 801278a:	bf00      	nop
 801278c:	ffff3cb0 	.word	0xffff3cb0
 8012790:	4c000000 	.word	0x4c000000
 8012794:	0da24260 	.word	0x0da24260
 8012798:	7149f2ca 	.word	0x7149f2ca
 801279c:	33000000 	.word	0x33000000

080127a0 <copysignf>:
 80127a0:	ee10 3a10 	vmov	r3, s0
 80127a4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80127a8:	ee10 3a90 	vmov	r3, s1
 80127ac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80127b0:	4313      	orrs	r3, r2
 80127b2:	ee00 3a10 	vmov	s0, r3
 80127b6:	4770      	bx	lr
	...

080127c0 <__errno>:
 80127c0:	4b01      	ldr	r3, [pc, #4]	; (80127c8 <__errno+0x8>)
 80127c2:	6818      	ldr	r0, [r3, #0]
 80127c4:	4770      	bx	lr
 80127c6:	bf00      	nop
 80127c8:	20000c68 	.word	0x20000c68
 80127cc:	00000000 	.word	0x00000000
 80127d0:	656c6469 	.word	0x656c6469
	...

080127e0 <ch_debug>:
 80127e0:	6e69616d 18011600 08480404 1814100c     main......H.....
 80127f0:	1e1d1c00 0000201f 00000000 00000000     ..... ..........

08012800 <vmt>:
 8012800:	0800d791 0800d771 0800d7d1 0800d7b1     ....q...........
 8012810:	0800d7c1 0800d7a1 0800d781 0800d761     ............a...

08012820 <zero_status>:
	...

08012830 <active_status>:
	...

08012840 <halted_status>:
 8012840:	00000001 00000000 00000000 00000000     ................

08012850 <_stm32_dma_streams>:
 8012850:	40026010 40026008 000b0000 40026028     .`.@.`.@....(`.@
 8012860:	40026008 000c0106 40026040 40026008     .`.@....@`.@.`.@
 8012870:	000d0210 40026058 40026008 000e0316     ....X`.@.`.@....
 8012880:	40026070 4002600c 000f0400 40026088     p`.@.`.@.....`.@
 8012890:	4002600c 00100506 400260a0 4002600c     .`.@.....`.@.`.@
 80128a0:	00110610 400260b8 4002600c 002f0716     .....`.@.`.@../.
 80128b0:	40026410 40026408 00380800 40026428     .d.@.d.@..8.(d.@
 80128c0:	40026408 00390906 40026440 40026408     .d.@..9.@d.@.d.@
 80128d0:	003a0a10 40026458 40026408 003b0b16     ..:.Xd.@.d.@..;.
 80128e0:	40026470 4002640c 003c0c00 40026488     pd.@.d.@..<..d.@
 80128f0:	4002640c 00440d06 400264a0 4002640c     .d.@..D..d.@.d.@
 8012900:	00450e10 400264b8 4002640c 00460f16     ..E..d.@.d.@..F.

08012910 <fsparams>:
 8012910:	00000080 00000140 00000003 00000000     ....@...........

08012920 <ep0config>:
 8012920:	00000000 0800d911 0800dc51 0800dd41     ........Q...A...
 8012930:	00400040 20001260 20001260 00000001     @.@.`.. `.. ....
 8012940:	20001274 00000000 00000000 00000000     t.. ............

08012950 <default_config>:
 8012950:	0001c200 40000000 00000000 00000000     .......@........

08012960 <pal_default_config>:
 8012960:	2aa0aa00 00000000 ffffabff 40010054     ...*........T..@
 8012970:	0000ffff 55560000 000aaa00 00082080     ......VU..... ..
 8012980:	00000240 ffffffff 55514515 0000ffff     @........EQU....
 8012990:	04000000 00000040 02208001 00000000     ....@..... .....
 80129a0:	ffffffff 54451554 0000ffff 60000000     ....T.ET.......`
 80129b0:	00060600 55000100 00000000 ffffffff     .......U........
 80129c0:	00555055 00000fff 00000000 00000000     UPU.............
 80129d0:	00000040 00000000 ffffffff 00000000     @...............
 80129e0:	0000ffff 00000000 00000000 00000000     ................
 80129f0:	00000000 ffffffff 00000000 0000ffff     ................
	...
 8012a10:	ffffffff 00000000 0000ffff 00000000     ................
	...
 8012a2c:	ffffffff 00000000 0000ffff 00000000     ................
	...
 8012a48:	ffffffff 00000000 0000ffff 00000000     ................
	...
 8012a60:	43444c42 72657020 69646f69 00000063     BLDC periodic...
 8012a70:	656d6954 0074756f 00000000 00000000     Timeout.........

08012a80 <cancfg>:
 8012a80:	00000064 00180006 00000000 00000000     d...............
 8012a90:	636e6143 70206d6f 65636f72 00007373     Cancom process..
 8012aa0:	204e4143 74617473 00007375 004e4143     CAN status..CAN.

08012ab0 <mavlink_message_crcs.9765>:
 8012ab0:	00897c32 7768d9ed 59000000 00000000     2|....hw...Y....
 8012ac0:	00000000 a8dc9fd6 90aa1718 f6277343     ............Cs'.
 8012ad0:	f4ed68b9 fe09d4de 841c1ce6 990be8dd     .h..............
 8012ae0:	c44e2729 030f0000 00000000 33b79900     )'N............3
 8012af0:	1594763b 007cf300 9e142600 00008f98     ;v....|..&......
 8012b00:	16316a00 96058c8f 3fb7e700 00000036     .j1........?6...
 8012b10:	00000000 d09e66af 6c8a5d38 2254b920     .....f..8].l .T"
 8012b20:	04ed7cae 7438804c facbed86 19dccb57     .|..L.8t....W...
 8012b30:	df1d2ee2 cbe50655 a86dc301 83482fb5     ....U.....m../H.
 8012b40:	9a67007f 0000c8b2 00000000 00000000     ..g.............
	...
 8012b8c:	0000b125 00000000 69a30000 00000000     %..........i....
 8012b9c:	00000000 55685a00 00b8825f aa31cc08     .....ZhU_.....1.
 8012bac:	002e532c 6c76616d 5f6b6e69 74726175     ,S..mavlink_uart
 8012bbc:	5f78725f 636f7270 00737365 00000000     _rx_process.....
 8012bcc:	00000000 5f505041 004d5050 00000000     ....APP_PPM.....
 8012bdc:	00000000 74727173 00000066 00000000     ....sqrtf.......
 8012bec:	00000000                                ....

08012bf0 <npio2_hw>:
 8012bf0:	3fc90f00 40490f00 4096cb00 40c90f00     ...?..I@...@...@
 8012c00:	40fb5300 4116cb00 412fed00 41490f00     .S.@...A../A..IA
 8012c10:	41623100 417b5300 418a3a00 4196cb00     .1bA.S{A.:.A...A
 8012c20:	41a35c00 41afed00 41bc7e00 41c90f00     .\.A...A.~.A...A
 8012c30:	41d5a000 41e23100 41eec200 41fb5300     ...A.1.A...A.S.A
 8012c40:	4203f200 420a3a00 42108300 4216cb00     ...B.:.B...B...B
 8012c50:	421d1400 42235c00 4229a500 422fed00     ...B.\#B..)B../B
 8012c60:	42363600 423c7e00 4242c700 42490f00     .66B.~<B..BB..IB

08012c70 <two_over_pi>:
 8012c70:	000000a2 000000f9 00000083 0000006e     ............n...
 8012c80:	0000004e 00000044 00000015 00000029     N...D.......)...
 8012c90:	000000fc 00000027 00000057 000000d1     ....'...W.......
 8012ca0:	000000f5 00000034 000000dd 000000c0     ....4...........
 8012cb0:	000000db 00000062 00000095 00000099     ....b...........
 8012cc0:	0000003c 00000043 00000090 00000041     <...C.......A...
 8012cd0:	000000fe 00000051 00000063 000000ab     ....Q...c.......
 8012ce0:	000000de 000000bb 000000c5 00000061     ............a...
 8012cf0:	000000b7 00000024 0000006e 0000003a     ....$...n...:...
 8012d00:	00000042 0000004d 000000d2 000000e0     B...M...........
 8012d10:	00000006 00000049 0000002e 000000ea     ....I...........
 8012d20:	00000009 000000d1 00000092 0000001c     ................
 8012d30:	000000fe 0000001d 000000eb 0000001c     ................
 8012d40:	000000b1 00000029 000000a7 0000003e     ....).......>...
 8012d50:	000000e8 00000082 00000035 000000f5     ........5.......
 8012d60:	0000002e 000000bb 00000044 00000084     ........D.......
 8012d70:	000000e9 0000009c 00000070 00000026     ........p...&...
 8012d80:	000000b4 0000005f 0000007e 00000041     ...._...~...A...
 8012d90:	00000039 00000091 000000d6 00000039     9...........9...
 8012da0:	00000083 00000053 00000039 000000f4     ....S...9.......
 8012db0:	0000009c 00000084 0000005f 0000008b     ........_.......
 8012dc0:	000000bd 000000f9 00000028 0000003b     ........(...;...
 8012dd0:	0000001f 000000f8 00000097 000000ff     ................
 8012de0:	000000de 00000005 00000098 0000000f     ................
 8012df0:	000000ef 0000002f 00000011 0000008b     ..../...........
 8012e00:	0000005a 0000000a 0000006d 0000001f     Z.......m.......
 8012e10:	0000006d 00000036 0000007e 000000cf     m...6...~.......
 8012e20:	00000027 000000cb 00000009 000000b7     '...............
 8012e30:	0000004f 00000046 0000003f 00000066     O...F...?...f...
 8012e40:	0000009e 0000005f 000000ea 0000002d     ...._.......-...
 8012e50:	00000075 00000027 000000ba 000000c7     u...'...........
 8012e60:	000000eb 000000e5 000000f1 0000007b     ............{...
 8012e70:	0000003d 00000007 00000039 000000f7     =.......9.......
 8012e80:	0000008a 00000052 00000092 000000ea     ....R...........
 8012e90:	0000006b 000000fb 0000005f 000000b1     k......._.......
 8012ea0:	0000001f 0000008d 0000005d 00000008     ........].......
 8012eb0:	00000056 00000003 00000030 00000046     V.......0...F...
 8012ec0:	000000fc 0000007b 0000006b 000000ab     ....{...k.......
 8012ed0:	000000f0 000000cf 000000bc 00000020     ............ ...
 8012ee0:	0000009a 000000f4 00000036 0000001d     ........6.......
 8012ef0:	000000a9 000000e3 00000091 00000061     ............a...
 8012f00:	0000005e 000000e6 0000001b 00000008     ^...............
 8012f10:	00000065 00000099 00000085 0000005f     e..........._...
 8012f20:	00000014 000000a0 00000068 00000040     ........h...@...
 8012f30:	0000008d 000000ff 000000d8 00000080     ................
 8012f40:	0000004d 00000073 00000027 00000031     M...s...'...1...
 8012f50:	00000006 00000006 00000015 00000056     ............V...
 8012f60:	000000ca 00000073 000000a8 000000c9     ....s...........
 8012f70:	00000060 000000e2 0000007b 000000c0     `.......{.......
 8012f80:	0000008c 0000006b 00000000 00000000     ....k...........

08012f90 <init_jk>:
 8012f90:	00000004 00000007 00000009 00000000     ................

08012fa0 <PIo2>:
 8012fa0:	3fc90000 39f00000 37da0000 33a20000     ...?...9...7...3
 8012fb0:	2e840000 2b500000 27c20000 22d00000     ......P+...'..."
 8012fc0:	1fc40000 1bc60000 17440000              ..........D.
