4_gram_verilog_file_19.v: 4_gram_verilog_file_19.v:3:116-120: syntax error at token "logic"
4_gram_verilog_file_19.v:3:167-172: syntax error at token "assign"
4_gram_verilog_file_19.v:3:283-288: syntax error at token "always"
4_gram_verilog_file_19.v:3:359-367: syntax error at token "endmodule"

4_gram_verilog_file_24.v: 4_gram_verilog_file_24.v:2:102-106: syntax error at token "logic"
4_gram_verilog_file_24.v:2:183: syntax error at token "("
4_gram_verilog_file_24.v:2:238-243: syntax error at token "assign"
4_gram_verilog_file_24.v:2:376-384: syntax error at token "endmodule"

4_gram_verilog_file_26.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 808794024
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_35.v: 4_gram_verilog_file_35.v:2:82-84: syntax error at token "reg"
4_gram_verilog_file_35.v:2:196-201: syntax error at token "assign"
4_gram_verilog_file_35.v:2:229: syntax error at token "("
4_gram_verilog_file_35.v:2:253-261: syntax error at token "endmodule"

4_gram_verilog_file_44.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 3:18-22:; problematic formatter output is
// Seed: 2521624669
`define pp_2 0
`default_nettype `pp_2
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
endmodule
<<EOF>>
4_gram_verilog_file_44.v: 4_gram_verilog_file_44.v:2:194-198: syntax error at token "logic"
4_gram_verilog_file_44.v:2:235-240: syntax error at token "assign"
4_gram_verilog_file_44.v:2:270-275: syntax error at token "assign"
4_gram_verilog_file_44.v:2:293-301: syntax error at token "endmodule"

4_gram_verilog_file_46.v: 4_gram_verilog_file_46.v:2:192-196: syntax error at token "logic"
4_gram_verilog_file_46.v:2:211-216: syntax error at token "assign"
4_gram_verilog_file_46.v:2:273: syntax error at token "("
4_gram_verilog_file_46.v:2:360-365: syntax error at token "assign"
4_gram_verilog_file_46.v:2:387-392: syntax error at token "assign"
4_gram_verilog_file_46.v:2:472: syntax error at token "("
4_gram_verilog_file_46.v:2:496-504: syntax error at token "endmodule"

4_gram_verilog_file_63.v: 4_gram_verilog_file_63.v:2:333-337: syntax error at token "logic"
4_gram_verilog_file_63.v:2:666: syntax error at token "("
4_gram_verilog_file_63.v:2:694-699: syntax error at token "assign"
4_gram_verilog_file_63.v:2:792: syntax error at token "("
4_gram_verilog_file_63.v:2:820-828: syntax error at token "endmodule"

4_gram_verilog_file_74.v: 4_gram_verilog_file_74.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_74.v:2:343-351: syntax error at token "endmodule"

4_gram_verilog_file_74.v: 4_gram_verilog_file_74.v:3:229-233: syntax error at token "logic"
4_gram_verilog_file_74.v:3:339-347: syntax error at token "endmodule"

4_gram_verilog_file_86.v: 4_gram_verilog_file_86.v:2:416-420: syntax error at token "logic"
4_gram_verilog_file_86.v:2:618-626: syntax error at token "endmodule"

4_gram_verilog_file_94.v: 4_gram_verilog_file_94.v:2:319-323: syntax error at token "logic"
4_gram_verilog_file_94.v:2:552-557: syntax error at token "assign"
4_gram_verilog_file_94.v:2:628-633: syntax error at token "assign"
4_gram_verilog_file_94.v:2:691-696: syntax error at token "assign"
4_gram_verilog_file_94.v:2:752-757: syntax error at token "assign"
4_gram_verilog_file_94.v:2:792: syntax error at token "("
4_gram_verilog_file_94.v:2:968-973: syntax error at token "assign"
4_gram_verilog_file_94.v:2:991-999: syntax error at token "endmodule"

4_gram_verilog_file_116.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_20" at 11:39-44:; problematic formatter output is
// Seed: 1094239846
`define pp_0 (  pp_1  ,  pp_2  ,  pp_3  ,  pp_4  ,  pp_5  ,  pp_6  )  0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define  pp_12  (  pp_13  ,  pp_14  ,  pp_15  ,  pp_16  ,  pp_17  ,  pp_18  ,  pp_19  ,  pp_20  ,  pp_21  )  0
`define pp_22 0
`define pp_23 0
`timescale 1ps / 1ps `default_nettype `pp_20
<<EOF>>
4_gram_verilog_file_132.v: 4_gram_verilog_file_132.v:3:168-172: syntax error at token "logic"
4_gram_verilog_file_132.v:3:405-410: syntax error at token "assign"
4_gram_verilog_file_132.v:3:487-495: syntax error at token "endmodule"

4_gram_verilog_file_139.v: 4_gram_verilog_file_139.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_139.v:2:301-306: syntax error at token "assign"
4_gram_verilog_file_139.v:2:341-346: syntax error at token "assign"
4_gram_verilog_file_139.v:2:368-373: syntax error at token "assign"
4_gram_verilog_file_139.v:2:434-442: syntax error at token "endmodule"

4_gram_verilog_file_147.v: 4_gram_verilog_file_147.v:2:99-103: syntax error at token "logic"
4_gram_verilog_file_147.v:2:189-194: syntax error at token "assign"
4_gram_verilog_file_147.v:2:262-270: syntax error at token "endmodule"

4_gram_verilog_file_163.v: 4_gram_verilog_file_163.v:3:97-101: syntax error at token "logic"
4_gram_verilog_file_163.v:3:221-229: syntax error at token "endmodule"

4_gram_verilog_file_165.v: 4_gram_verilog_file_165.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_165.v:2:273-281: syntax error at token "endmodule"

4_gram_verilog_file_175.v: 4_gram_verilog_file_175.v:2:130-134: syntax error at token "logic"
4_gram_verilog_file_175.v:2:257: syntax error at token "("
4_gram_verilog_file_175.v:2:343-351: syntax error at token "endmodule"

4_gram_verilog_file_175.v: 4_gram_verilog_file_175.v:2:253-257: syntax error at token "logic"
4_gram_verilog_file_175.v:2:389: syntax error at token "("
4_gram_verilog_file_175.v:2:416-421: syntax error at token "assign"
4_gram_verilog_file_175.v:2:443-451: syntax error at token "endmodule"

4_gram_verilog_file_207.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2451780582
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_208.v: 4_gram_verilog_file_208.v:2:77-81: syntax error at token "logic"
4_gram_verilog_file_208.v:2:112-117: syntax error at token "assign"
4_gram_verilog_file_208.v:2:138-146: syntax error at token "endmodule"

4_gram_verilog_file_219.v: 4_gram_verilog_file_219.v:12:116-120: syntax error at token "logic"
4_gram_verilog_file_219.v:12:422-427: syntax error at token "assign"
4_gram_verilog_file_219.v:12:458-466: syntax error at token "endmodule"

4_gram_verilog_file_233.v: 4_gram_verilog_file_233.v:3:115-119: syntax error at token "logic"
4_gram_verilog_file_233.v:3:812: syntax error at token "("
4_gram_verilog_file_233.v:3:866-874: syntax error at token "endmodule"

4_gram_verilog_file_235.v: 4_gram_verilog_file_235.v:2:92-96: syntax error at token "logic"
4_gram_verilog_file_235.v:2:388-393: syntax error at token "assign"
4_gram_verilog_file_235.v:2:411-419: syntax error at token "endmodule"

4_gram_verilog_file_248.v: 4_gram_verilog_file_248.v:3:109-113: syntax error at token "logic"
4_gram_verilog_file_248.v:3:193-198: syntax error at token "always"
4_gram_verilog_file_248.v:3:243-251: syntax error at token "endmodule"

4_gram_verilog_file_252.v: 4_gram_verilog_file_252.v:2:93-97: syntax error at token "logic"
4_gram_verilog_file_252.v:2:194-199: syntax error at token "always"
4_gram_verilog_file_252.v:2:284-289: syntax error at token "assign"
4_gram_verilog_file_252.v:2:344-352: syntax error at token "endmodule"

4_gram_verilog_file_283.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_16" at 24:40-45:; problematic formatter output is
// Seed: 82389967
`resetall
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`default_nettype wire
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1 ps
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`timescale 1ps / 1 ps
`undef pp_13
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`default_nettype wire `default_nettype `pp_16
<<EOF>>
4_gram_verilog_file_284.v: 4_gram_verilog_file_284.v:2:125-129: syntax error at token "logic"
4_gram_verilog_file_284.v:2:419-424: syntax error at token "assign"
4_gram_verilog_file_284.v:2:525-530: syntax error at token "always"
4_gram_verilog_file_284.v:2:592-597: syntax error at token "assign"
4_gram_verilog_file_284.v:2:622: syntax error at token "("
4_gram_verilog_file_284.v:2:657-665: syntax error at token "endmodule"

4_gram_verilog_file_284.v: 4_gram_verilog_file_284.v:2:163-167: syntax error at token "logic"
4_gram_verilog_file_284.v:2:320-325: syntax error at token "assign"
4_gram_verilog_file_284.v:2:361-369: syntax error at token "endmodule"

4_gram_verilog_file_304.v: 4_gram_verilog_file_304.v:2:421-425: syntax error at token "logic"
4_gram_verilog_file_304.v:2:974: syntax error at token "("
4_gram_verilog_file_304.v:2:1009-1014: syntax error at token "assign"
4_gram_verilog_file_304.v:2:1033-1041: syntax error at token "endmodule"

4_gram_verilog_file_307.v: 4_gram_verilog_file_307.v:2:73-77: syntax error at token "logic"
4_gram_verilog_file_307.v:2:303-308: syntax error at token "assign"
4_gram_verilog_file_307.v:2:488-496: syntax error at token "endmodule"

4_gram_verilog_file_319.v: 4_gram_verilog_file_319.v:2:182-186: syntax error at token "logic"
4_gram_verilog_file_319.v:2:218-226: syntax error at token "endmodule"

4_gram_verilog_file_326.v: 4_gram_verilog_file_326.v:2:92-96: syntax error at token "logic"
4_gram_verilog_file_326.v:2:240-248: syntax error at token "endmodule"
4_gram_verilog_file_326.v:2:428-436: syntax error at token "endmodule"

4_gram_verilog_file_329.v: 4_gram_verilog_file_329.v:2:213-217: syntax error at token "logic"
4_gram_verilog_file_329.v:2:300-308: syntax error at token "endmodule"

4_gram_verilog_file_334.v: 4_gram_verilog_file_334.v:2:68-72: syntax error at token "logic"
4_gram_verilog_file_334.v:2:103-111: syntax error at token "endmodule"

4_gram_verilog_file_351.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:40-44:; problematic formatter output is
// Seed: 85946984
`define pp_0 0
`timescale 1ps / 1 ps `default_nettype `pp_0
module module_0;
  logic id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9;
endmodule
<<EOF>>
4_gram_verilog_file_357.v: 4_gram_verilog_file_357.v:2:198-202: syntax error at token "logic"
4_gram_verilog_file_357.v:2:378-386: syntax error at token "endmodule"

4_gram_verilog_file_365.v: 4_gram_verilog_file_365.v:3:53-57: syntax error at token "logic"
4_gram_verilog_file_365.v:3:599-604: syntax error at token "always"
4_gram_verilog_file_365.v:3:642-643: syntax error at token "if"
4_gram_verilog_file_365.v:3:694-696: syntax error at token "end"
4_gram_verilog_file_365.v:3:756-761: syntax error at token "assign"
4_gram_verilog_file_365.v:3:804: syntax error at token "("
4_gram_verilog_file_365.v:3:853-861: syntax error at token "endmodule"

4_gram_verilog_file_368.v: 4_gram_verilog_file_368.v:2:68-72: syntax error at token "logic"
4_gram_verilog_file_368.v:2:87-92: syntax error at token "assign"
4_gram_verilog_file_368.v:2:113-120: syntax error at token "generate"
4_gram_verilog_file_368.v:2:149-159: syntax error at token "endgenerate"

4_gram_verilog_file_381.v: 4_gram_verilog_file_381.v:2:107-111: syntax error at token "logic"
4_gram_verilog_file_381.v:2:415-423: syntax error at token "endmodule"

4_gram_verilog_file_422.v: 4_gram_verilog_file_422.v:2:47-51: syntax error at token "logic"
4_gram_verilog_file_422.v:2:83-88: syntax error at token "always"
4_gram_verilog_file_422.v:2:175-183: syntax error at token "endmodule"

4_gram_verilog_file_428.v: 4_gram_verilog_file_428.v:2:594-598: syntax error at token "logic"
4_gram_verilog_file_428.v:2:849-854: syntax error at token "always"
4_gram_verilog_file_428.v:2:915-917: syntax error at token "end"

4_gram_verilog_file_435.v: 4_gram_verilog_file_435.v:3:92-96: syntax error at token "logic"
4_gram_verilog_file_435.v:3:134-142: syntax error at token "endmodule"
4_gram_verilog_file_435.v:9:93-98: syntax error at token "assign"
4_gram_verilog_file_435.v:9:115-120: syntax error at token "assign"
4_gram_verilog_file_435.v:9:141-146: syntax error at token "assign"
4_gram_verilog_file_435.v:9:199-204: syntax error at token "assign"
4_gram_verilog_file_435.v:9:225-230: syntax error at token "assign"
4_gram_verilog_file_435.v:9:251-256: syntax error at token "always"
4_gram_verilog_file_435.v:9:321-323: syntax error at token "end"
4_gram_verilog_file_435.v:9:381-383: syntax error at token "end"

4_gram_verilog_file_435.v: 4_gram_verilog_file_435.v:2:247-251: syntax error at token "logic"
4_gram_verilog_file_435.v:2:341: syntax error at token "("
4_gram_verilog_file_435.v:2:380-388: syntax error at token "endmodule"

4_gram_verilog_file_435.v: 4_gram_verilog_file_435.v:2:85-88: syntax error at token "tri0"
4_gram_verilog_file_435.v:2:173: syntax error at token "("
4_gram_verilog_file_435.v:2:259-264: syntax error at token "assign"
4_gram_verilog_file_435.v:2:328: syntax error at token "("
4_gram_verilog_file_435.v:2:456: syntax error at token "("
4_gram_verilog_file_435.v:2:504-509: syntax error at token "assign"
4_gram_verilog_file_435.v:2:550-558: syntax error at token "endmodule"

4_gram_verilog_file_441.v: 4_gram_verilog_file_441.v:2:140-144: syntax error at token "logic"
4_gram_verilog_file_441.v:2:229: syntax error at token "("
4_gram_verilog_file_441.v:2:310-318: syntax error at token "endmodule"

4_gram_verilog_file_454.v: 4_gram_verilog_file_454.v:2:290-294: syntax error at token "logic"
4_gram_verilog_file_454.v:2:398-406: syntax error at token "endmodule"

4_gram_verilog_file_456.v: 4_gram_verilog_file_456.v:2:148-150: syntax error at token "tri"
4_gram_verilog_file_456.v:2:437: syntax error at token "("
4_gram_verilog_file_456.v:2:478: syntax error at token "("
4_gram_verilog_file_456.v:2:499-504: syntax error at token "assign"
4_gram_verilog_file_456.v:2:602-610: syntax error at token "endmodule"

4_gram_verilog_file_456.v: 4_gram_verilog_file_456.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_456.v:2:152-159: syntax error at token "defparam"
4_gram_verilog_file_456.v:2:189-194: syntax error at token "assign"
4_gram_verilog_file_456.v:2:215-223: syntax error at token "endmodule"

4_gram_verilog_file_458.v: 4_gram_verilog_file_458.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_458.v:2:184-189: syntax error at token "assign"
4_gram_verilog_file_458.v:2:214: syntax error at token "("
4_gram_verilog_file_458.v:2:270-278: syntax error at token "endmodule"

4_gram_verilog_file_459.v: 4_gram_verilog_file_459.v:2:109-113: syntax error at token "logic"
4_gram_verilog_file_459.v:2:270-275: syntax error at token "assign"
4_gram_verilog_file_459.v:2:372-380: syntax error at token "endmodule"

4_gram_verilog_file_498.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 4048395635
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_498.v: 4_gram_verilog_file_498.v:2:660-664: syntax error at token "logic"
4_gram_verilog_file_498.v:2:914-919: syntax error at token "assign"
4_gram_verilog_file_498.v:2:941-949: syntax error at token "endmodule"

4_gram_verilog_file_503.v: 4_gram_verilog_file_503.v:2:74-78: syntax error at token "logic"
4_gram_verilog_file_503.v:2:359-364: syntax error at token "assign"
4_gram_verilog_file_503.v:2:483-491: syntax error at token "endmodule"

4_gram_verilog_file_503.v: 4_gram_verilog_file_503.v:3:394-398: syntax error at token "logic"
4_gram_verilog_file_503.v:3:760-768: syntax error at token "endmodule"

4_gram_verilog_file_521.v: 4_gram_verilog_file_521.v:2:123-127: syntax error at token "logic"
4_gram_verilog_file_521.v:2:1261: syntax error at token "("
4_gram_verilog_file_521.v:2:1384-1392: syntax error at token "endmodule"

4_gram_verilog_file_530.v: 4_gram_verilog_file_530.v:2:117-121: syntax error at token "logic"
4_gram_verilog_file_530.v:2:751-759: syntax error at token "endmodule"

4_gram_verilog_file_537.v: 4_gram_verilog_file_537.v:4:191-195: syntax error at token "logic"
4_gram_verilog_file_537.v:4:312-319: syntax error at token "generate"
4_gram_verilog_file_537.v:4:355-365: syntax error at token "endgenerate"

4_gram_verilog_file_548.v: 4_gram_verilog_file_548.v:2:371-374: syntax error at token "real"
4_gram_verilog_file_548.v:2:400-405: syntax error at token "assign"
4_gram_verilog_file_548.v:2:423-431: syntax error at token "endmodule"

4_gram_verilog_file_562.v: 4_gram_verilog_file_562.v:2:74-78: syntax error at token "logic"
4_gram_verilog_file_562.v:2:201-206: syntax error at token "assign"
4_gram_verilog_file_562.v:2:272-280: syntax error at token "endmodule"

4_gram_verilog_file_575.v: 4_gram_verilog_file_575.v:3:69-73: syntax error at token "logic"
4_gram_verilog_file_575.v:3:171: syntax error at token "("
4_gram_verilog_file_575.v:3:259-267: syntax error at token "endmodule"

4_gram_verilog_file_583.v: 4_gram_verilog_file_583.v:3:387-391: syntax error at token "logic"
4_gram_verilog_file_583.v:3:875-880: syntax error at token "assign"
4_gram_verilog_file_583.v:3:903-908: syntax error at token "always"
4_gram_verilog_file_583.v:3:995-1003: syntax error at token "endmodule"

4_gram_verilog_file_596.v: 4_gram_verilog_file_596.v:2:310-314: syntax error at token "logic"
4_gram_verilog_file_596.v:2:679: syntax error at token "("
4_gram_verilog_file_596.v:2:715-723: syntax error at token "endmodule"

4_gram_verilog_file_600.v: 4_gram_verilog_file_600.v:2:190-194: syntax error at token "logic"
4_gram_verilog_file_600.v:2:302-307: syntax error at token "assign"
4_gram_verilog_file_600.v:2:328-333: syntax error at token "assign"
4_gram_verilog_file_600.v:2:356-361: syntax error at token "assign"
4_gram_verilog_file_600.v:2:379-384: syntax error at token "assign"
4_gram_verilog_file_600.v:2:448-456: syntax error at token "endmodule"

4_gram_verilog_file_610.v: 4_gram_verilog_file_610.v:2:92-96: syntax error at token "logic"
4_gram_verilog_file_610.v:2:326-331: syntax error at token "assign"
4_gram_verilog_file_610.v:2:353-361: syntax error at token "endmodule"

4_gram_verilog_file_623.v: 4_gram_verilog_file_623.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_623.v:2:891-896: syntax error at token "assign"
4_gram_verilog_file_623.v:2:915-923: syntax error at token "endmodule"

4_gram_verilog_file_629.v: 4_gram_verilog_file_629.v:2:198-202: syntax error at token "logic"
4_gram_verilog_file_629.v:2:282: syntax error at token "("
4_gram_verilog_file_629.v:2:371-379: syntax error at token "endmodule"

4_gram_verilog_file_640.v: 4_gram_verilog_file_640.v:2:116-120: syntax error at token "logic"
4_gram_verilog_file_640.v:2:1110-1118: syntax error at token "endmodule"

4_gram_verilog_file_650.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 4093953294
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_676.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3106229739
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_679.v: 4_gram_verilog_file_679.v:2:85-89: syntax error at token "logic"
4_gram_verilog_file_679.v:2:126-131: syntax error at token "always"
4_gram_verilog_file_679.v:2:217-220: syntax error at token "else"
4_gram_verilog_file_679.v:2:303-305: syntax error at token "end"
4_gram_verilog_file_679.v:2:356-358: syntax error at token "end"
4_gram_verilog_file_679.v:2:444-446: syntax error at token "end"
4_gram_verilog_file_679.v:2:475-483: syntax error at token "endmodule"

4_gram_verilog_file_689.v: 4_gram_verilog_file_689.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_689.v:2:272: syntax error at token "("
4_gram_verilog_file_689.v:2:355-363: syntax error at token "endmodule"

4_gram_verilog_file_690.v: 4_gram_verilog_file_690.v:2:158-162: syntax error at token "logic"
4_gram_verilog_file_690.v:2:586-591: syntax error at token "assign"
4_gram_verilog_file_690.v:2:644-652: syntax error at token "endmodule"

4_gram_verilog_file_694.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 6:18-22:; problematic formatter output is
// Seed: 1022592558
`define pp_0 0
`timescale 1ps / 1 ps
`define pp_1 0
`undef pp_2
`default_nettype `pp_1
`define pp_3 0
`default_nettype `pp_0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1 ps
`define pp_7 0
`define pp_8 0
`define pp_9 0
`default_nettype `pp_0 `default_nettype wire
<<EOF>>
4_gram_verilog_file_697.v: 4_gram_verilog_file_697.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_697.v:2:89-94: syntax error at token "genvar"
4_gram_verilog_file_697.v:2:122-127: syntax error at token "assign"
4_gram_verilog_file_697.v:2:160-168: syntax error at token "endmodule"

4_gram_verilog_file_707.v: 4_gram_verilog_file_707.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_707.v:2:276-284: syntax error at token "endmodule"

4_gram_verilog_file_725.v: 4_gram_verilog_file_725.v:3:61-65: syntax error at token "logic"
4_gram_verilog_file_725.v:3:257-265: syntax error at token "endmodule"

4_gram_verilog_file_725.v: 4_gram_verilog_file_725.v:2:76-80: syntax error at token "logic"
4_gram_verilog_file_725.v:2:343-348: syntax error at token "assign"
4_gram_verilog_file_725.v:2:386-394: syntax error at token "endmodule"

4_gram_verilog_file_729.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:18-22:; problematic formatter output is
// Seed: 1070038242
`timescale 1ps / 1ps
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_737.v: 4_gram_verilog_file_737.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_737.v:2:127-132: syntax error at token "assign"
4_gram_verilog_file_737.v:2:165-173: syntax error at token "endmodule"

4_gram_verilog_file_740.v: 4_gram_verilog_file_740.v:2:79-83: syntax error at token "logic"
4_gram_verilog_file_740.v:2:301-309: syntax error at token "endmodule"

4_gram_verilog_file_745.v: 4_gram_verilog_file_745.v:2:203-207: syntax error at token "logic"
4_gram_verilog_file_745.v:2:222-227: syntax error at token "assign"
4_gram_verilog_file_745.v:2:267: syntax error at token "("
4_gram_verilog_file_745.v:2:316-324: syntax error at token "endmodule"

4_gram_verilog_file_745.v: 4_gram_verilog_file_745.v:2:130-134: syntax error at token "logic"
4_gram_verilog_file_745.v:2:149-154: syntax error at token "assign"
4_gram_verilog_file_745.v:2:175-180: syntax error at token "assign"
4_gram_verilog_file_745.v:2:201-209: syntax error at token "endmodule"

4_gram_verilog_file_763.v: 4_gram_verilog_file_763.v:4:35-41: syntax error at token "supply1"
4_gram_verilog_file_763.v:4:72-77: syntax error at token "assign"
4_gram_verilog_file_763.v:4:98-103: syntax error at token "assign"
4_gram_verilog_file_763.v:4:133-141: syntax error at token "endmodule"

4_gram_verilog_file_763.v: 4_gram_verilog_file_763.v:2:69-73: syntax error at token "logic"
4_gram_verilog_file_763.v:2:199: syntax error at token "("
4_gram_verilog_file_763.v:2:298-306: syntax error at token "endmodule"

4_gram_verilog_file_771.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 4249499624
`define pp_0 0
`default_nettype `pp_0
module module_0;
  assign id_0 = id_0 - id_0;
  type_6 id_3 (
      .id_0(1),
      .id_1(id_1[1]),
      .id_2(id_1)
  );
  logic id_4;
  logic id_5;
endmodule
<<EOF>>
4_gram_verilog_file_794.v: 4_gram_verilog_file_794.v:2:137-141: syntax error at token "logic"
4_gram_verilog_file_794.v:2:625: syntax error at token "("
4_gram_verilog_file_794.v:2:735-743: syntax error at token "endmodule"

4_gram_verilog_file_798.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:39-43:; problematic formatter output is
// Seed: 4256531410
`define pp_0 0
`timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_798.v: 4_gram_verilog_file_798.v:2:144-147: syntax error at token "wand"
4_gram_verilog_file_798.v:2:595-600: syntax error at token "always"
4_gram_verilog_file_798.v:2:710-712: syntax error at token "end"
4_gram_verilog_file_798.v:2:732-740: syntax error at token "endmodule"

4_gram_verilog_file_810.v: 4_gram_verilog_file_810.v:2:447-451: syntax error at token "logic"
4_gram_verilog_file_810.v:2:567-575: syntax error at token "endmodule"

4_gram_verilog_file_815.v: 4_gram_verilog_file_815.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_815.v:2:151-159: syntax error at token "endmodule"

4_gram_verilog_file_819.v: 4_gram_verilog_file_819.v:2:203-207: syntax error at token "logic"
4_gram_verilog_file_819.v:2:261: syntax error at token "("
4_gram_verilog_file_819.v:2:338-346: syntax error at token "endmodule"

4_gram_verilog_file_820.v: 4_gram_verilog_file_820.v:4:59-63: syntax error at token "logic"
4_gram_verilog_file_820.v:4:175-180: syntax error at token "assign"
4_gram_verilog_file_820.v:4:205: syntax error at token "("
4_gram_verilog_file_820.v:4:248-253: syntax error at token "assign"
4_gram_verilog_file_820.v:4:306-314: syntax error at token "endmodule"

4_gram_verilog_file_821.v: 4_gram_verilog_file_821.v:2:270-274: syntax error at token "logic"
4_gram_verilog_file_821.v:2:314-319: syntax error at token "assign"
4_gram_verilog_file_821.v:2:342-350: syntax error at token "endmodule"

4_gram_verilog_file_839.v: 4_gram_verilog_file_839.v:2:77-81: syntax error at token "logic"
4_gram_verilog_file_839.v:2:96-104: syntax error at token "endmodule"

4_gram_verilog_file_839.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_27" at 36:18-23:; problematic formatter output is
// Seed: 404756336
`timescale 1ps / 1 ps
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`resetall
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`timescale 1 ps / 1ps
`define pp_20 0
`define pp_21 0
`define pp_22 0
`timescale 1ps / 1 ps
`define pp_23 0
`define pp_24 0
`define pp_25 0
`define pp_26 0
`timescale 1ps / 1ps `timescale 1ps / 1ps
`define pp_27 0
`define pp_28 0
`default_nettype `pp_27
`define pp_29 0
`define pp_30 0
`define pp_31 0
`define pp_32 0
`timescale 1ps / 1ps
`define pp_33 0
<<EOF>>
4_gram_verilog_file_845.v: 4_gram_verilog_file_845.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_845.v:2:77: syntax error at token "("
4_gram_verilog_file_845.v:2:114-119: syntax error at token "assign"
4_gram_verilog_file_845.v:2:137-145: syntax error at token "endmodule"

4_gram_verilog_file_851.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:40-44:; problematic formatter output is
// Seed: 4088240414
`define pp_0 0
`timescale 1ps / 1 ps `timescale 1ps / 1ps `timescale 1 ps / 1 ps
`define pp_1 0
`timescale 1 ps / 1ps `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_863.v: 4_gram_verilog_file_863.v:2:151-155: syntax error at token "logic"
4_gram_verilog_file_863.v:2:791-799: syntax error at token "endmodule"

4_gram_verilog_file_863.v: 4_gram_verilog_file_863.v:7:60-64: syntax error at token "logic"
4_gram_verilog_file_863.v:7:244-252: syntax error at token "endmodule"

4_gram_verilog_file_865.v: 4_gram_verilog_file_865.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_865.v:2:85: syntax error at token "("
4_gram_verilog_file_865.v:2:106-111: syntax error at token "assign"
4_gram_verilog_file_865.v:2:144-151: syntax error at token "defparam"
4_gram_verilog_file_865.v:2:178-183: syntax error at token "assign"
4_gram_verilog_file_865.v:2:227: syntax error at token "("
4_gram_verilog_file_865.v:2:270-278: syntax error at token "endmodule"

4_gram_verilog_file_877.v: 4_gram_verilog_file_877.v:2:74-78: syntax error at token "logic"
4_gram_verilog_file_877.v:2:693-700: syntax error at token "generate"
4_gram_verilog_file_877.v:2:740-750: syntax error at token "endgenerate"

4_gram_verilog_file_907.v: 4_gram_verilog_file_907.v:2:107-111: syntax error at token "logic"
4_gram_verilog_file_907.v:2:344-349: syntax error at token "assign"
4_gram_verilog_file_907.v:2:367-375: syntax error at token "endmodule"

4_gram_verilog_file_914.v: 4_gram_verilog_file_914.v:4:130-134: syntax error at token "logic"
4_gram_verilog_file_914.v:4:188-196: syntax error at token "endmodule"

4_gram_verilog_file_925.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2871147964
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_926.v: 4_gram_verilog_file_926.v:2:160-164: syntax error at token "logic"
4_gram_verilog_file_926.v:2:861: syntax error at token "("
4_gram_verilog_file_926.v:2:1081: syntax error at token "("
4_gram_verilog_file_926.v:2:1130-1135: syntax error at token "assign"
4_gram_verilog_file_926.v:2:1211-1219: syntax error at token "endmodule"

4_gram_verilog_file_931.v: 4_gram_verilog_file_931.v:3:81-85: syntax error at token "logic"
4_gram_verilog_file_931.v:3:467: syntax error at token "("
4_gram_verilog_file_931.v:3:711: syntax error at token "("
4_gram_verilog_file_931.v:3:733-738: syntax error at token "always"
4_gram_verilog_file_931.v:3:800-805: syntax error at token "always"
4_gram_verilog_file_931.v:3:875-877: syntax error at token "end"
4_gram_verilog_file_931.v:3:904-905: syntax error at token "<="
4_gram_verilog_file_931.v:3:917-919: syntax error at token "end"
4_gram_verilog_file_931.v:3:957: syntax error at token "("
4_gram_verilog_file_931.v:3:1156-1164: syntax error at token "endmodule"

4_gram_verilog_file_956.v: 4_gram_verilog_file_956.v:2:258-262: syntax error at token "logic"
4_gram_verilog_file_956.v:2:521-529: syntax error at token "endmodule"

4_gram_verilog_file_956.v: 4_gram_verilog_file_956.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_956.v:2:88-96: syntax error at token "endmodule"

4_gram_verilog_file_956.v: 4_gram_verilog_file_956.v:2:185-189: syntax error at token "logic"
4_gram_verilog_file_956.v:2:819-824: syntax error at token "always"
4_gram_verilog_file_956.v:2:855: syntax error at token "("
4_gram_verilog_file_956.v:2:913-921: syntax error at token "endmodule"

4_gram_verilog_file_971.v: 4_gram_verilog_file_971.v:11:150-154: syntax error at token "logic"
4_gram_verilog_file_971.v:11:201-206: syntax error at token "always"
4_gram_verilog_file_971.v:11:239-244: syntax error at token "always"
4_gram_verilog_file_971.v:11:301-303: syntax error at token "end"
4_gram_verilog_file_971.v:11:346-354: syntax error at token "endmodule"

4_gram_verilog_file_976.v: 4_gram_verilog_file_976.v:2:174-178: syntax error at token "logic"
4_gram_verilog_file_976.v:2:209-214: syntax error at token "assign"
4_gram_verilog_file_976.v:2:264-272: syntax error at token "endmodule"
4_gram_verilog_file_976.v:2:460-468: syntax error at token "endmodule"

4_gram_verilog_file_981.v: 4_gram_verilog_file_981.v:2:59-61: syntax error at token "int"
4_gram_verilog_file_981.v:2:165-170: syntax error at token "assign"
4_gram_verilog_file_981.v:2:191-196: syntax error at token "assign"
4_gram_verilog_file_981.v:2:214-222: syntax error at token "endmodule"

4_gram_verilog_file_990.v: 4_gram_verilog_file_990.v:2:152-156: syntax error at token "logic"
4_gram_verilog_file_990.v:2:289-294: syntax error at token "assign"
4_gram_verilog_file_990.v:2:334-339: syntax error at token "assign"
4_gram_verilog_file_990.v:2:357-362: syntax error at token "assign"
4_gram_verilog_file_990.v:2:417-422: syntax error at token "assign"
4_gram_verilog_file_990.v:2:465: syntax error at token "("
4_gram_verilog_file_990.v:2:495-503: syntax error at token "endmodule"

4_gram_verilog_file_991.v: 4_gram_verilog_file_991.v:2:141-143: syntax error at token "reg"
4_gram_verilog_file_991.v:2:190-195: syntax error at token "always"
4_gram_verilog_file_991.v:2:243-245: syntax error at token "end"
4_gram_verilog_file_991.v:2:305-313: syntax error at token "endmodule"
4_gram_verilog_file_991.v:2:500-505: syntax error at token "assign"
4_gram_verilog_file_991.v:2:547: syntax error at token "("
4_gram_verilog_file_991.v:2:646-651: syntax error at token "always"
4_gram_verilog_file_991.v:2:714-715: syntax error at token "<="
4_gram_verilog_file_991.v:2:728-730: syntax error at token "end"
4_gram_verilog_file_991.v:2:763: syntax error at token "("
4_gram_verilog_file_991.v:2:787-795: syntax error at token "endmodule"

4_gram_verilog_file_1008.v: 4_gram_verilog_file_1008.v:2:236-240: syntax error at token "logic"
4_gram_verilog_file_1008.v:2:390-397: syntax error at token "defparam"
4_gram_verilog_file_1008.v:2:429-434: syntax error at token "assign"
4_gram_verilog_file_1008.v:2:453-458: syntax error at token "assign"
4_gram_verilog_file_1008.v:2:543: syntax error at token "("
4_gram_verilog_file_1008.v:2:710-715: syntax error at token "always"
4_gram_verilog_file_1008.v:2:750-755: syntax error at token "assign"
4_gram_verilog_file_1008.v:2:778-786: syntax error at token "endmodule"

4_gram_verilog_file_1013.v: 4_gram_verilog_file_1013.v:2:132-136: syntax error at token "logic"
4_gram_verilog_file_1013.v:2:618-626: syntax error at token "endmodule"

4_gram_verilog_file_1018.v: 4_gram_verilog_file_1018.v:2:114-116: syntax error at token "reg"
4_gram_verilog_file_1018.v:2:131-136: syntax error at token "assign"
4_gram_verilog_file_1018.v:2:154-159: syntax error at token "assign"
4_gram_verilog_file_1018.v:2:180-185: syntax error at token "always"
4_gram_verilog_file_1018.v:2:226-228: syntax error at token "end"
4_gram_verilog_file_1018.v:2:290-298: syntax error at token "endmodule"

4_gram_verilog_file_1018.v: 4_gram_verilog_file_1018.v:2:93-97: syntax error at token "logic"
4_gram_verilog_file_1018.v:2:273-281: syntax error at token "endmodule"

4_gram_verilog_file_1028.v: 4_gram_verilog_file_1028.v:3:294-298: syntax error at token "logic"
4_gram_verilog_file_1028.v:3:339-344: syntax error at token "assign"
4_gram_verilog_file_1028.v:3:363-371: syntax error at token "endmodule"

4_gram_verilog_file_1054.v: 4_gram_verilog_file_1054.v:2:132-136: syntax error at token "logic"
4_gram_verilog_file_1054.v:2:543-551: syntax error at token "endmodule"

4_gram_verilog_file_1061.v: 4_gram_verilog_file_1061.v:2:73-77: syntax error at token "logic"
4_gram_verilog_file_1061.v:2:385-390: syntax error at token "assign"
4_gram_verilog_file_1061.v:2:417-425: syntax error at token "endmodule"

4_gram_verilog_file_1070.v: 4_gram_verilog_file_1070.v:2:322-326: syntax error at token "logic"
4_gram_verilog_file_1070.v:2:393: syntax error at token "("
4_gram_verilog_file_1070.v:2:432: syntax error at token "("
4_gram_verilog_file_1070.v:2:548: syntax error at token "("
4_gram_verilog_file_1070.v:2:581-589: syntax error at token "endmodule"

4_gram_verilog_file_1075.v: 4_gram_verilog_file_1075.v:10:209-213: syntax error at token "logic"
4_gram_verilog_file_1075.v:10:494-499: syntax error at token "always"
4_gram_verilog_file_1075.v:10:559-567: syntax error at token "endmodule"

4_gram_verilog_file_1076.v: 4_gram_verilog_file_1076.v:2:872-873: syntax error at token "->"

4_gram_verilog_file_1088.v: 4_gram_verilog_file_1088.v:2:183-187: syntax error at token "logic"
4_gram_verilog_file_1088.v:2:379-384: syntax error at token "assign"
4_gram_verilog_file_1088.v:2:425: syntax error at token "("
4_gram_verilog_file_1088.v:2:519-524: syntax error at token "assign"
4_gram_verilog_file_1088.v:2:557: syntax error at token "("
4_gram_verilog_file_1088.v:2:649-657: syntax error at token "endmodule"

4_gram_verilog_file_1090.v: 4_gram_verilog_file_1090.v:2:142-146: syntax error at token "logic"
4_gram_verilog_file_1090.v:2:261-269: syntax error at token "endmodule"

4_gram_verilog_file_1100.v: 4_gram_verilog_file_1100.v:3:92-96: syntax error at token "logic"
4_gram_verilog_file_1100.v:3:254: syntax error at token "("
4_gram_verilog_file_1100.v:3:292-300: syntax error at token "endmodule"

4_gram_verilog_file_1112.v: 4_gram_verilog_file_1112.v:2:172-174: syntax error at token "reg"
4_gram_verilog_file_1112.v:2:838: syntax error at token "("
4_gram_verilog_file_1112.v:2:887-892: syntax error at token "always"
4_gram_verilog_file_1112.v:2:955-957: syntax error at token "end"
4_gram_verilog_file_1112.v:2:1067-1068: syntax error at token "<="
4_gram_verilog_file_1112.v:2:1080-1082: syntax error at token "end"
4_gram_verilog_file_1112.v:2:1292-1300: syntax error at token "endmodule"

4_gram_verilog_file_1117.v: 4_gram_verilog_file_1117.v:2:210-214: syntax error at token "logic"
4_gram_verilog_file_1117.v:2:440: syntax error at token "("
4_gram_verilog_file_1117.v:2:487-492: syntax error at token "always"
4_gram_verilog_file_1117.v:2:559-567: syntax error at token "endmodule"

4_gram_verilog_file_1122.v: 4_gram_verilog_file_1122.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_1122.v:2:198-203: syntax error at token "assign"
4_gram_verilog_file_1122.v:2:237: syntax error at token "("
4_gram_verilog_file_1122.v:2:381-389: syntax error at token "endmodule"

4_gram_verilog_file_1122.v: 4_gram_verilog_file_1122.v:2:511-515: syntax error at token "logic"
4_gram_verilog_file_1122.v:2:562: syntax error at token "("
4_gram_verilog_file_1122.v:2:590: syntax error at token "("
4_gram_verilog_file_1122.v:2:663: syntax error at token "("
4_gram_verilog_file_1122.v:2:707-712: syntax error at token "assign"
4_gram_verilog_file_1122.v:2:855-863: syntax error at token "endmodule"

4_gram_verilog_file_1126.v: 4_gram_verilog_file_1126.v:4:232-236: syntax error at token "logic"
4_gram_verilog_file_1126.v:4:413-421: syntax error at token "endmodule"

4_gram_verilog_file_1159.v: 4_gram_verilog_file_1159.v:2:94-98: syntax error at token "logic"
4_gram_verilog_file_1159.v:2:231-236: syntax error at token "assign"
4_gram_verilog_file_1159.v:2:263-268: syntax error at token "always"
4_gram_verilog_file_1159.v:2:347-349: syntax error at token "end"

4_gram_verilog_file_1159.v: 4_gram_verilog_file_1159.v:2:100-104: syntax error at token "logic"
4_gram_verilog_file_1159.v:2:119-124: syntax error at token "assign"
4_gram_verilog_file_1159.v:2:145-153: syntax error at token "endmodule"
4_gram_verilog_file_1159.v:8:211-216: syntax error at token "output"
4_gram_verilog_file_1159.v:8:226-230: syntax error at token "inout"
4_gram_verilog_file_1159.v:8:240-245: syntax error at token "output"
4_gram_verilog_file_1159.v:8:255-259: syntax error at token "inout"
4_gram_verilog_file_1159.v:8:269-273: syntax error at token "input"
4_gram_verilog_file_1159.v:8:283-287: syntax error at token "inout"
4_gram_verilog_file_1159.v:8:297-301: syntax error at token "input"
4_gram_verilog_file_1159.v:8:311-315: syntax error at token "input"
4_gram_verilog_file_1159.v:8:325-329: syntax error at token "input"
4_gram_verilog_file_1159.v:8:339-344: syntax error at token "output"
4_gram_verilog_file_1159.v:8:354-359: syntax error at token "output"
4_gram_verilog_file_1159.v:8:368-372: syntax error at token "inout"
4_gram_verilog_file_1159.v:8:381-385: syntax error at token "inout"
4_gram_verilog_file_1159.v:8:394-398: syntax error at token "inout"
4_gram_verilog_file_1159.v:8:407-411: syntax error at token "input"
4_gram_verilog_file_1159.v:8:420-424: syntax error at token "input"
4_gram_verilog_file_1159.v:8:433-437: syntax error at token "input"
4_gram_verilog_file_1159.v:8:446-450: syntax error at token "input"
4_gram_verilog_file_1159.v:8:459-463: syntax error at token "input"
4_gram_verilog_file_1159.v:8:497: syntax error at token "("
4_gram_verilog_file_1159.v:8:535-543: syntax error at token "endmodule"

4_gram_verilog_file_1196.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2507538207
`define pp_0 (  pp_1  )  0
`default_nettype `pp_0
module module_0 ();
  assign id_0 = 1'd0;
  logic id_1 = 1'b0;
endmodule
<<EOF>>
4_gram_verilog_file_1200.v: 4_gram_verilog_file_1200.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_1200.v:2:593-601: syntax error at token "endmodule"

4_gram_verilog_file_1209.v: 4_gram_verilog_file_1209.v:2:95-99: syntax error at token "logic"
4_gram_verilog_file_1209.v:2:294-299: syntax error at token "always"
4_gram_verilog_file_1209.v:2:385-387: syntax error at token "end"

4_gram_verilog_file_1228.v: 4_gram_verilog_file_1228.v:2:132-136: syntax error at token "logic"
4_gram_verilog_file_1228.v:2:651-659: syntax error at token "endmodule"

4_gram_verilog_file_1230.v: 4_gram_verilog_file_1230.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_1230.v:2:226-231: syntax error at token "assign"
4_gram_verilog_file_1230.v:2:249-257: syntax error at token "endmodule"

4_gram_verilog_file_1235.v: 4_gram_verilog_file_1235.v:2:263-267: syntax error at token "logic"
4_gram_verilog_file_1235.v:2:361-369: syntax error at token "endmodule"

4_gram_verilog_file_1236.v: 4_gram_verilog_file_1236.v:2:76-80: syntax error at token "logic"
4_gram_verilog_file_1236.v:2:527-535: syntax error at token "endmodule"

4_gram_verilog_file_1258.v: 4_gram_verilog_file_1258.v:2:470-474: syntax error at token "logic"
4_gram_verilog_file_1258.v:2:675-680: syntax error at token "assign"
4_gram_verilog_file_1258.v:2:704-712: syntax error at token "endmodule"

4_gram_verilog_file_1268.v: 4_gram_verilog_file_1268.v:2:48-52: syntax error at token "logic"
4_gram_verilog_file_1268.v:2:225-233: syntax error at token "endmodule"

4_gram_verilog_file_1270.v: 4_gram_verilog_file_1270.v:2:353-357: syntax error at token "logic"
4_gram_verilog_file_1270.v:2:543-550: syntax error at token "generate"
4_gram_verilog_file_1270.v:2:586-596: syntax error at token "endgenerate"

4_gram_verilog_file_1280.v: 4_gram_verilog_file_1280.v:2:256-260: syntax error at token "logic"
4_gram_verilog_file_1280.v:2:325: syntax error at token "("
4_gram_verilog_file_1280.v:2:363-368: syntax error at token "assign"
4_gram_verilog_file_1280.v:2:427-432: syntax error at token "assign"
4_gram_verilog_file_1280.v:2:455-463: syntax error at token "endmodule"

4_gram_verilog_file_1298.v: 4_gram_verilog_file_1298.v:3:37-41: syntax error at token "logic"
4_gram_verilog_file_1298.v:3:151-156: syntax error at token "assign"
4_gram_verilog_file_1298.v:3:174-179: syntax error at token "assign"
4_gram_verilog_file_1298.v:3:200-205: syntax error at token "always"
4_gram_verilog_file_1298.v:3:271-273: syntax error at token "end"
4_gram_verilog_file_1298.v:3:331-336: syntax error at token "assign"
4_gram_verilog_file_1298.v:3:381-386: syntax error at token "assign"
4_gram_verilog_file_1298.v:3:417-425: syntax error at token "endmodule"

4_gram_verilog_file_1300.v: 4_gram_verilog_file_1300.v:2:312-316: syntax error at token "logic"
4_gram_verilog_file_1300.v:2:374: syntax error at token "("
4_gram_verilog_file_1300.v:2:426-434: syntax error at token "endmodule"

4_gram_verilog_file_1306.v: 4_gram_verilog_file_1306.v:2:299-300: syntax error at token "\'"
4_gram_verilog_file_1306.v:2:360-362: syntax error at token "end"

4_gram_verilog_file_1316.v: 4_gram_verilog_file_1316.v:2:127-131: syntax error at token "logic"
4_gram_verilog_file_1316.v:2:146-151: syntax error at token "assign"
4_gram_verilog_file_1316.v:2:219-227: syntax error at token "endmodule"

4_gram_verilog_file_1331.v: 4_gram_verilog_file_1331.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_1331.v:2:227-232: syntax error at token "assign"
4_gram_verilog_file_1331.v:2:279-284: syntax error at token "assign"
4_gram_verilog_file_1331.v:2:318: syntax error at token "("
4_gram_verilog_file_1331.v:2:379-384: syntax error at token "assign"
4_gram_verilog_file_1331.v:2:407-415: syntax error at token "endmodule"

4_gram_verilog_file_1360.v: 4_gram_verilog_file_1360.v:2:143-147: syntax error at token "logic"
4_gram_verilog_file_1360.v:2:178-186: syntax error at token "endmodule"

4_gram_verilog_file_1363.v: 4_gram_verilog_file_1363.v:2:278-282: syntax error at token "logic"

4_gram_verilog_file_1377.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 8:41-45:; problematic formatter output is
// Seed: 2184203369
`timescale 1ps / 1ps
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1 ps
`define pp_2 0
`define pp_3 0
`default_nettype `pp_0 `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_1384.v: 4_gram_verilog_file_1384.v:2:243-245: syntax error at token "tri"
4_gram_verilog_file_1384.v:2:465-470: syntax error at token "assign"
4_gram_verilog_file_1384.v:2:501-509: syntax error at token "endmodule"

4_gram_verilog_file_1386.v: 4_gram_verilog_file_1386.v:2:35-38: syntax error at token "real"
4_gram_verilog_file_1386.v:2:227-235: syntax error at token "endmodule"

4_gram_verilog_file_1400.v: 4_gram_verilog_file_1400.v:2:76-80: syntax error at token "logic"
4_gram_verilog_file_1400.v:2:261: syntax error at token "("
4_gram_verilog_file_1400.v:2:370: syntax error at token "("
4_gram_verilog_file_1400.v:2:481-489: syntax error at token "endmodule"

4_gram_verilog_file_1401.v: 4_gram_verilog_file_1401.v:2:438-442: syntax error at token "logic"
4_gram_verilog_file_1401.v:2:475-483: syntax error at token "endmodule"

4_gram_verilog_file_1411.v: 4_gram_verilog_file_1411.v:2:92-96: syntax error at token "logic"
4_gram_verilog_file_1411.v:2:381-389: syntax error at token "endmodule"

4_gram_verilog_file_1421.v: 4_gram_verilog_file_1421.v:2:52-56: syntax error at token "logic"
4_gram_verilog_file_1421.v:2:166-171: syntax error at token "assign"
4_gram_verilog_file_1421.v:2:189-197: syntax error at token "endmodule"
4_gram_verilog_file_1421.v:2:220-225: syntax error at token "assign"
4_gram_verilog_file_1421.v:2:255: syntax error at token "("
4_gram_verilog_file_1421.v:2:307-315: syntax error at token "endmodule"

4_gram_verilog_file_1426.v: 4_gram_verilog_file_1426.v:2:96-100: syntax error at token "logic"
4_gram_verilog_file_1426.v:2:132-137: syntax error at token "assign"
4_gram_verilog_file_1426.v:2:176-184: syntax error at token "endmodule"

4_gram_verilog_file_1433.v: 4_gram_verilog_file_1433.v:2:807-811: syntax error at token "logic"
4_gram_verilog_file_1433.v:2:937-942: syntax error at token "assign"
4_gram_verilog_file_1433.v:2:1000: syntax error at token "("
4_gram_verilog_file_1433.v:2:1037-1045: syntax error at token "endmodule"

4_gram_verilog_file_1453.v: 4_gram_verilog_file_1453.v:2:314-320: syntax error at token "supply1"
4_gram_verilog_file_1453.v:2:867-872: syntax error at token "assign"
4_gram_verilog_file_1453.v:2:895-900: syntax error at token "always"
4_gram_verilog_file_1453.v:2:971: syntax error at token "("
4_gram_verilog_file_1453.v:2:987-989: syntax error at token "end"
4_gram_verilog_file_1453.v:2:1065-1070: syntax error at token "always"
4_gram_verilog_file_1453.v:2:1175-1176: syntax error at token "+="
4_gram_verilog_file_1453.v:2:1209-1211: syntax error at token "end"
4_gram_verilog_file_1453.v:2:1296-1304: syntax error at token "endmodule"

4_gram_verilog_file_1461.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 283967350
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_1470.v: 4_gram_verilog_file_1470.v:2:241-245: syntax error at token "logic"
4_gram_verilog_file_1470.v:2:258-262: syntax error at token "logic"
4_gram_verilog_file_1470.v:2:268: syntax error at token "}"

4_gram_verilog_file_1485.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3149279480
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_1490.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 14:18-22:; problematic formatter output is
// Seed: 141981382
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1ps
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`default_nettype `pp_3
<<EOF>>
4_gram_verilog_file_1491.v: 4_gram_verilog_file_1491.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_1491.v:2:222: syntax error at token "("
4_gram_verilog_file_1491.v:2:252-260: syntax error at token "endmodule"

4_gram_verilog_file_1492.v: 4_gram_verilog_file_1492.v:2:108-112: syntax error at token "logic"
4_gram_verilog_file_1492.v:2:507: syntax error at token "("
4_gram_verilog_file_1492.v:2:529-534: syntax error at token "always"
4_gram_verilog_file_1492.v:2:608-611: syntax error at token "else"
4_gram_verilog_file_1492.v:2:635-643: syntax error at token "endmodule"

4_gram_verilog_file_1492.v: 4_gram_verilog_file_1492.v:2:148-152: syntax error at token "logic"
4_gram_verilog_file_1492.v:2:478-483: syntax error at token "assign"
4_gram_verilog_file_1492.v:2:549: syntax error at token "("
4_gram_verilog_file_1492.v:2:776-784: syntax error at token "endmodule"

4_gram_verilog_file_1496.v: 4_gram_verilog_file_1496.v:2:83-87: syntax error at token "logic"
4_gram_verilog_file_1496.v:2:227-232: syntax error at token "assign"
4_gram_verilog_file_1496.v:2:253-261: syntax error at token "endmodule"

4_gram_verilog_file_1504.v: 4_gram_verilog_file_1504.v:2:224-228: syntax error at token "logic"
4_gram_verilog_file_1504.v:2:576-581: syntax error at token "assign"
4_gram_verilog_file_1504.v:2:611-619: syntax error at token "endmodule"

4_gram_verilog_file_1504.v: 4_gram_verilog_file_1504.v:3:133-137: syntax error at token "logic"
4_gram_verilog_file_1504.v:3:382: syntax error at token "("
4_gram_verilog_file_1504.v:3:495-500: syntax error at token "assign"
4_gram_verilog_file_1504.v:3:568-576: syntax error at token "endmodule"
4_gram_verilog_file_1504.v:4:251: syntax error at token "("
4_gram_verilog_file_1504.v:4:272-277: syntax error at token "assign"
4_gram_verilog_file_1504.v:4:317-325: syntax error at token "endmodule"
4_gram_verilog_file_1504.v:4:407-415: syntax error at token "endmodule"

4_gram_verilog_file_1504.v: 4_gram_verilog_file_1504.v:2:114-118: syntax error at token "logic"
4_gram_verilog_file_1504.v:2:350-355: syntax error at token "assign"
4_gram_verilog_file_1504.v:2:394-399: syntax error at token "assign"
4_gram_verilog_file_1504.v:2:429-438: syntax error at token "endprogram"

4_gram_verilog_file_1508.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 18:39-43:; problematic formatter output is
// Seed: 3873955551
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
`timescale 1 ps / 1 ps `timescale 1ps / 1ps
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
localparam `pp_1 = `pp_3;
`define pp_9 0
`define pp_10 0
`timescale 1ps / 1ps
`define pp_11 0
`timescale 1ps / 1ps `default_nettype `pp_4
module module_0;
  wire id_0;
  assign id_0[1] = 1 ? 1 : 1'd0 ? 1 : 1'b0;
  logic id_1;
endmodule
<<EOF>>
4_gram_verilog_file_1517.v: 4_gram_verilog_file_1517.v:2:655-659: syntax error at token "logic"
4_gram_verilog_file_1517.v:2:692-697: syntax error at token "assign"
4_gram_verilog_file_1517.v:2:732-737: syntax error at token "assign"
4_gram_verilog_file_1517.v:2:763-771: syntax error at token "endmodule"

4_gram_verilog_file_1529.v: 4_gram_verilog_file_1529.v:2:100-102: syntax error at token "reg"
4_gram_verilog_file_1529.v:2:123: syntax error at token "("
4_gram_verilog_file_1529.v:2:625-633: syntax error at token "endmodule"

4_gram_verilog_file_1529.v: 4_gram_verilog_file_1529.v:3:76-80: syntax error at token "logic"
4_gram_verilog_file_1529.v:3:134: syntax error at token "("
4_gram_verilog_file_1529.v:3:211-219: syntax error at token "endmodule"

4_gram_verilog_file_1539.v: 4_gram_verilog_file_1539.v:2:298-302: syntax error at token "logic"
4_gram_verilog_file_1539.v:2:671: syntax error at token "("
4_gram_verilog_file_1539.v:2:757-765: syntax error at token "endmodule"

4_gram_verilog_file_1539.v: 4_gram_verilog_file_1539.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_1539.v:2:192-197: syntax error at token "always"
4_gram_verilog_file_1539.v:2:248-250: syntax error at token "end"
4_gram_verilog_file_1539.v:2:721-729: syntax error at token "endmodule"

4_gram_verilog_file_1539.v: 4_gram_verilog_file_1539.v:2:224-228: syntax error at token "logic"
4_gram_verilog_file_1539.v:2:369-374: syntax error at token "always"
4_gram_verilog_file_1539.v:2:402-404: syntax error at token "end"
4_gram_verilog_file_1539.v:2:473-481: syntax error at token "endmodule"

4_gram_verilog_file_1539.v: 4_gram_verilog_file_1539.v:10:252-256: syntax error at token "logic"
4_gram_verilog_file_1539.v:10:462-467: syntax error at token "assign"
4_gram_verilog_file_1539.v:10:486-494: syntax error at token "endmodule"

4_gram_verilog_file_1542.v: 4_gram_verilog_file_1542.v:2:150-154: syntax error at token "logic"
4_gram_verilog_file_1542.v:2:266-271: syntax error at token "always"
4_gram_verilog_file_1542.v:2:321-322: syntax error at token "<="
4_gram_verilog_file_1542.v:2:352-354: syntax error at token "end"

4_gram_verilog_file_1543.v: 4_gram_verilog_file_1543.v:2:82-86: syntax error at token "logic"
4_gram_verilog_file_1543.v:2:299: syntax error at token "("
4_gram_verilog_file_1543.v:2:320-325: syntax error at token "assign"
4_gram_verilog_file_1543.v:2:343-351: syntax error at token "endmodule"

4_gram_verilog_file_1564.v: 4_gram_verilog_file_1564.v:2:94-98: syntax error at token "logic"
4_gram_verilog_file_1564.v:2:235-243: syntax error at token "endmodule"

4_gram_verilog_file_1572.v: 4_gram_verilog_file_1572.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_1572.v:2:153-161: syntax error at token "endmodule"

4_gram_verilog_file_1587.v: 4_gram_verilog_file_1587.v:2:85-89: syntax error at token "logic"
4_gram_verilog_file_1587.v:2:104-112: syntax error at token "endmodule"

4_gram_verilog_file_1594.v: 4_gram_verilog_file_1594.v:3:194-198: syntax error at token "logic"
4_gram_verilog_file_1594.v:3:488: syntax error at token "("
4_gram_verilog_file_1594.v:3:583-591: syntax error at token "endmodule"

4_gram_verilog_file_1596.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 3:18-22:; problematic formatter output is
// Seed: 3061055842
`define pp_3 0
`default_nettype `pp_3
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  input id_1;
  assign id_2[1'h0] = id_1;
  logic id_3;
endmodule
<<EOF>>
4_gram_verilog_file_1629.v: 4_gram_verilog_file_1629.v:2:250-254: syntax error at token "logic"
4_gram_verilog_file_1629.v:2:269-274: syntax error at token "assign"
4_gram_verilog_file_1629.v:2:292-300: syntax error at token "endmodule"

4_gram_verilog_file_1638.v: 4_gram_verilog_file_1638.v:2:86-90: syntax error at token "logic"
4_gram_verilog_file_1638.v:2:343-348: syntax error at token "always"
4_gram_verilog_file_1638.v:2:427-428: syntax error at token "<="
4_gram_verilog_file_1638.v:2:437-439: syntax error at token "end"
4_gram_verilog_file_1638.v:2:488-490: syntax error at token "end"
4_gram_verilog_file_1638.v:2:547: syntax error at token "("
4_gram_verilog_file_1638.v:2:826-834: syntax error at token "endmodule"

4_gram_verilog_file_1641.v: 4_gram_verilog_file_1641.v:4:277-281: syntax error at token "logic"
4_gram_verilog_file_1641.v:4:492-497: syntax error at token "assign"
4_gram_verilog_file_1641.v:4:519-527: syntax error at token "endmodule"

4_gram_verilog_file_1654.v: 4_gram_verilog_file_1654.v:3:76-80: syntax error at token "logic"
4_gram_verilog_file_1654.v:3:111-119: syntax error at token "endmodule"

4_gram_verilog_file_1654.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 9:61-65:; problematic formatter output is
// Seed: 2883749090
`define pp_0 0
`define pp_1 0
`define pp_2 0
`timescale 1 ps / 1 ps
`define pp_3 0
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1ps `default_nettype wire `default_nettype `pp_4
<<EOF>>
4_gram_verilog_file_1658.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_5" at 6:18-22:; problematic formatter output is
// Seed: 847251930
`define pp_5 0
`timescale 1ps / 1 ps
`define pp_6 0
`define pp_7 0
`default_nettype `pp_5
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_5;
  assign id_5 = id_1;
  assign id_5 = 1'b0;
  assign id_2 = 1 == id_1 ? id_5 : 1;
  logic id_6;
  logic id_7 = 1, id_8, id_9;
  logic id_10;
  logic id_11;
  type_20(
      id_3, id_5, id_3
  );
  logic id_12;
  assign id_5 = id_5;
  assign id_8 = 1'b0;
  logic id_13;
  logic id_14 = id_5;
endmodule
<<EOF>>
4_gram_verilog_file_1669.v: 4_gram_verilog_file_1669.v:5:99-103: syntax error at token "logic"
4_gram_verilog_file_1669.v:5:118-125: syntax error at token "defparam"
4_gram_verilog_file_1669.v:5:179-184: syntax error at token "assign"
4_gram_verilog_file_1669.v:5:205-212: syntax error at token "defparam"
4_gram_verilog_file_1669.v:5:242-250: syntax error at token "endmodule"

4_gram_verilog_file_1669.v: 4_gram_verilog_file_1669.v:2:545-549: syntax error at token "logic"
4_gram_verilog_file_1669.v:2:963-968: syntax error at token "assign"
4_gram_verilog_file_1669.v:2:1003: syntax error at token "("
4_gram_verilog_file_1669.v:2:1321-1327: syntax error at token "specify"
4_gram_verilog_file_1669.v:2:1443-1452: syntax error at token "endspecify"
4_gram_verilog_file_1669.v:2:1479-1487: syntax error at token "endmodule"

4_gram_verilog_file_1673.v: 4_gram_verilog_file_1673.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_1673.v:2:242-247: syntax error at token "assign"
4_gram_verilog_file_1673.v:2:265-274: syntax error at token "endprogram"

4_gram_verilog_file_1682.v: 4_gram_verilog_file_1682.v:2:164-168: syntax error at token "logic"
4_gram_verilog_file_1682.v:2:290-295: syntax error at token "assign"
4_gram_verilog_file_1682.v:2:399-404: syntax error at token "assign"
4_gram_verilog_file_1682.v:2:425-433: syntax error at token "endmodule"

4_gram_verilog_file_1687.v: 4_gram_verilog_file_1687.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_1687.v:2:417-422: syntax error at token "genvar"
4_gram_verilog_file_1687.v:2:452-460: syntax error at token "endmodule"

4_gram_verilog_file_1690.v: 4_gram_verilog_file_1690.v:2:245-249: syntax error at token "logic"
4_gram_verilog_file_1690.v:2:314: syntax error at token "("
4_gram_verilog_file_1690.v:2:480: syntax error at token "("
4_gram_verilog_file_1690.v:2:536-541: syntax error at token "assign"
4_gram_verilog_file_1690.v:2:559-564: syntax error at token "assign"
4_gram_verilog_file_1690.v:2:582-590: syntax error at token "endmodule"

4_gram_verilog_file_1693.v: 4_gram_verilog_file_1693.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_1693.v:2:404-409: syntax error at token "assign"
4_gram_verilog_file_1693.v:2:427-432: syntax error at token "always"
4_gram_verilog_file_1693.v:2:548-550: syntax error at token "end"
4_gram_verilog_file_1693.v:2:596-604: syntax error at token "endmodule"

4_gram_verilog_file_1693.v: 4_gram_verilog_file_1693.v:2:76-80: syntax error at token "logic"
4_gram_verilog_file_1693.v:2:395-400: syntax error at token "assign"
4_gram_verilog_file_1693.v:2:423-428: syntax error at token "assign"
4_gram_verilog_file_1693.v:2:459-467: syntax error at token "endmodule"

4_gram_verilog_file_1695.v: 4_gram_verilog_file_1695.v:3:36-40: syntax error at token "logic"
4_gram_verilog_file_1695.v:3:336-344: syntax error at token "endmodule"

4_gram_verilog_file_1701.v: 4_gram_verilog_file_1701.v:2:202-206: syntax error at token "logic"
4_gram_verilog_file_1701.v:2:244-249: syntax error at token "assign"
4_gram_verilog_file_1701.v:2:287-295: syntax error at token "endmodule"

4_gram_verilog_file_1722.v: 4_gram_verilog_file_1722.v:2:360-364: syntax error at token "logic"
4_gram_verilog_file_1722.v:2:407-415: syntax error at token "endmodule"

4_gram_verilog_file_1733.v: 4_gram_verilog_file_1733.v:2:501-505: syntax error at token "logic"
4_gram_verilog_file_1733.v:2:1002: syntax error at token "("
4_gram_verilog_file_1733.v:2:1027-1032: syntax error at token "assign"
4_gram_verilog_file_1733.v:2:1065: syntax error at token "("
4_gram_verilog_file_1733.v:2:1105-1113: syntax error at token "endmodule"

4_gram_verilog_file_1740.v: 4_gram_verilog_file_1740.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_1740.v:2:169-177: syntax error at token "endmodule"

4_gram_verilog_file_1740.v: 4_gram_verilog_file_1740.v:2:91-95: syntax error at token "logic"
4_gram_verilog_file_1740.v:2:427-434: syntax error at token "generate"
4_gram_verilog_file_1740.v:2:460-470: syntax error at token "endgenerate"

4_gram_verilog_file_1746.v: 4_gram_verilog_file_1746.v:3:81-85: syntax error at token "logic"
4_gram_verilog_file_1746.v:3:624-632: syntax error at token "endmodule"

4_gram_verilog_file_1755.v: 4_gram_verilog_file_1755.v:2:163-167: syntax error at token "logic"
4_gram_verilog_file_1755.v:2:591-599: syntax error at token "endmodule"

4_gram_verilog_file_1763.v: 4_gram_verilog_file_1763.v:2:83-87: syntax error at token "logic"
4_gram_verilog_file_1763.v:2:141-149: syntax error at token "endmodule"

4_gram_verilog_file_1763.v: 4_gram_verilog_file_1763.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_1763.v:2:88-96: syntax error at token "endmodule"

4_gram_verilog_file_1767.v: 4_gram_verilog_file_1767.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_1767.v:2:246-254: syntax error at token "endmodule"

4_gram_verilog_file_1771.v: 4_gram_verilog_file_1771.v:2:77-81: syntax error at token "logic"
4_gram_verilog_file_1771.v:2:364-372: syntax error at token "endmodule"
4_gram_verilog_file_1771.v:2:512-520: syntax error at token "endmodule"

4_gram_verilog_file_1774.v: 4_gram_verilog_file_1774.v:3:53-57: syntax error at token "logic"
4_gram_verilog_file_1774.v:3:245-250: syntax error at token "assign"
4_gram_verilog_file_1774.v:3:295: syntax error at token "("
4_gram_verilog_file_1774.v:3:331-336: syntax error at token "assign"
4_gram_verilog_file_1774.v:3:389: syntax error at token "("
4_gram_verilog_file_1774.v:3:421-426: syntax error at token "assign"
4_gram_verilog_file_1774.v:3:471: syntax error at token "("
4_gram_verilog_file_1774.v:3:510-518: syntax error at token "endmodule"

4_gram_verilog_file_1777.v: 4_gram_verilog_file_1777.v:3:60-64: syntax error at token "logic"
4_gram_verilog_file_1777.v:3:740-745: syntax error at token "always"
4_gram_verilog_file_1777.v:3:800-805: syntax error at token "assign"
4_gram_verilog_file_1777.v:3:834: syntax error at token "("
4_gram_verilog_file_1777.v:3:873-878: syntax error at token "assign"
4_gram_verilog_file_1777.v:3:954-959: syntax error at token "assign"
4_gram_verilog_file_1777.v:3:1145-1152: syntax error at token "defparam"
4_gram_verilog_file_1777.v:3:1185-1190: syntax error at token "assign"
4_gram_verilog_file_1777.v:3:1247-1255: syntax error at token "endmodule"

4_gram_verilog_file_1789.v: 4_gram_verilog_file_1789.v:2:105-109: syntax error at token "logic"
4_gram_verilog_file_1789.v:2:163-170: syntax error at token "defparam"
4_gram_verilog_file_1789.v:2:197-202: syntax error at token "always"
4_gram_verilog_file_1789.v:2:266-267: syntax error at token "<="
4_gram_verilog_file_1789.v:2:276-278: syntax error at token "end"
4_gram_verilog_file_1789.v:2:331-339: syntax error at token "endmodule"

4_gram_verilog_file_1804.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3980025081
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_1809.v: 4_gram_verilog_file_1809.v:3:168-172: syntax error at token "logic"
4_gram_verilog_file_1809.v:3:308-316: syntax error at token "endmodule"

4_gram_verilog_file_1810.v: 4_gram_verilog_file_1810.v:2:285-289: syntax error at token "logic"
4_gram_verilog_file_1810.v:2:453-458: syntax error at token "assign"
4_gram_verilog_file_1810.v:2:480-485: syntax error at token "assign"
4_gram_verilog_file_1810.v:2:507-515: syntax error at token "endmodule"

4_gram_verilog_file_1812.v: 4_gram_verilog_file_1812.v:2:211-215: syntax error at token "logic"
4_gram_verilog_file_1812.v:2:537: syntax error at token "("
4_gram_verilog_file_1812.v:2:562: syntax error at token "("
4_gram_verilog_file_1812.v:2:584-589: syntax error at token "always"
4_gram_verilog_file_1812.v:2:666-669: syntax error at token "else"
4_gram_verilog_file_1812.v:2:691-696: syntax error at token "always"
4_gram_verilog_file_1812.v:2:743-745: syntax error at token "end"
4_gram_verilog_file_1812.v:2:765-773: syntax error at token "endmodule"

4_gram_verilog_file_1841.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 4081848651
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_1841.v: 4_gram_verilog_file_1841.v:3:94-98: syntax error at token "logic"
4_gram_verilog_file_1841.v:3:287-292: syntax error at token "always"
4_gram_verilog_file_1841.v:3:346-348: syntax error at token "end"
4_gram_verilog_file_1841.v:3:377-385: syntax error at token "endmodule"

4_gram_verilog_file_1845.v: 4_gram_verilog_file_1845.v:2:465-469: syntax error at token "logic"
4_gram_verilog_file_1845.v:2:657-662: syntax error at token "assign"
4_gram_verilog_file_1845.v:2:704: syntax error at token "("
4_gram_verilog_file_1845.v:2:728-733: syntax error at token "always"
4_gram_verilog_file_1845.v:2:819: syntax error at token "("
4_gram_verilog_file_1845.v:2:834-836: syntax error at token "end"

4_gram_verilog_file_1847.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 560458810
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_1851.v: 4_gram_verilog_file_1851.v:3:161-165: syntax error at token "logic"
4_gram_verilog_file_1851.v:3:414-422: syntax error at token "endmodule"

4_gram_verilog_file_1864.v: 4_gram_verilog_file_1864.v:2:308-312: syntax error at token "logic"
4_gram_verilog_file_1864.v:2:353-358: syntax error at token "assign"
4_gram_verilog_file_1864.v:2:379-384: syntax error at token "always"
4_gram_verilog_file_1864.v:2:441-446: syntax error at token "assign"
4_gram_verilog_file_1864.v:2:471: syntax error at token "("
4_gram_verilog_file_1864.v:2:504-512: syntax error at token "endmodule"

4_gram_verilog_file_1871.v: 4_gram_verilog_file_1871.v:2:201-205: syntax error at token "logic"
4_gram_verilog_file_1871.v:2:304-312: syntax error at token "endmodule"

4_gram_verilog_file_1876.v: 4_gram_verilog_file_1876.v:4:206-210: syntax error at token "logic"
4_gram_verilog_file_1876.v:4:262: syntax error at token "("
4_gram_verilog_file_1876.v:4:309-317: syntax error at token "endmodule"

4_gram_verilog_file_1885.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2607975407
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_1895.v: 4_gram_verilog_file_1895.v:2:171-175: syntax error at token "logic"
4_gram_verilog_file_1895.v:2:190-195: syntax error at token "assign"
4_gram_verilog_file_1895.v:2:216-224: syntax error at token "endmodule"

4_gram_verilog_file_1902.v: 4_gram_verilog_file_1902.v:2:552-556: syntax error at token "logic"
4_gram_verilog_file_1902.v:2:791-796: syntax error at token "assign"
4_gram_verilog_file_1902.v:2:814-819: syntax error at token "assign"
4_gram_verilog_file_1902.v:2:876-881: syntax error at token "assign"
4_gram_verilog_file_1902.v:2:902-907: syntax error at token "assign"
4_gram_verilog_file_1902.v:2:942-947: syntax error at token "assign"
4_gram_verilog_file_1902.v:2:1030-1035: syntax error at token "assign"
4_gram_verilog_file_1902.v:2:1053-1061: syntax error at token "endmodule"

4_gram_verilog_file_1910.v: 4_gram_verilog_file_1910.v:3:299-304: syntax error at token "string"
4_gram_verilog_file_1910.v:3:480-485: syntax error at token "assign"
4_gram_verilog_file_1910.v:3:510: syntax error at token "("
4_gram_verilog_file_1910.v:3:548-553: syntax error at token "assign"
4_gram_verilog_file_1910.v:3:583-588: syntax error at token "assign"
4_gram_verilog_file_1910.v:3:629: syntax error at token "("
4_gram_verilog_file_1910.v:3:653-661: syntax error at token "endmodule"

4_gram_verilog_file_1919.v: 4_gram_verilog_file_1919.v:2:138-142: syntax error at token "logic"
4_gram_verilog_file_1919.v:2:290-295: syntax error at token "assign"
4_gram_verilog_file_1919.v:2:329: syntax error at token "("
4_gram_verilog_file_1919.v:2:372: syntax error at token "("
4_gram_verilog_file_1919.v:2:389-397: syntax error at token "endmodule"

4_gram_verilog_file_1962.v: 4_gram_verilog_file_1962.v:2:232-236: syntax error at token "logic"
4_gram_verilog_file_1962.v:2:307: syntax error at token "("
4_gram_verilog_file_1962.v:2:370-378: syntax error at token "endmodule"

4_gram_verilog_file_1963.v: 4_gram_verilog_file_1963.v:5:57-61: syntax error at token "logic"
4_gram_verilog_file_1963.v:5:440-445: syntax error at token "assign"
4_gram_verilog_file_1963.v:5:467-472: syntax error at token "always"
4_gram_verilog_file_1963.v:5:531-533: syntax error at token "end"
4_gram_verilog_file_1963.v:5:606-614: syntax error at token "endmodule"
4_gram_verilog_file_1963.v:5:675-680: syntax error at token "assign"
4_gram_verilog_file_1963.v:5:722: syntax error at token "("
4_gram_verilog_file_1963.v:5:777: syntax error at token "("
4_gram_verilog_file_1963.v:5:1090-1095: syntax error at token "assign"
4_gram_verilog_file_1963.v:5:1117-1125: syntax error at token "endmodule"

4_gram_verilog_file_1965.v: 4_gram_verilog_file_1965.v:2:77-81: syntax error at token "logic"
4_gram_verilog_file_1965.v:2:194-199: syntax error at token "assign"
4_gram_verilog_file_1965.v:2:243-251: syntax error at token "endmodule"

4_gram_verilog_file_1967.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_20" at 7:18-23:; problematic formatter output is
// Seed: 1268112735
`define pp_18 0
`define pp_19 0
`define pp_20 0
`timescale 1ps / 1ps `timescale 1ps / 1 ps `timescale 1ps / 1ps
`define pp_21 0
`default_nettype `pp_20
`define pp_22 0
localparam id_6 = 1;
`define pp_23 0
`define pp_24 0
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output id_18;
  inout id_17;
  output id_16;
  inout id_15;
  input id_14;
  input id_13;
  inout id_12;
  inout id_11;
  output id_10;
  input id_9;
  inout id_8;
  input id_7;
  inout id_6;
  input id_5;
  output id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_18;
endmodule
<<EOF>>
4_gram_verilog_file_1994.v: 4_gram_verilog_file_1994.v:2:157-161: syntax error at token "logic"
4_gram_verilog_file_1994.v:2:404-412: syntax error at token "endmodule"

4_gram_verilog_file_2035.v: 4_gram_verilog_file_2035.v:2:76-80: syntax error at token "logic"
4_gram_verilog_file_2035.v:2:320-328: syntax error at token "endmodule"

4_gram_verilog_file_2035.v: 4_gram_verilog_file_2035.v:2:96-100: syntax error at token "logic"
4_gram_verilog_file_2035.v:2:178: syntax error at token "("
4_gram_verilog_file_2035.v:2:211-219: syntax error at token "endmodule"

4_gram_verilog_file_2040.v: 4_gram_verilog_file_2040.v:3:122-126: syntax error at token "logic"
4_gram_verilog_file_2040.v:3:245-253: syntax error at token "endmodule"
4_gram_verilog_file_2040.v:3:539-544: syntax error at token "output"
4_gram_verilog_file_2040.v:3:554-558: syntax error at token "input"
4_gram_verilog_file_2040.v:3:568-572: syntax error at token "inout"
4_gram_verilog_file_2040.v:3:582-586: syntax error at token "inout"
4_gram_verilog_file_2040.v:3:596-601: syntax error at token "output"
4_gram_verilog_file_2040.v:3:611-615: syntax error at token "inout"
4_gram_verilog_file_2040.v:3:625-629: syntax error at token "input"
4_gram_verilog_file_2040.v:3:639-644: syntax error at token "output"
4_gram_verilog_file_2040.v:3:654-658: syntax error at token "inout"
4_gram_verilog_file_2040.v:3:668-672: syntax error at token "input"
4_gram_verilog_file_2040.v:3:682-686: syntax error at token "input"
4_gram_verilog_file_2040.v:3:696-700: syntax error at token "input"
4_gram_verilog_file_2040.v:3:710-715: syntax error at token "output"
4_gram_verilog_file_2040.v:3:725-729: syntax error at token "inout"
4_gram_verilog_file_2040.v:3:739-743: syntax error at token "input"
4_gram_verilog_file_2040.v:3:753-758: syntax error at token "output"
4_gram_verilog_file_2040.v:3:768-773: syntax error at token "output"
4_gram_verilog_file_2040.v:3:783-787: syntax error at token "inout"
4_gram_verilog_file_2040.v:3:797-801: syntax error at token "input"
4_gram_verilog_file_2040.v:3:810-814: syntax error at token "inout"
4_gram_verilog_file_2040.v:3:823-827: syntax error at token "inout"
4_gram_verilog_file_2040.v:3:836-840: syntax error at token "inout"
4_gram_verilog_file_2040.v:3:849-853: syntax error at token "inout"
4_gram_verilog_file_2040.v:3:862-866: syntax error at token "input"
4_gram_verilog_file_2040.v:3:875-880: syntax error at token "output"
4_gram_verilog_file_2040.v:3:889-893: syntax error at token "inout"
4_gram_verilog_file_2040.v:3:902-906: syntax error at token "input"
4_gram_verilog_file_2040.v:3:933-941: syntax error at token "endmodule"

4_gram_verilog_file_2056.v: 4_gram_verilog_file_2056.v:2:256-260: syntax error at token "logic"
4_gram_verilog_file_2056.v:2:436-441: syntax error at token "assign"
4_gram_verilog_file_2056.v:2:465-473: syntax error at token "endmodule"

4_gram_verilog_file_2063.v: 4_gram_verilog_file_2063.v:4:67-71: syntax error at token "logic"
4_gram_verilog_file_2063.v:4:136-144: syntax error at token "endmodule"

4_gram_verilog_file_2065.v: 4_gram_verilog_file_2065.v:2:92-96: syntax error at token "logic"
4_gram_verilog_file_2065.v:2:159-164: syntax error at token "assign"
4_gram_verilog_file_2065.v:2:236-241: syntax error at token "always"
4_gram_verilog_file_2065.v:2:299: syntax error at token "("
4_gram_verilog_file_2065.v:2:348-355: syntax error at token "generate"
4_gram_verilog_file_2065.v:2:375-385: syntax error at token "endgenerate"

4_gram_verilog_file_2081.v: 4_gram_verilog_file_2081.v:2:193-197: syntax error at token "logic"
4_gram_verilog_file_2081.v:2:287-292: syntax error at token "assign"
4_gram_verilog_file_2081.v:2:313-321: syntax error at token "endmodule"

4_gram_verilog_file_2082.v: 4_gram_verilog_file_2082.v:2:106-109: syntax error at token "real"
4_gram_verilog_file_2082.v:2:124-132: syntax error at token "endmodule"

4_gram_verilog_file_2096.v: 4_gram_verilog_file_2096.v:2:116-120: syntax error at token "logic"
4_gram_verilog_file_2096.v:2:151-156: syntax error at token "always"
4_gram_verilog_file_2096.v:2:186-191: syntax error at token "assign"
4_gram_verilog_file_2096.v:2:228-236: syntax error at token "endmodule"

4_gram_verilog_file_2103.v: 4_gram_verilog_file_2103.v:2:226-230: syntax error at token "logic"
4_gram_verilog_file_2103.v:2:409-414: syntax error at token "assign"
4_gram_verilog_file_2103.v:2:462: syntax error at token "("
4_gram_verilog_file_2103.v:2:723: syntax error at token "("
4_gram_verilog_file_2103.v:2:768-776: syntax error at token "endmodule"

4_gram_verilog_file_2105.v: 4_gram_verilog_file_2105.v:3:60-64: syntax error at token "logic"
4_gram_verilog_file_2105.v:3:111-116: syntax error at token "assign"
4_gram_verilog_file_2105.v:3:143-148: syntax error at token "assign"
4_gram_verilog_file_2105.v:3:169-174: syntax error at token "assign"
4_gram_verilog_file_2105.v:3:229-237: syntax error at token "endmodule"

4_gram_verilog_file_2110.v: 4_gram_verilog_file_2110.v:2:156-160: syntax error at token "logic"
4_gram_verilog_file_2110.v:2:363: syntax error at token "("
4_gram_verilog_file_2110.v:2:397-402: syntax error at token "assign"
4_gram_verilog_file_2110.v:2:460: syntax error at token "("
4_gram_verilog_file_2110.v:2:622-627: syntax error at token "always"
4_gram_verilog_file_2110.v:2:698-700: syntax error at token "end"
4_gram_verilog_file_2110.v:2:771-776: syntax error at token "always"
4_gram_verilog_file_2110.v:2:855-857: syntax error at token "end"
4_gram_verilog_file_2110.v:2:877-885: syntax error at token "endmodule"

4_gram_verilog_file_2113.v: 4_gram_verilog_file_2113.v:3:94-98: syntax error at token "logic"
4_gram_verilog_file_2113.v:3:181-187: syntax error at token "supply1"
4_gram_verilog_file_2113.v:3:239-244: syntax error at token "assign"
4_gram_verilog_file_2113.v:3:321-329: syntax error at token "endmodule"

4_gram_verilog_file_2115.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 7:18-22:; problematic formatter output is
// Seed: 1310990739
`define pp_0 0
`timescale 1 ps / 1 ps
`define pp_1 0
`define pp_2 0
`define pp_3 0
`default_nettype `pp_2
module module_0;
  type_1(
      1, (1'b0 & 1'b0 & 1 & 1)
  );
  always @(posedge 1'b0 or posedge 1) begin
    @(1, negedge id_0#(id_0 - id_0, 1));
  end
endmodule
<<EOF>>
4_gram_verilog_file_2128.v: 4_gram_verilog_file_2128.v:2:169-173: syntax error at token "logic"
4_gram_verilog_file_2128.v:2:339-344: syntax error at token "assign"
4_gram_verilog_file_2128.v:2:441: syntax error at token "("
4_gram_verilog_file_2128.v:2:564-572: syntax error at token "endmodule"

4_gram_verilog_file_2131.v: 4_gram_verilog_file_2131.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_2131.v:2:483-491: syntax error at token "endmodule"

4_gram_verilog_file_2132.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 19:40-44:; problematic formatter output is
// Seed: 4289921206
module module_0 (
    input id_0,
    input id_1
);
  logic id_2;
  logic id_3;
  logic id_4;
endmodule
`timescale 1 ps / 1ps `timescale 1 ps / 1ps
`define pp_2 0
`define pp_3 0
`include ""
`timescale 1 ps / 1 ps
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1ps `timescale 1 ps / 1 ps
`define pp_6 0
`timescale 1 ps / 1ps `default_nettype `pp_3
<<EOF>>
4_gram_verilog_file_2154.v: 4_gram_verilog_file_2154.v:2:120-122: syntax error at token "reg"
4_gram_verilog_file_2154.v:2:356-361: syntax error at token "always"
4_gram_verilog_file_2154.v:2:409-410: syntax error at token "<="
4_gram_verilog_file_2154.v:2:419-424: syntax error at token "repeat"
4_gram_verilog_file_2154.v:2:478-480: syntax error at token "end"
4_gram_verilog_file_2154.v:2:643-648: syntax error at token "assign"
4_gram_verilog_file_2154.v:2:696: syntax error at token "("
4_gram_verilog_file_2154.v:2:766-771: syntax error at token "always"
4_gram_verilog_file_2154.v:2:852-854: syntax error at token "end"

4_gram_verilog_file_2154.v: 4_gram_verilog_file_2154.v:2:329-333: syntax error at token "logic"
4_gram_verilog_file_2154.v:2:799-807: syntax error at token "endmodule"

4_gram_verilog_file_2157.v: 4_gram_verilog_file_2157.v:3:69-73: syntax error at token "logic"
4_gram_verilog_file_2157.v:3:308-313: syntax error at token "assign"
4_gram_verilog_file_2157.v:3:334-339: syntax error at token "assign"
4_gram_verilog_file_2157.v:3:373: syntax error at token "("
4_gram_verilog_file_2157.v:3:508-516: syntax error at token "endmodule"

4_gram_verilog_file_2158.v: 4_gram_verilog_file_2158.v:3:108-112: syntax error at token "logic"
4_gram_verilog_file_2158.v:3:304: syntax error at token "("
4_gram_verilog_file_2158.v:3:440-445: syntax error at token "assign"
4_gram_verilog_file_2158.v:3:501-506: syntax error at token "always"
4_gram_verilog_file_2158.v:3:572-574: syntax error at token "end"
4_gram_verilog_file_2158.v:3:617-625: syntax error at token "endmodule"

4_gram_verilog_file_2164.v: 4_gram_verilog_file_2164.v:2:331-335: syntax error at token "logic"
4_gram_verilog_file_2164.v:2:502-507: syntax error at token "always"
4_gram_verilog_file_2164.v:2:628-630: syntax error at token "end"
4_gram_verilog_file_2164.v:2:649-651: syntax error at token "end"
4_gram_verilog_file_2164.v:2:679-681: syntax error at token "end"

4_gram_verilog_file_2172.v: 4_gram_verilog_file_2172.v:2:57-61: syntax error at token "logic"
4_gram_verilog_file_2172.v:2:274-279: syntax error at token "assign"
4_gram_verilog_file_2172.v:2:343-351: syntax error at token "endmodule"

4_gram_verilog_file_2175.v: 4_gram_verilog_file_2175.v:2:84-88: syntax error at token "logic"
4_gram_verilog_file_2175.v:2:329: syntax error at token "("
4_gram_verilog_file_2175.v:2:351: syntax error at token "("
4_gram_verilog_file_2175.v:2:375-383: syntax error at token "endmodule"

4_gram_verilog_file_2175.v: 4_gram_verilog_file_2175.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_2175.v:2:340-345: syntax error at token "assign"
4_gram_verilog_file_2175.v:2:367-375: syntax error at token "endmodule"

4_gram_verilog_file_2185.v: 4_gram_verilog_file_2185.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_2185.v:2:186-194: syntax error at token "endmodule"

4_gram_verilog_file_2200.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 10:40-44:; problematic formatter output is
// Seed: 3892460240
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1 ps `default_nettype `pp_4
<<EOF>>
4_gram_verilog_file_2202.v: 4_gram_verilog_file_2202.v:2:115-119: syntax error at token "logic"
4_gram_verilog_file_2202.v:2:508-516: syntax error at token "endmodule"

4_gram_verilog_file_2208.v: 4_gram_verilog_file_2208.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_2208.v:2:577-582: syntax error at token "assign"
4_gram_verilog_file_2208.v:2:614-619: syntax error at token "assign"
4_gram_verilog_file_2208.v:2:678-686: syntax error at token "endmodule"

4_gram_verilog_file_2232.v: 4_gram_verilog_file_2232.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_2232.v:2:451-456: syntax error at token "assign"
4_gram_verilog_file_2232.v:2:487-492: syntax error at token "assign"
4_gram_verilog_file_2232.v:2:510-518: syntax error at token "endmodule"

4_gram_verilog_file_2234.v: 4_gram_verilog_file_2234.v:2:167-171: syntax error at token "logic"
4_gram_verilog_file_2234.v:2:762-767: syntax error at token "assign"
4_gram_verilog_file_2234.v:2:806-814: syntax error at token "endmodule"

4_gram_verilog_file_2234.v: 4_gram_verilog_file_2234.v:2:125-129: syntax error at token "logic"
4_gram_verilog_file_2234.v:2:174: syntax error at token "("
4_gram_verilog_file_2234.v:2:195-203: syntax error at token "endmodule"

4_gram_verilog_file_2254.v: 4_gram_verilog_file_2254.v:8:110-114: syntax error at token "logic"
4_gram_verilog_file_2254.v:8:517-522: syntax error at token "assign"
4_gram_verilog_file_2254.v:8:550-555: syntax error at token "genvar"
4_gram_verilog_file_2254.v:8:628: syntax error at token "("
4_gram_verilog_file_2254.v:8:654-662: syntax error at token "endmodule"
4_gram_verilog_file_2254.v:8:723-728: syntax error at token "output"
4_gram_verilog_file_2254.v:8:737-741: syntax error at token "inout"
4_gram_verilog_file_2254.v:8:750-754: syntax error at token "inout"
4_gram_verilog_file_2254.v:8:763-768: syntax error at token "output"
4_gram_verilog_file_2254.v:8:795-800: syntax error at token "assign"
4_gram_verilog_file_2254.v:8:822-827: syntax error at token "assign"
4_gram_verilog_file_2254.v:8:846-854: syntax error at token "endmodule"

4_gram_verilog_file_2270.v: 4_gram_verilog_file_2270.v:2:117-121: syntax error at token "logic"
4_gram_verilog_file_2270.v:2:215-220: syntax error at token "assign"
4_gram_verilog_file_2270.v:2:248: syntax error at token "("
4_gram_verilog_file_2270.v:2:285-293: syntax error at token "endmodule"

4_gram_verilog_file_2270.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 4136816804
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_2272.v: 4_gram_verilog_file_2272.v:4:92-96: syntax error at token "logic"
4_gram_verilog_file_2272.v:4:194-202: syntax error at token "endmodule"
4_gram_verilog_file_2272.v:5:90-94: syntax error at token "inout"
4_gram_verilog_file_2272.v:5:103-108: syntax error at token "output"
4_gram_verilog_file_2272.v:5:118-123: syntax error at token "assign"
4_gram_verilog_file_2272.v:5:150-158: syntax error at token "endmodule"

4_gram_verilog_file_2274.v: 4_gram_verilog_file_2274.v:2:197-201: syntax error at token "logic"
4_gram_verilog_file_2274.v:2:346-353: syntax error at token "generate"
4_gram_verilog_file_2274.v:2:389-399: syntax error at token "endgenerate"
4_gram_verilog_file_2274.v:2:436-444: syntax error at token "endmodule"

4_gram_verilog_file_2274.v: 4_gram_verilog_file_2274.v:2:175-179: syntax error at token "logic"
4_gram_verilog_file_2274.v:2:302-307: syntax error at token "always"
4_gram_verilog_file_2274.v:2:356-364: syntax error at token "endmodule"

4_gram_verilog_file_2276.v: 4_gram_verilog_file_2276.v:2:83-87: syntax error at token "logic"
4_gram_verilog_file_2276.v:2:304-309: syntax error at token "assign"
4_gram_verilog_file_2276.v:2:331-339: syntax error at token "endmodule"

4_gram_verilog_file_2277.v: 4_gram_verilog_file_2277.v:2:219-223: syntax error at token "logic"
4_gram_verilog_file_2277.v:2:420-425: syntax error at token "assign"
4_gram_verilog_file_2277.v:2:479-487: syntax error at token "endmodule"

4_gram_verilog_file_2282.v: 4_gram_verilog_file_2282.v:2:226-230: syntax error at token "logic"
4_gram_verilog_file_2282.v:2:418-423: syntax error at token "assign"
4_gram_verilog_file_2282.v:2:466-471: syntax error at token "assign"
4_gram_verilog_file_2282.v:2:513: syntax error at token "("
4_gram_verilog_file_2282.v:2:541-548: syntax error at token "generate"
4_gram_verilog_file_2282.v:2:568-578: syntax error at token "endgenerate"
4_gram_verilog_file_2282.v:2:652-654: syntax error at token "end"
4_gram_verilog_file_2282.v:2:784-789: syntax error at token "assign"
4_gram_verilog_file_2282.v:2:852-857: syntax error at token "assign"
4_gram_verilog_file_2282.v:2:913: syntax error at token "("
4_gram_verilog_file_2282.v:2:1003: syntax error at token "("
4_gram_verilog_file_2282.v:2:1040-1048: syntax error at token "endmodule"

4_gram_verilog_file_2291.v: 4_gram_verilog_file_2291.v:2:155-159: syntax error at token "logic"
4_gram_verilog_file_2291.v:2:291-299: syntax error at token "endmodule"

4_gram_verilog_file_2293.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:40-44:; problematic formatter output is
// Seed: 3515603486
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1 ps `default_nettype `pp_1
`define pp_2 0
`timescale 1 ps / 1ps
`define pp_3 0
`timescale 1ps / 1ps `default_nettype `pp_2
<<EOF>>
4_gram_verilog_file_2298.v: 4_gram_verilog_file_2298.v:3:305-309: syntax error at token "logic"
4_gram_verilog_file_2298.v:3:386-391: syntax error at token "assign"
4_gram_verilog_file_2298.v:3:409-417: syntax error at token "endmodule"

4_gram_verilog_file_2309.v: 4_gram_verilog_file_2309.v:2:107-111: syntax error at token "logic"
4_gram_verilog_file_2309.v:2:209: syntax error at token "("
4_gram_verilog_file_2309.v:2:236-244: syntax error at token "endmodule"
4_gram_verilog_file_2309.v:2:345-350: syntax error at token "assign"
4_gram_verilog_file_2309.v:2:412-420: syntax error at token "endmodule"

4_gram_verilog_file_2319.v: 4_gram_verilog_file_2319.v:2:480-484: syntax error at token "logic"
4_gram_verilog_file_2319.v:2:542-550: syntax error at token "endmodule"

4_gram_verilog_file_2336.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2221852741
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_2340.v: 4_gram_verilog_file_2340.v:8:364-368: syntax error at token "logic"
4_gram_verilog_file_2340.v:8:477-485: syntax error at token "endmodule"
4_gram_verilog_file_2340.v:8:555-560: syntax error at token "output"
4_gram_verilog_file_2340.v:8:569-573: syntax error at token "inout"
4_gram_verilog_file_2340.v:8:582-586: syntax error at token "input"
4_gram_verilog_file_2340.v:8:595-599: syntax error at token "input"
4_gram_verilog_file_2340.v:8:608-612: syntax error at token "input"
4_gram_verilog_file_2340.v:8:673-681: syntax error at token "endmodule"

4_gram_verilog_file_2345.v: 4_gram_verilog_file_2345.v:3:361-365: syntax error at token "logic"
4_gram_verilog_file_2345.v:3:502-507: syntax error at token "always"
4_gram_verilog_file_2345.v:3:573-581: syntax error at token "endmodule"

4_gram_verilog_file_2346.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2742046599
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_2348.v: 4_gram_verilog_file_2348.v:2:149-153: syntax error at token "logic"
4_gram_verilog_file_2348.v:2:282-287: syntax error at token "assign"
4_gram_verilog_file_2348.v:2:322: syntax error at token "("
4_gram_verilog_file_2348.v:2:396-401: syntax error at token "assign"
4_gram_verilog_file_2348.v:2:434: syntax error at token "("
4_gram_verilog_file_2348.v:2:507-515: syntax error at token "endmodule"

4_gram_verilog_file_2348.v: 4_gram_verilog_file_2348.v:2:35-37: syntax error at token "reg"
4_gram_verilog_file_2348.v:2:229-234: syntax error at token "always"
4_gram_verilog_file_2348.v:2:285-287: syntax error at token "end"
4_gram_verilog_file_2348.v:2:319-321: syntax error at token "end"
4_gram_verilog_file_2348.v:2:379-381: syntax error at token "end"
4_gram_verilog_file_2348.v:2:435-440: syntax error at token "assign"
4_gram_verilog_file_2348.v:2:475-483: syntax error at token "endmodule"

4_gram_verilog_file_2379.v: 4_gram_verilog_file_2379.v:3:166-170: syntax error at token "logic"
4_gram_verilog_file_2379.v:3:256-261: syntax error at token "assign"
4_gram_verilog_file_2379.v:3:344-352: syntax error at token "endmodule"

4_gram_verilog_file_2385.v: 4_gram_verilog_file_2385.v:2:175-179: syntax error at token "logic"
4_gram_verilog_file_2385.v:2:601-606: syntax error at token "assign"
4_gram_verilog_file_2385.v:2:624-629: syntax error at token "assign"
4_gram_verilog_file_2385.v:2:668-673: syntax error at token "assign"
4_gram_verilog_file_2385.v:2:706: syntax error at token "("
4_gram_verilog_file_2385.v:2:786: syntax error at token "("
4_gram_verilog_file_2385.v:2:834-842: syntax error at token "endmodule"

4_gram_verilog_file_2388.v: 4_gram_verilog_file_2388.v:6:319-323: syntax error at token "logic"
4_gram_verilog_file_2388.v:6:471: syntax error at token "("
4_gram_verilog_file_2388.v:6:498-506: syntax error at token "endmodule"

4_gram_verilog_file_2391.v: 4_gram_verilog_file_2391.v:9:42-46: syntax error at token "logic"
4_gram_verilog_file_2391.v:9:180-185: syntax error at token "always"
4_gram_verilog_file_2391.v:9:313: syntax error at token "("
4_gram_verilog_file_2391.v:9:334-336: syntax error at token "end"
4_gram_verilog_file_2391.v:9:367: syntax error at token "("
4_gram_verilog_file_2391.v:9:388-396: syntax error at token "endmodule"

4_gram_verilog_file_2396.v: 4_gram_verilog_file_2396.v:2:263-267: syntax error at token "logic"
4_gram_verilog_file_2396.v:2:694: syntax error at token "("
4_gram_verilog_file_2396.v:2:978-986: syntax error at token "endmodule"

4_gram_verilog_file_2398.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:40-44:; problematic formatter output is
// Seed: 1650031978
`timescale 1ps / 1 ps
`define pp_0 0
`timescale 1ps / 1 ps `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_2400.v: 4_gram_verilog_file_2400.v:2:236-239: syntax error at token "wand"
4_gram_verilog_file_2400.v:2:255-260: syntax error at token "assign"
4_gram_verilog_file_2400.v:2:294-299: syntax error at token "assign"
4_gram_verilog_file_2400.v:2:317-322: syntax error at token "always"
4_gram_verilog_file_2400.v:2:455-456: syntax error at token "<="
4_gram_verilog_file_2400.v:2:468-470: syntax error at token "end"
4_gram_verilog_file_2400.v:2:516: syntax error at token "("
4_gram_verilog_file_2400.v:2:569-577: syntax error at token "endmodule"

4_gram_verilog_file_2407.v: 4_gram_verilog_file_2407.v:2:191-195: syntax error at token "logic"
4_gram_verilog_file_2407.v:2:320-325: syntax error at token "assign"
4_gram_verilog_file_2407.v:2:360-368: syntax error at token "endmodule"

4_gram_verilog_file_2408.v: 4_gram_verilog_file_2408.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_2408.v:2:127-132: syntax error at token "genvar"
4_gram_verilog_file_2408.v:2:144-149: syntax error at token "assign"
4_gram_verilog_file_2408.v:2:177: syntax error at token "("
4_gram_verilog_file_2408.v:2:232-237: syntax error at token "assign"
4_gram_verilog_file_2408.v:2:283-291: syntax error at token "endmodule"

4_gram_verilog_file_2413.v: 4_gram_verilog_file_2413.v:4:61-65: syntax error at token "logic"
4_gram_verilog_file_2413.v:4:207-215: syntax error at token "endmodule"

4_gram_verilog_file_2442.v: 4_gram_verilog_file_2442.v:2:124-128: syntax error at token "logic"
4_gram_verilog_file_2442.v:2:176-181: syntax error at token "always"
4_gram_verilog_file_2442.v:2:214-222: syntax error at token "endmodule"

4_gram_verilog_file_2444.v: 4_gram_verilog_file_2444.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_2444.v:2:266: syntax error at token "("
4_gram_verilog_file_2444.v:2:324-332: syntax error at token "endmodule"

4_gram_verilog_file_2468.v: 4_gram_verilog_file_2468.v:2:153-157: syntax error at token "logic"
4_gram_verilog_file_2468.v:2:348-353: syntax error at token "always"
4_gram_verilog_file_2468.v:2:444-446: syntax error at token "end"
4_gram_verilog_file_2468.v:2:528-529: syntax error at token "<="
4_gram_verilog_file_2468.v:2:538-540: syntax error at token "end"
4_gram_verilog_file_2468.v:2:564-566: syntax error at token "end"
4_gram_verilog_file_2468.v:2:603-611: syntax error at token "endmodule"

4_gram_verilog_file_2472.v: 4_gram_verilog_file_2472.v:2:332-336: syntax error at token "logic"
4_gram_verilog_file_2472.v:2:582-587: syntax error at token "assign"
4_gram_verilog_file_2472.v:2:643-648: syntax error at token "always"
4_gram_verilog_file_2472.v:2:699-701: syntax error at token "end"
4_gram_verilog_file_2472.v:2:804-809: syntax error at token "assign"
4_gram_verilog_file_2472.v:2:845-853: syntax error at token "endmodule"

4_gram_verilog_file_2475.v: 4_gram_verilog_file_2475.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_2475.v:2:185-192: syntax error at token "defparam"
4_gram_verilog_file_2475.v:2:219-227: syntax error at token "endmodule"

4_gram_verilog_file_2515.v: 4_gram_verilog_file_2515.v:2:222-226: syntax error at token "logic"
4_gram_verilog_file_2515.v:2:241-246: syntax error at token "assign"
4_gram_verilog_file_2515.v:2:267-272: syntax error at token "assign"
4_gram_verilog_file_2515.v:2:316-324: syntax error at token "endmodule"

4_gram_verilog_file_2524.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1597559728
`define pp_0 0
`default_nettype `pp_0
module module_0;
  defparam id_0.id_1 = 1;
endmodule
<<EOF>>
4_gram_verilog_file_2524.v: 4_gram_verilog_file_2524.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_2524.v:2:81-86: syntax error at token "assign"
4_gram_verilog_file_2524.v:2:120-128: syntax error at token "endmodule"

4_gram_verilog_file_2526.v: 4_gram_verilog_file_2526.v:2:77-81: syntax error at token "logic"
4_gram_verilog_file_2526.v:2:257: syntax error at token "("
4_gram_verilog_file_2526.v:2:312-317: syntax error at token "assign"
4_gram_verilog_file_2526.v:2:344-349: syntax error at token "assign"
4_gram_verilog_file_2526.v:2:367-372: syntax error at token "assign"
4_gram_verilog_file_2526.v:2:438-445: syntax error at token "generate"
4_gram_verilog_file_2526.v:2:471-481: syntax error at token "endgenerate"

4_gram_verilog_file_2527.v: 4_gram_verilog_file_2527.v:4:146-150: syntax error at token "logic"
4_gram_verilog_file_2527.v:4:195-200: syntax error at token "assign"
4_gram_verilog_file_2527.v:4:228-236: syntax error at token "endmodule"

4_gram_verilog_file_2534.v: 4_gram_verilog_file_2534.v:2:58-62: syntax error at token "logic"
4_gram_verilog_file_2534.v:2:181: syntax error at token "("
4_gram_verilog_file_2534.v:2:242-247: syntax error at token "assign"
4_gram_verilog_file_2534.v:2:325: syntax error at token "("
4_gram_verilog_file_2534.v:2:373-381: syntax error at token "endmodule"

4_gram_verilog_file_2536.v: 4_gram_verilog_file_2536.v:2:318-322: syntax error at token "logic"
4_gram_verilog_file_2536.v:2:692-700: syntax error at token "endmodule"

4_gram_verilog_file_2538.v: 4_gram_verilog_file_2538.v:2:91-95: syntax error at token "logic"
4_gram_verilog_file_2538.v:2:289-294: syntax error at token "assign"
4_gram_verilog_file_2538.v:2:312-317: syntax error at token "assign"
4_gram_verilog_file_2538.v:2:338-343: syntax error at token "assign"
4_gram_verilog_file_2538.v:2:361-369: syntax error at token "endmodule"

4_gram_verilog_file_2543.v: 4_gram_verilog_file_2543.v:2:77-81: syntax error at token "logic"
4_gram_verilog_file_2543.v:2:398: syntax error at token "("
4_gram_verilog_file_2543.v:2:423-428: syntax error at token "assign"
4_gram_verilog_file_2543.v:2:458-466: syntax error at token "endmodule"

4_gram_verilog_file_2546.v: 4_gram_verilog_file_2546.v:2:119-121: syntax error at token "reg"
4_gram_verilog_file_2546.v:2:353-358: syntax error at token "always"
4_gram_verilog_file_2546.v:2:406-408: syntax error at token "end"
4_gram_verilog_file_2546.v:2:452: syntax error at token "("
4_gram_verilog_file_2546.v:2:669-677: syntax error at token "endmodule"

4_gram_verilog_file_2553.v: 4_gram_verilog_file_2553.v:2:487-491: syntax error at token "logic"
4_gram_verilog_file_2553.v:2:968: syntax error at token "("
4_gram_verilog_file_2553.v:2:1019-1024: syntax error at token "assign"
4_gram_verilog_file_2553.v:2:1071-1076: syntax error at token "assign"
4_gram_verilog_file_2553.v:2:1101-1106: syntax error at token "assign"
4_gram_verilog_file_2553.v:2:1132: syntax error at token "("
4_gram_verilog_file_2553.v:2:1150-1158: syntax error at token "endmodule"

4_gram_verilog_file_2566.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:40-44:; problematic formatter output is
// Seed: 2815599863
`timescale 1ps / 1ps
`define pp_0 0
`define pp_1 0
`timescale 1 ps / 1ps `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_2571.v: 4_gram_verilog_file_2571.v:2:282-286: syntax error at token "id_12"

4_gram_verilog_file_2579.v: 4_gram_verilog_file_2579.v:2:109-113: syntax error at token "logic"
4_gram_verilog_file_2579.v:2:494-499: syntax error at token "assign"
4_gram_verilog_file_2579.v:2:518-523: syntax error at token "assign"
4_gram_verilog_file_2579.v:2:541-549: syntax error at token "endmodule"

4_gram_verilog_file_2579.v: 4_gram_verilog_file_2579.v:3:103-107: syntax error at token "logic"
4_gram_verilog_file_2579.v:3:320-325: syntax error at token "assign"
4_gram_verilog_file_2579.v:3:360-365: syntax error at token "assign"
4_gram_verilog_file_2579.v:3:401-406: syntax error at token "assign"
4_gram_verilog_file_2579.v:3:468-476: syntax error at token "endmodule"

4_gram_verilog_file_2580.v: 4_gram_verilog_file_2580.v:2:194-198: syntax error at token "logic"
4_gram_verilog_file_2580.v:2:331-339: syntax error at token "endmodule"

4_gram_verilog_file_2590.v: 4_gram_verilog_file_2590.v:2:185-189: syntax error at token "logic"
4_gram_verilog_file_2590.v:2:204-209: syntax error at token "assign"
4_gram_verilog_file_2590.v:2:239-247: syntax error at token "endmodule"

4_gram_verilog_file_2596.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 14:18-22:; problematic formatter output is
// Seed: 3283136831
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1 ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`default_nettype `pp_1
`define pp_11 0
`default_nettype wire
`define pp_12 0
<<EOF>>
4_gram_verilog_file_2596.v: 4_gram_verilog_file_2596.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_2596.v:2:1052: syntax error at token "("
4_gram_verilog_file_2596.v:2:1090-1095: syntax error at token "assign"
4_gram_verilog_file_2596.v:2:1173-1178: syntax error at token "assign"
4_gram_verilog_file_2596.v:2:1204: syntax error at token "("
4_gram_verilog_file_2596.v:2:1262-1267: syntax error at token "assign"
4_gram_verilog_file_2596.v:2:1303-1308: syntax error at token "always"
4_gram_verilog_file_2596.v:2:1339-1344: syntax error at token "assign"
4_gram_verilog_file_2596.v:2:1367-1372: syntax error at token "assign"
4_gram_verilog_file_2596.v:2:1464-1469: syntax error at token "always"
4_gram_verilog_file_2596.v:2:1528-1536: syntax error at token "endmodule"

4_gram_verilog_file_2599.v: 4_gram_verilog_file_2599.v:2:81-85: syntax error at token "logic"
4_gram_verilog_file_2599.v:2:263-271: syntax error at token "endmodule"

4_gram_verilog_file_2599.v: 4_gram_verilog_file_2599.v:2:93-97: syntax error at token "logic"
4_gram_verilog_file_2599.v:2:317-322: syntax error at token "assign"
4_gram_verilog_file_2599.v:2:351: syntax error at token "("
4_gram_verilog_file_2599.v:2:369-377: syntax error at token "endmodule"

4_gram_verilog_file_2624.v: 4_gram_verilog_file_2624.v:2:34-40: syntax error at token "supply1"
4_gram_verilog_file_2624.v:2:275: syntax error at token "("
4_gram_verilog_file_2624.v:2:524-532: syntax error at token "endmodule"

4_gram_verilog_file_2641.v: 4_gram_verilog_file_2641.v:2:297: syntax error at token "#"

4_gram_verilog_file_2672.v: 4_gram_verilog_file_2672.v:3:82-86: syntax error at token "logic"
4_gram_verilog_file_2672.v:3:387-392: syntax error at token "always"
4_gram_verilog_file_2672.v:3:440: syntax error at token "("
4_gram_verilog_file_2672.v:3:461-469: syntax error at token "endmodule"

4_gram_verilog_file_2683.v: 4_gram_verilog_file_2683.v:2:58-60: syntax error at token "reg"
4_gram_verilog_file_2683.v:2:112-120: syntax error at token "endmodule"

4_gram_verilog_file_2686.v: 4_gram_verilog_file_2686.v:2:236-240: syntax error at token "logic"
4_gram_verilog_file_2686.v:2:568-576: syntax error at token "endmodule"

4_gram_verilog_file_2689.v: 4_gram_verilog_file_2689.v:2:132-136: syntax error at token "logic"
4_gram_verilog_file_2689.v:2:286-291: syntax error at token "assign"
4_gram_verilog_file_2689.v:2:313-318: syntax error at token "assign"
4_gram_verilog_file_2689.v:2:374-382: syntax error at token "endmodule"

4_gram_verilog_file_2695.v: 4_gram_verilog_file_2695.v:3:77-81: syntax error at token "logic"
4_gram_verilog_file_2695.v:3:336-344: syntax error at token "endmodule"

4_gram_verilog_file_2698.v: 4_gram_verilog_file_2698.v:2:501-507: syntax error at token "supply0"
4_gram_verilog_file_2698.v:2:651-656: syntax error at token "always"
4_gram_verilog_file_2698.v:2:719-721: syntax error at token "end"
4_gram_verilog_file_2698.v:2:741-746: syntax error at token "always"
4_gram_verilog_file_2698.v:2:790-795: syntax error at token "assign"
4_gram_verilog_file_2698.v:2:843-851: syntax error at token "endmodule"

4_gram_verilog_file_2712.v: 4_gram_verilog_file_2712.v:2:108-112: syntax error at token "logic"
4_gram_verilog_file_2712.v:2:558-563: syntax error at token "assign"
4_gram_verilog_file_2712.v:2:591-598: syntax error at token "defparam"
4_gram_verilog_file_2712.v:2:984-989: syntax error at token "always"
4_gram_verilog_file_2712.v:2:1036-1037: syntax error at token "if"
4_gram_verilog_file_2712.v:2:1069-1071: syntax error at token "end"
4_gram_verilog_file_2712.v:2:1098-1103: syntax error at token "assign"
4_gram_verilog_file_2712.v:2:1182: syntax error at token "("
4_gram_verilog_file_2712.v:2:1311-1319: syntax error at token "endmodule"

4_gram_verilog_file_2717.v: 4_gram_verilog_file_2717.v:2:108-112: syntax error at token "logic"
4_gram_verilog_file_2717.v:2:143-148: syntax error at token "assign"
4_gram_verilog_file_2717.v:2:211-219: syntax error at token "endmodule"

4_gram_verilog_file_2719.v: 4_gram_verilog_file_2719.v:5:584-588: syntax error at token "logic"
4_gram_verilog_file_2719.v:5:621-626: syntax error at token "assign"
4_gram_verilog_file_2719.v:5:655: syntax error at token "("
4_gram_verilog_file_2719.v:5:704-712: syntax error at token "endmodule"

4_gram_verilog_file_2732.v: 4_gram_verilog_file_2732.v:2:358-362: syntax error at token "logic"
4_gram_verilog_file_2732.v:2:477: syntax error at token "("
4_gram_verilog_file_2732.v:2:525-533: syntax error at token "endmodule"

4_gram_verilog_file_2755.v: 4_gram_verilog_file_2755.v:2:144-148: syntax error at token "logic"
4_gram_verilog_file_2755.v:2:254: syntax error at token "("
4_gram_verilog_file_2755.v:2:275-282: syntax error at token "generate"
4_gram_verilog_file_2755.v:2:362-372: syntax error at token "endgenerate"

4_gram_verilog_file_2756.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_5" at 8:18-22:; problematic formatter output is
// Seed: 1759024624
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`timescale 1 ps / 1ps
`define pp_8 0
`default_nettype `pp_5
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  logic id_4;
  logic id_5;
  logic id_6;
endmodule
<<EOF>>
4_gram_verilog_file_2796.v: 4_gram_verilog_file_2796.v:2:198-202: syntax error at token "logic"
4_gram_verilog_file_2796.v:2:295: syntax error at token "("
4_gram_verilog_file_2796.v:2:386-394: syntax error at token "endmodule"

4_gram_verilog_file_2799.v: 4_gram_verilog_file_2799.v:4:227-231: syntax error at token "logic"
4_gram_verilog_file_2799.v:4:756-764: syntax error at token "endmodule"

4_gram_verilog_file_2800.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 14:60-64:; problematic formatter output is
// Seed: 693438451
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`timescale 1ps / 1ps `timescale 1ps / 1 ps
`define pp_13 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `default_nettype `pp_3
module module_0 (
    output id_0,
    output logic id_1,
    output logic id_2
    , id_4
);
  assign id_2 = id_4;
endmodule
<<EOF>>
4_gram_verilog_file_2809.v: 4_gram_verilog_file_2809.v:2:262: syntax error at token "#"

4_gram_verilog_file_2826.v: 4_gram_verilog_file_2826.v:2:136-140: syntax error at token "logic"
4_gram_verilog_file_2826.v:2:228-236: syntax error at token "endmodule"

4_gram_verilog_file_2842.v: 4_gram_verilog_file_2842.v:3:132-136: syntax error at token "logic"
4_gram_verilog_file_2842.v:3:151-156: syntax error at token "assign"
4_gram_verilog_file_2842.v:3:177-185: syntax error at token "endmodule"

4_gram_verilog_file_2843.v: 4_gram_verilog_file_2843.v:2:166-170: syntax error at token "logic"
4_gram_verilog_file_2843.v:2:762-767: syntax error at token "always"
4_gram_verilog_file_2843.v:2:880-888: syntax error at token "endmodule"

4_gram_verilog_file_2843.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:40-44:; problematic formatter output is
// Seed: 4240398529
`define pp_0 0
`timescale 1ps / 1 ps `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_2843.v: 4_gram_verilog_file_2843.v:4:362-366: syntax error at token "logic"
4_gram_verilog_file_2843.v:4:432-437: syntax error at token "assign"
4_gram_verilog_file_2843.v:4:508-516: syntax error at token "endmodule"

4_gram_verilog_file_2873.v: 4_gram_verilog_file_2873.v:2:217-221: syntax error at token "logic"
4_gram_verilog_file_2873.v:2:331-336: syntax error at token "assign"
4_gram_verilog_file_2873.v:2:364: syntax error at token "("
4_gram_verilog_file_2873.v:2:407-412: syntax error at token "assign"
4_gram_verilog_file_2873.v:2:433-441: syntax error at token "endmodule"

4_gram_verilog_file_2875.v: 4_gram_verilog_file_2875.v:2:69-73: syntax error at token "logic"
4_gram_verilog_file_2875.v:2:159-164: syntax error at token "always"
4_gram_verilog_file_2875.v:2:239-240: syntax error at token "<="
4_gram_verilog_file_2875.v:2:252-254: syntax error at token "end"
4_gram_verilog_file_2875.v:2:280-288: syntax error at token "endmodule"

4_gram_verilog_file_2876.v: 4_gram_verilog_file_2876.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_2876.v:2:171-179: syntax error at token "endmodule"

4_gram_verilog_file_2901.v: 4_gram_verilog_file_2901.v:2:35-38: syntax error at token "real"
4_gram_verilog_file_2901.v:2:107-115: syntax error at token "endmodule"

4_gram_verilog_file_2914.v: 4_gram_verilog_file_2914.v:2:271-275: syntax error at token "logic"
4_gram_verilog_file_2914.v:2:668-673: syntax error at token "assign"
4_gram_verilog_file_2914.v:2:714: syntax error at token "("
4_gram_verilog_file_2914.v:2:749-754: syntax error at token "assign"
4_gram_verilog_file_2914.v:2:782: syntax error at token "("
4_gram_verilog_file_2914.v:2:804-809: syntax error at token "assign"
4_gram_verilog_file_2914.v:2:828-835: syntax error at token "defparam"
4_gram_verilog_file_2914.v:2:881-889: syntax error at token "endmodule"

4_gram_verilog_file_2924.v: 4_gram_verilog_file_2924.v:5:168-172: syntax error at token "logic"
4_gram_verilog_file_2924.v:5:349-354: syntax error at token "assign"
4_gram_verilog_file_2924.v:5:376-384: syntax error at token "endmodule"

4_gram_verilog_file_2931.v: 4_gram_verilog_file_2931.v:3:76-80: syntax error at token "logic"
4_gram_verilog_file_2931.v:3:151-158: syntax error at token "defparam"
4_gram_verilog_file_2931.v:3:253: syntax error at token "("
4_gram_verilog_file_2931.v:3:368-376: syntax error at token "endmodule"

4_gram_verilog_file_2941.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_12" at 8:18-23:; problematic formatter output is
// Seed: 2613703481
`define pp_12 0
`define pp_13 0
`define pp_14 0
`timescale 1ps / 1ps
`define pp_15 0
`define pp_16 0
`default_nettype `pp_12
`define pp_17 0
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout id_12;
  output id_11;
  output id_10;
  input id_9;
  input id_8;
  output id_7;
  input id_6;
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  input id_1;
  assign id_4 = 1;
  logic id_12;
  assign id_7 = id_12;
  logic id_13 = id_12;
  logic id_14;
endmodule
<<EOF>>
4_gram_verilog_file_2946.v: 4_gram_verilog_file_2946.v:2:206-210: syntax error at token "logic"
4_gram_verilog_file_2946.v:2:293-298: syntax error at token "assign"
4_gram_verilog_file_2946.v:2:319-327: syntax error at token "endmodule"

4_gram_verilog_file_2949.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2037628990
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_2954.v: 4_gram_verilog_file_2954.v:2:160-164: syntax error at token "logic"
4_gram_verilog_file_2954.v:2:317: syntax error at token "("
4_gram_verilog_file_2954.v:2:356-364: syntax error at token "endmodule"

4_gram_verilog_file_2956.v: 4_gram_verilog_file_2956.v:3:107-111: syntax error at token "logic"
4_gram_verilog_file_2956.v:3:126-131: syntax error at token "always"
4_gram_verilog_file_2956.v:3:197-199: syntax error at token "end"
4_gram_verilog_file_2956.v:3:232-240: syntax error at token "endmodule"

4_gram_verilog_file_2956.v: 4_gram_verilog_file_2956.v:6:538-542: syntax error at token "logic"
4_gram_verilog_file_2956.v:6:833: syntax error at token "("
4_gram_verilog_file_2956.v:6:972-980: syntax error at token "endmodule"

4_gram_verilog_file_2959.v: 4_gram_verilog_file_2959.v:2:377-381: syntax error at token "logic"
4_gram_verilog_file_2959.v:2:776: syntax error at token "("
4_gram_verilog_file_2959.v:2:785-793: syntax error at token "endmodule"

4_gram_verilog_file_2968.v: 4_gram_verilog_file_2968.v:2:337-341: syntax error at token "logic"
4_gram_verilog_file_2968.v:2:502-510: syntax error at token "endmodule"

4_gram_verilog_file_2969.v: 4_gram_verilog_file_2969.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_2969.v:2:230-235: syntax error at token "assign"
4_gram_verilog_file_2969.v:2:281: syntax error at token "("
4_gram_verilog_file_2969.v:2:302-310: syntax error at token "endmodule"

4_gram_verilog_file_2969.v: 4_gram_verilog_file_2969.v:2:141-145: syntax error at token "logic"
4_gram_verilog_file_2969.v:2:222-230: syntax error at token "endmodule"

4_gram_verilog_file_2985.v: 4_gram_verilog_file_2985.v:2:204-208: syntax error at token "logic"
4_gram_verilog_file_2985.v:2:573-581: syntax error at token "endmodule"

4_gram_verilog_file_2986.v: 4_gram_verilog_file_2986.v:3:134-138: syntax error at token "logic"
4_gram_verilog_file_2986.v:3:461: syntax error at token "("
4_gram_verilog_file_2986.v:3:504-512: syntax error at token "endmodule"

4_gram_verilog_file_2986.v: 4_gram_verilog_file_2986.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_2986.v:2:856-861: syntax error at token "assign"
4_gram_verilog_file_2986.v:2:914-922: syntax error at token "endmodule"

4_gram_verilog_file_2988.v: 4_gram_verilog_file_2988.v:2:122-126: syntax error at token "logic"
4_gram_verilog_file_2988.v:2:173-178: syntax error at token "assign"
4_gram_verilog_file_2988.v:2:205-213: syntax error at token "endmodule"

4_gram_verilog_file_2994.v: 4_gram_verilog_file_2994.v:3:109-113: syntax error at token "logic"
4_gram_verilog_file_2994.v:3:320: syntax error at token "("
4_gram_verilog_file_2994.v:3:360-368: syntax error at token "endmodule"

4_gram_verilog_file_2999.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 5:39-43:; problematic formatter output is
// Seed: 1770217747
`define pp_0 0
`define pp_1 0
`define pp_2 0
`timescale 1ps / 1ps `default_nettype `pp_1
<<EOF>>
4_gram_verilog_file_2999.v: 4_gram_verilog_file_2999.v:2:52-56: syntax error at token "logic"
4_gram_verilog_file_2999.v:2:71-79: syntax error at token "endmodule"

4_gram_verilog_file_3000.v: 4_gram_verilog_file_3000.v:3:157-161: syntax error at token "logic"
4_gram_verilog_file_3000.v:3:342-350: syntax error at token "endmodule"
4_gram_verilog_file_3000.v:3:663: syntax error at token "("
4_gram_verilog_file_3000.v:3:693-701: syntax error at token "endmodule"

4_gram_verilog_file_3005.v: 4_gram_verilog_file_3005.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_3005.v:2:316-321: syntax error at token "assign"
4_gram_verilog_file_3005.v:2:349-357: syntax error at token "endmodule"

4_gram_verilog_file_3021.v: 4_gram_verilog_file_3021.v:2:52-56: syntax error at token "logic"
4_gram_verilog_file_3021.v:2:152-157: syntax error at token "assign"
4_gram_verilog_file_3021.v:2:210-218: syntax error at token "endmodule"

4_gram_verilog_file_3025.v: 4_gram_verilog_file_3025.v:2:64-68: syntax error at token "logic"
4_gram_verilog_file_3025.v:2:414: syntax error at token "("
4_gram_verilog_file_3025.v:2:464-469: syntax error at token "always"
4_gram_verilog_file_3025.v:2:584-586: syntax error at token "end"
4_gram_verilog_file_3025.v:2:611-616: syntax error at token "assign"
4_gram_verilog_file_3025.v:2:642: syntax error at token "("
4_gram_verilog_file_3025.v:2:718: syntax error at token "("
4_gram_verilog_file_3025.v:2:811-816: syntax error at token "always"
4_gram_verilog_file_3025.v:2:883-885: syntax error at token "end"
4_gram_verilog_file_3025.v:2:939-944: syntax error at token "assign"
4_gram_verilog_file_3025.v:2:970: syntax error at token "("
4_gram_verilog_file_3025.v:2:1206-1211: syntax error at token "assign"
4_gram_verilog_file_3025.v:2:1493-1498: syntax error at token "assign"
4_gram_verilog_file_3025.v:2:1550-1555: syntax error at token "assign"
4_gram_verilog_file_3025.v:2:1578-1586: syntax error at token "endmodule"

4_gram_verilog_file_3036.v: 4_gram_verilog_file_3036.v:4:36-40: syntax error at token "logic"
4_gram_verilog_file_3036.v:4:198-206: syntax error at token "endmodule"

4_gram_verilog_file_3038.v: 4_gram_verilog_file_3038.v:2:118-122: syntax error at token "logic"
4_gram_verilog_file_3038.v:2:159: syntax error at token "("
4_gram_verilog_file_3038.v:2:216-224: syntax error at token "endmodule"

4_gram_verilog_file_3047.v: 4_gram_verilog_file_3047.v:3:59-63: syntax error at token "logic"
4_gram_verilog_file_3047.v:3:414: syntax error at token "("
4_gram_verilog_file_3047.v:3:457-465: syntax error at token "endmodule"

4_gram_verilog_file_3048.v: 4_gram_verilog_file_3048.v:2:345-349: syntax error at token "logic"
4_gram_verilog_file_3048.v:2:513: syntax error at token "("
4_gram_verilog_file_3048.v:2:642-650: syntax error at token "endmodule"

4_gram_verilog_file_3082.v: 4_gram_verilog_file_3082.v:2:75-79: syntax error at token "logic"
4_gram_verilog_file_3082.v:2:719-727: syntax error at token "endmodule"

4_gram_verilog_file_3082.v: 4_gram_verilog_file_3082.v:2:100-104: syntax error at token "logic"
4_gram_verilog_file_3082.v:2:119-127: syntax error at token "endmodule"

4_gram_verilog_file_3082.v: 4_gram_verilog_file_3082.v:3:245-249: syntax error at token "logic"
4_gram_verilog_file_3082.v:3:453-458: syntax error at token "assign"
4_gram_verilog_file_3082.v:3:476-481: syntax error at token "assign"
4_gram_verilog_file_3082.v:3:524: syntax error at token "("
4_gram_verilog_file_3082.v:3:642: syntax error at token "("
4_gram_verilog_file_3082.v:3:1167-1172: syntax error at token "assign"
4_gram_verilog_file_3082.v:3:1285-1293: syntax error at token "endmodule"

4_gram_verilog_file_3084.v: 4_gram_verilog_file_3084.v:18:92-96: syntax error at token "logic"
4_gram_verilog_file_3084.v:18:621-626: syntax error at token "always"
4_gram_verilog_file_3084.v:18:667-675: syntax error at token "endmodule"

4_gram_verilog_file_3087.v: 4_gram_verilog_file_3087.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_3087.v:2:444-449: syntax error at token "assign"
4_gram_verilog_file_3087.v:2:500-508: syntax error at token "endmodule"

4_gram_verilog_file_3094.v: 4_gram_verilog_file_3094.v:2:379-383: syntax error at token "logic"
4_gram_verilog_file_3094.v:2:448-453: syntax error at token "assign"
4_gram_verilog_file_3094.v:2:472-480: syntax error at token "endmodule"
4_gram_verilog_file_3094.v:2:545-550: syntax error at token "assign"
4_gram_verilog_file_3094.v:2:575: syntax error at token "("
4_gram_verilog_file_3094.v:2:607-615: syntax error at token "endmodule"

4_gram_verilog_file_3094.v: 4_gram_verilog_file_3094.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_3094.v:2:360-365: syntax error at token "always"
4_gram_verilog_file_3094.v:2:426-431: syntax error at token "assign"
4_gram_verilog_file_3094.v:2:453-458: syntax error at token "assign"
4_gram_verilog_file_3094.v:2:552-560: syntax error at token "endmodule"

4_gram_verilog_file_3097.v: 4_gram_verilog_file_3097.v:2:125-129: syntax error at token "logic"
4_gram_verilog_file_3097.v:2:160-168: syntax error at token "endmodule"

4_gram_verilog_file_3103.v: 4_gram_verilog_file_3103.v:3:76-80: syntax error at token "logic"
4_gram_verilog_file_3103.v:3:128-136: syntax error at token "endmodule"

4_gram_verilog_file_3103.v: 4_gram_verilog_file_3103.v:2:413-417: syntax error at token "logic"
4_gram_verilog_file_3103.v:2:484-492: syntax error at token "endmodule"

4_gram_verilog_file_3107.v: 4_gram_verilog_file_3107.v:2:242-246: syntax error at token "logic"
4_gram_verilog_file_3107.v:2:610-615: syntax error at token "assign"
4_gram_verilog_file_3107.v:2:664-672: syntax error at token "endmodule"

4_gram_verilog_file_3107.v: 4_gram_verilog_file_3107.v:3:42-46: syntax error at token "logic"
4_gram_verilog_file_3107.v:3:100-105: syntax error at token "always"
4_gram_verilog_file_3107.v:3:163-168: syntax error at token "assign"
4_gram_verilog_file_3107.v:3:290-298: syntax error at token "endmodule"

4_gram_verilog_file_3111.v: 4_gram_verilog_file_3111.v:3:265-269: syntax error at token "logic"
4_gram_verilog_file_3111.v:3:344-352: syntax error at token "endmodule"

4_gram_verilog_file_3115.v: 4_gram_verilog_file_3115.v:2:420-424: syntax error at token "logic"
4_gram_verilog_file_3115.v:2:664-671: syntax error at token "defparam"
4_gram_verilog_file_3115.v:2:754-762: syntax error at token "endmodule"

4_gram_verilog_file_3145.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 839685938
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_3145.v: 4_gram_verilog_file_3145.v:3:145-149: syntax error at token "logic"
4_gram_verilog_file_3145.v:3:259: syntax error at token "("
4_gram_verilog_file_3145.v:3:297: syntax error at token "("
4_gram_verilog_file_3145.v:3:371-376: syntax error at token "always"
4_gram_verilog_file_3145.v:3:432-434: syntax error at token "end"
4_gram_verilog_file_3145.v:3:454-462: syntax error at token "endmodule"

4_gram_verilog_file_3164.v: 4_gram_verilog_file_3164.v:3:201-205: syntax error at token "logic"
4_gram_verilog_file_3164.v:3:268: syntax error at token "("
4_gram_verilog_file_3164.v:3:322: syntax error at token "("
4_gram_verilog_file_3164.v:3:355-360: syntax error at token "assign"
4_gram_verilog_file_3164.v:3:398-403: syntax error at token "always"
4_gram_verilog_file_3164.v:3:482-487: syntax error at token "assign"
4_gram_verilog_file_3164.v:3:517: syntax error at token "("
4_gram_verilog_file_3164.v:3:555: syntax error at token "("
4_gram_verilog_file_3164.v:3:608-615: syntax error at token "defparam"
4_gram_verilog_file_3164.v:3:644-652: syntax error at token "endmodule"

4_gram_verilog_file_3168.v: 4_gram_verilog_file_3168.v:2:172-176: syntax error at token "logic"
4_gram_verilog_file_3168.v:2:213-221: syntax error at token "endmodule"

4_gram_verilog_file_3173.v: 4_gram_verilog_file_3173.v:2:241-245: syntax error at token "logic"
4_gram_verilog_file_3173.v:2:295-303: syntax error at token "endmodule"

4_gram_verilog_file_3195.v: 4_gram_verilog_file_3195.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_3195.v:2:200-208: syntax error at token "endmodule"

4_gram_verilog_file_3222.v: 4_gram_verilog_file_3222.v:2:99-103: syntax error at token "logic"
4_gram_verilog_file_3222.v:2:376-381: syntax error at token "always"
4_gram_verilog_file_3222.v:2:443-451: syntax error at token "endmodule"

4_gram_verilog_file_3225.v: 4_gram_verilog_file_3225.v:2:143-147: syntax error at token "logic"
4_gram_verilog_file_3225.v:2:203: syntax error at token "("
4_gram_verilog_file_3225.v:2:227-235: syntax error at token "endmodule"

4_gram_verilog_file_3234.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:40-44:; problematic formatter output is
// Seed: 4152979423
`undef pp_0
`timescale 1 ps / 1ps `default_nettype `pp_0
<<EOF>>
F1003 08:51:08.909034 3763596 token_partition_tree.cc:371] Check failed: is_leaf(current) == is_leaf(next) left:
{ (>>>>[@ ( posedge {], policy: fit-else-expand, (origin: "@")) }
right:{ (>>>>>>[id_3 ( id_6 + 1 'b 0 , id_7 ) ,], policy: fit-else-expand, (origin: "id_3  (  id... ,  id_7  )"))
  { (>>>>>>[id_3 (], policy: fit-else-expand, (origin: "id_3")) }
  { (>>>>>>>>>>[id_6 + 1 'b 0 , id_7], policy: fit-else-expand, (origin: "id_6  +  1 'b0 ,  id_7"))
    { (>>>>>>>>>>[id_6 + 1 'b 0 ,], policy: fit-else-expand, (origin: "id_6  +  1 'b0")) }
    { (>>>>>>>>>>[id_7], policy: fit-else-expand, (origin: "id_7")) }
  }
  { (>>>>>>[) ,], policy: uninitialized, (origin: ")")) }
}
*** Check failure stack trace: ***
    @     0x57416b42678d  absl::lts_20240116::log_internal::LogMessage::PrepareToDie()
    @     0x57416b426805  absl::lts_20240116::log_internal::LogMessage::SendToLog()
    @     0x57416b426257  absl::lts_20240116::log_internal::LogMessage::Flush()
    @     0x57416b426b04  absl::lts_20240116::log_internal::LogMessageFatal::~LogMessageFatal()
    @     0x57416b33db0d  verible::MergeConsecutiveSiblings()
    @     0x57416b2c3c4e  verilog::formatter::TreeUnwrapper::ReshapeTokenPartitions()
    @     0x57416b2bad5d  verilog::formatter::TreeUnwrapper::Visit()
    @     0x57416b421178  verible::SyntaxTreeNode::Accept()
    @     0x57416b321c4e  verible::TreeUnwrapper::TraverseChildren()
    @     0x57416b321fc7  verible::TreeUnwrapper::VisitIndentedChildren()
    @     0x57416b322098  verible::TreeUnwrapper::VisitIndentedSection()
    @     0x57416b2bc54f  verilog::formatter::TreeUnwrapper::SetIndentationsAndCreatePartitions()
    @     0x57416b2bad13  verilog::formatter::TreeUnwrapper::Visit()
    @     0x57416b421178  verible::SyntaxTreeNode::Accept()
    @     0x57416b321c4e  verible::TreeUnwrapper::TraverseChildren()
    @     0x57416b321fc7  verible::TreeUnwrapper::VisitIndentedChildren()
    @     0x57416b322098  verible::TreeUnwrapper::VisitIndentedSection()
    @     0x57416b2bd669  verilog::formatter::TreeUnwrapper::SetIndentationsAndCreatePartitions()
    @     0x57416b2bad13  verilog::formatter::TreeUnwrapper::Visit()
    @     0x57416b421178  verible::SyntaxTreeNode::Accept()
    @     0x57416b321c4e  verible::TreeUnwrapper::TraverseChildren()
    @     0x57416b321fc7  verible::TreeUnwrapper::VisitIndentedChildren()
    @     0x57416b322098  verible::TreeUnwrapper::VisitIndentedSection()
    @     0x57416b2bc574  verilog::formatter::TreeUnwrapper::SetIndentationsAndCreatePartitions()
    @     0x57416b2bad13  verilog::formatter::TreeUnwrapper::Visit()
    @     0x57416b421178  verible::SyntaxTreeNode::Accept()
    @     0x57416b321c4e  verible::TreeUnwrapper::TraverseChildren()
    @     0x57416b2c6f0e  verilog::formatter::TreeUnwrapper::VisitNewUnwrappedLine()
    @     0x57416b2bc038  verilog::formatter::TreeUnwrapper::SetIndentationsAndCreatePartitions()
    @     0x57416b2bad13  verilog::formatter::TreeUnwrapper::Visit()
    @     0x57416b421178  verible::SyntaxTreeNode::Accept()
    @     0x57416b320809  verible::TreeUnwrapper::Unwrap()
    @     0x57416b26b92d  verilog::formatter::Formatter::Format()
    @     0x57416b268cdf  verilog::formatter::FormatVerilog()
    @     0x57416b2690ab  verilog::formatter::FormatVerilog()
    @     0x57416b248f8c  formatOneFile()
    @     0x57416b2498d3  main
    @     0x7108b3429d90  (unknown)
*** SIGABRT received at time=1727956268 on cpu 6 ***
PC: @     0x7108b34969fc  (unknown)  pthread_kill
    @     0x57416b254f0b         64  absl::lts_20240116::WriteFailureInfo()
    @     0x57416b255120         96  absl::lts_20240116::AbslFailureSignalHandler()
    @     0x7108b3442520  (unknown)  (unknown)
../../scripts/generate_programs.sh: line 45: 3763596 Aborted                 "$6" "--inplace" "--failsafe_success=false" "${4}_gram_${file}"
4_gram_verilog_file_3246.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 6:18-22:; problematic formatter output is
// Seed: 2476032544
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps
`define pp_2 0
`default_nettype `pp_2
`define pp_3 0
`timescale 1ps / 1ps `default_nettype `pp_1
<<EOF>>
4_gram_verilog_file_3246.v: 4_gram_verilog_file_3246.v:4:173-177: syntax error at token "logic"
4_gram_verilog_file_3246.v:4:954-962: syntax error at token "endmodule"

4_gram_verilog_file_3248.v: 4_gram_verilog_file_3248.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_3248.v:2:151-156: syntax error at token "always"
4_gram_verilog_file_3248.v:2:237-239: syntax error at token "end"
4_gram_verilog_file_3248.v:2:272: syntax error at token "("
4_gram_verilog_file_3248.v:2:416-421: syntax error at token "assign"
4_gram_verilog_file_3248.v:2:467-475: syntax error at token "endmodule"
4_gram_verilog_file_3248.v:2:566-571: syntax error at token "always"
4_gram_verilog_file_3248.v:2:608-610: syntax error at token "end"

4_gram_verilog_file_3249.v: 4_gram_verilog_file_3249.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_3249.v:2:127-132: syntax error at token "assign"
4_gram_verilog_file_3249.v:2:182-187: syntax error at token "assign"
4_gram_verilog_file_3249.v:2:205-213: syntax error at token "endmodule"

4_gram_verilog_file_3249.v: 4_gram_verilog_file_3249.v:2:134-138: syntax error at token "logic"
4_gram_verilog_file_3249.v:2:153-158: syntax error at token "assign"
4_gram_verilog_file_3249.v:2:176-184: syntax error at token "endmodule"

4_gram_verilog_file_3253.v: 4_gram_verilog_file_3253.v:3:173-177: syntax error at token "logic"
4_gram_verilog_file_3253.v:3:192-199: syntax error at token "generate"
4_gram_verilog_file_3253.v:3:218-228: syntax error at token "endgenerate"
4_gram_verilog_file_3253.v:3:330-338: syntax error at token "endmodule"

4_gram_verilog_file_3259.v: 4_gram_verilog_file_3259.v:2:85-89: syntax error at token "logic"
4_gram_verilog_file_3259.v:2:104-109: syntax error at token "assign"
4_gram_verilog_file_3259.v:2:136: syntax error at token "("
4_gram_verilog_file_3259.v:2:181: syntax error at token "("
4_gram_verilog_file_3259.v:2:229-237: syntax error at token "endmodule"

4_gram_verilog_file_3267.v: 4_gram_verilog_file_3267.v:2:110-114: syntax error at token "logic"
4_gram_verilog_file_3267.v:2:467-472: syntax error at token "assign"
4_gram_verilog_file_3267.v:2:512-517: syntax error at token "assign"
4_gram_verilog_file_3267.v:2:572-576: syntax error at token "rtran"
4_gram_verilog_file_3267.v:2:597-602: syntax error at token "assign"
4_gram_verilog_file_3267.v:2:624-629: syntax error at token "assign"
4_gram_verilog_file_3267.v:2:648-653: syntax error at token "assign"
4_gram_verilog_file_3267.v:2:730-735: syntax error at token "assign"
4_gram_verilog_file_3267.v:2:758-766: syntax error at token "endmodule"

4_gram_verilog_file_3271.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_17" at 21:18-23:; problematic formatter output is
// Seed: 1462111091
`define pp_0 0
`define pp_1 (  pp_2  ,  pp_3  )  0
`timescale 1ps / 1 ps
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`default_nettype `pp_17
module module_0;
  logic id_1;
endmodule
<<EOF>>
4_gram_verilog_file_3271.v: 4_gram_verilog_file_3271.v:4:185-189: syntax error at token "logic"
4_gram_verilog_file_3271.v:4:307-312: syntax error at token "assign"
4_gram_verilog_file_3271.v:4:333-338: syntax error at token "assign"
4_gram_verilog_file_3271.v:4:356-361: syntax error at token "assign"
4_gram_verilog_file_3271.v:4:379-387: syntax error at token "endmodule"

4_gram_verilog_file_3276.v: 4_gram_verilog_file_3276.v:2:99-103: syntax error at token "logic"
4_gram_verilog_file_3276.v:2:159-167: syntax error at token "endmodule"

4_gram_verilog_file_3276.v: 4_gram_verilog_file_3276.v:2:180-184: syntax error at token "logic"
4_gram_verilog_file_3276.v:2:339: syntax error at token "("
4_gram_verilog_file_3276.v:2:405-413: syntax error at token "endmodule"

4_gram_verilog_file_3289.v: 4_gram_verilog_file_3289.v:2:109-113: syntax error at token "logic"
4_gram_verilog_file_3289.v:2:160-168: syntax error at token "endmodule"

4_gram_verilog_file_3296.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 6:41-45:; problematic formatter output is
// Seed: 3798995420
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`default_nettype `pp_0 `default_nettype `pp_0
module module_0 ();
  assign id_0 = id_1;
endmodule
<<EOF>>
4_gram_verilog_file_3313.v: 4_gram_verilog_file_3313.v:3:257-259: syntax error at token "reg"
4_gram_verilog_file_3313.v:3:560-565: syntax error at token "always"
4_gram_verilog_file_3313.v:3:649-650: syntax error at token "<="
4_gram_verilog_file_3313.v:3:665-667: syntax error at token "end"
4_gram_verilog_file_3313.v:3:800: syntax error at token "("
4_gram_verilog_file_3313.v:3:923-928: syntax error at token "always"
4_gram_verilog_file_3313.v:3:1007-1015: syntax error at token "endmodule"

4_gram_verilog_file_3319.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_5" at 13:40-44:; problematic formatter output is
// Seed: 4285413236
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`timescale 1ps / 1 ps
`define pp_4 0
`timescale 1ps / 1ps
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1 ps / 1ps `default_nettype `pp_5
<<EOF>>
4_gram_verilog_file_3322.v: 4_gram_verilog_file_3322.v:2:59-63: syntax error at token "logic"
4_gram_verilog_file_3322.v:2:160-165: syntax error at token "assign"
4_gram_verilog_file_3322.v:2:202-210: syntax error at token "endmodule"

4_gram_verilog_file_3325.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 9:40-44:; problematic formatter output is
// Seed: 3396930686
`timescale 1 ps / 1 ps
`define pp_0 0
`define pp_1 0
`default_nettype `pp_0 `timescale 1ps / 1ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
`default_nettype wire `default_nettype `pp_3
parameter `pp_3 = `pp_0[`pp_4 : (1-1&`pp_4)];
`timescale 1ps / 1ps
module module_0 ();
  logic id_1, id_2;
endmodule
<<EOF>>
4_gram_verilog_file_3326.v: 4_gram_verilog_file_3326.v:2:329-333: syntax error at token "logic"
4_gram_verilog_file_3326.v:2:478-483: syntax error at token "assign"
4_gram_verilog_file_3326.v:2:519: syntax error at token "("
4_gram_verilog_file_3326.v:2:672-677: syntax error at token "assign"
4_gram_verilog_file_3326.v:2:700-705: syntax error at token "assign"
4_gram_verilog_file_3326.v:2:728-736: syntax error at token "endmodule"

4_gram_verilog_file_3353.v: 4_gram_verilog_file_3353.v:2:77-81: syntax error at token "logic"
4_gram_verilog_file_3353.v:2:424-432: syntax error at token "endmodule"

4_gram_verilog_file_3359.v: 4_gram_verilog_file_3359.v:2:157-161: syntax error at token "logic"
4_gram_verilog_file_3359.v:2:361-366: syntax error at token "assign"
4_gram_verilog_file_3359.v:2:384-392: syntax error at token "endmodule"

4_gram_verilog_file_3364.v: 4_gram_verilog_file_3364.v:2:98-102: syntax error at token "logic"
4_gram_verilog_file_3364.v:2:378-383: syntax error at token "assign"
4_gram_verilog_file_3364.v:2:434-439: syntax error at token "assign"
4_gram_verilog_file_3364.v:2:569: syntax error at token "("
4_gram_verilog_file_3364.v:2:587-595: syntax error at token "endmodule"

4_gram_verilog_file_3366.v: 4_gram_verilog_file_3366.v:2:87-91: syntax error at token "logic"
4_gram_verilog_file_3366.v:2:139-147: syntax error at token "endmodule"

4_gram_verilog_file_3369.v: 4_gram_verilog_file_3369.v:2:96-100: syntax error at token "logic"
4_gram_verilog_file_3369.v:2:115-120: syntax error at token "assign"
4_gram_verilog_file_3369.v:2:141-149: syntax error at token "endmodule"

4_gram_verilog_file_3394.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1537404416
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_3408.v: 4_gram_verilog_file_3408.v:2:312-316: syntax error at token "logic"
4_gram_verilog_file_3408.v:2:522: syntax error at token "("
4_gram_verilog_file_3408.v:2:547-555: syntax error at token "endmodule"

4_gram_verilog_file_3410.v: 4_gram_verilog_file_3410.v:2:110-114: syntax error at token "logic"
4_gram_verilog_file_3410.v:2:332-337: syntax error at token "assign"
4_gram_verilog_file_3410.v:2:374: syntax error at token "("
4_gram_verilog_file_3410.v:2:395-403: syntax error at token "endmodule"

4_gram_verilog_file_3413.v: 4_gram_verilog_file_3413.v:2:52-56: syntax error at token "logic"
4_gram_verilog_file_3413.v:2:183-191: syntax error at token "endmodule"

4_gram_verilog_file_3417.v: 4_gram_verilog_file_3417.v:2:89-93: syntax error at token "logic"
4_gram_verilog_file_3417.v:2:163: syntax error at token "("
4_gram_verilog_file_3417.v:2:187-192: syntax error at token "assign"
4_gram_verilog_file_3417.v:2:226-231: syntax error at token "always"
4_gram_verilog_file_3417.v:2:280-288: syntax error at token "endmodule"

4_gram_verilog_file_3426.v: 4_gram_verilog_file_3426.v:2:280-284: syntax error at token "logic"
4_gram_verilog_file_3426.v:2:654: syntax error at token "("
4_gram_verilog_file_3426.v:2:696-701: syntax error at token "always"
4_gram_verilog_file_3426.v:2:751-752: syntax error at token "<="
4_gram_verilog_file_3426.v:2:765-767: syntax error at token "end"
4_gram_verilog_file_3426.v:2:794-802: syntax error at token "endmodule"

4_gram_verilog_file_3435.v: 4_gram_verilog_file_3435.v:2:294-298: syntax error at token "logic"
4_gram_verilog_file_3435.v:2:432-437: syntax error at token "assign"
4_gram_verilog_file_3435.v:2:460-465: syntax error at token "assign"
4_gram_verilog_file_3435.v:2:537-546: syntax error at token "endprogram"

4_gram_verilog_file_3436.v: 4_gram_verilog_file_3436.v:2:103-107: syntax error at token "logic"
4_gram_verilog_file_3436.v:2:382-390: syntax error at token "endmodule"

4_gram_verilog_file_3466.v: 4_gram_verilog_file_3466.v:2:57-61: syntax error at token "logic"
4_gram_verilog_file_3466.v:2:668-673: syntax error at token "assign"
4_gram_verilog_file_3466.v:2:704-709: syntax error at token "assign"
4_gram_verilog_file_3466.v:2:791-798: syntax error at token "defparam"
4_gram_verilog_file_3466.v:2:1002: syntax error at token "("
4_gram_verilog_file_3466.v:2:1197-1205: syntax error at token "endmodule"

4_gram_verilog_file_3476.v: 4_gram_verilog_file_3476.v:3:70-74: syntax error at token "logic"
4_gram_verilog_file_3476.v:3:136: syntax error at token "("
4_gram_verilog_file_3476.v:3:175: syntax error at token "("
4_gram_verilog_file_3476.v:3:240: syntax error at token "("
4_gram_verilog_file_3476.v:3:282-289: syntax error at token "defparam"
4_gram_verilog_file_3476.v:3:332-337: syntax error at token "assign"
4_gram_verilog_file_3476.v:3:391-399: syntax error at token "endmodule"

4_gram_verilog_file_3480.v: 4_gram_verilog_file_3480.v:4:136-140: syntax error at token "logic"
4_gram_verilog_file_3480.v:4:533-541: syntax error at token "endmodule"

4_gram_verilog_file_3488.v: 4_gram_verilog_file_3488.v:2:184-188: syntax error at token "logic"
4_gram_verilog_file_3488.v:2:938-946: syntax error at token "endmodule"

4_gram_verilog_file_3507.v: 4_gram_verilog_file_3507.v:2:335-339: syntax error at token "logic"
4_gram_verilog_file_3507.v:2:428: syntax error at token "("
4_gram_verilog_file_3507.v:2:643-651: syntax error at token "endmodule"

4_gram_verilog_file_3507.v: 4_gram_verilog_file_3507.v:2:280-284: syntax error at token "logic"
4_gram_verilog_file_3507.v:2:325-330: syntax error at token "assign"
4_gram_verilog_file_3507.v:2:352-360: syntax error at token "endmodule"

4_gram_verilog_file_3518.v: 4_gram_verilog_file_3518.v:2:80-84: syntax error at token "logic"
4_gram_verilog_file_3518.v:2:357-362: syntax error at token "assign"
4_gram_verilog_file_3518.v:2:383-388: syntax error at token "always"
4_gram_verilog_file_3518.v:2:462-463: syntax error at token "<="
4_gram_verilog_file_3518.v:2:494-496: syntax error at token "end"

4_gram_verilog_file_3521.v: 4_gram_verilog_file_3521.v:6:267-270: syntax error at token "wand"
4_gram_verilog_file_3521.v:6:393-398: syntax error at token "assign"
4_gram_verilog_file_3521.v:6:473-481: syntax error at token "endmodule"

4_gram_verilog_file_3521.v: 4_gram_verilog_file_3521.v:2:220-224: syntax error at token "logic"
4_gram_verilog_file_3521.v:2:596: syntax error at token "("
4_gram_verilog_file_3521.v:2:621-626: syntax error at token "assign"
4_gram_verilog_file_3521.v:2:648-656: syntax error at token "endmodule"

4_gram_verilog_file_3536.v: 4_gram_verilog_file_3536.v:2:136-140: syntax error at token "logic"
4_gram_verilog_file_3536.v:2:279-284: syntax error at token "assign"
4_gram_verilog_file_3536.v:2:320-328: syntax error at token "endmodule"

4_gram_verilog_file_3554.v: 4_gram_verilog_file_3554.v:2:108-112: syntax error at token "logic"
4_gram_verilog_file_3554.v:2:570-575: syntax error at token "assign"
4_gram_verilog_file_3554.v:2:610: syntax error at token "("
4_gram_verilog_file_3554.v:2:971-979: syntax error at token "endmodule"

4_gram_verilog_file_3559.v: 4_gram_verilog_file_3559.v:2:162-166: syntax error at token "logic"
4_gram_verilog_file_3559.v:2:251-256: syntax error at token "assign"
4_gram_verilog_file_3559.v:2:277-282: syntax error at token "assign"
4_gram_verilog_file_3559.v:2:307: syntax error at token "("
4_gram_verilog_file_3559.v:2:393-398: syntax error at token "always"
4_gram_verilog_file_3559.v:2:453-461: syntax error at token "endmodule"

4_gram_verilog_file_3563.v: 4_gram_verilog_file_3563.v:2:169-173: syntax error at token "logic"
4_gram_verilog_file_3563.v:2:319-324: syntax error at token "assign"
4_gram_verilog_file_3563.v:2:361-369: syntax error at token "endmodule"

4_gram_verilog_file_3590.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1343158470
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_3649.v: 4_gram_verilog_file_3649.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_3649.v:2:222-227: syntax error at token "assign"
4_gram_verilog_file_3649.v:2:245-253: syntax error at token "endmodule"

4_gram_verilog_file_3655.v: 4_gram_verilog_file_3655.v:4:70-74: syntax error at token "logic"
4_gram_verilog_file_3655.v:4:257-262: syntax error at token "always"
4_gram_verilog_file_3655.v:4:325-327: syntax error at token "end"
4_gram_verilog_file_3655.v:4:371: syntax error at token "("
4_gram_verilog_file_3655.v:4:428-433: syntax error at token "assign"
4_gram_verilog_file_3655.v:4:494: syntax error at token "("
4_gram_verilog_file_3655.v:4:536-544: syntax error at token "endmodule"

4_gram_verilog_file_3655.v: 4_gram_verilog_file_3655.v:2:79-83: syntax error at token "logic"
4_gram_verilog_file_3655.v:2:130-135: syntax error at token "assign"
4_gram_verilog_file_3655.v:2:156-161: syntax error at token "assign"
4_gram_verilog_file_3655.v:2:188: syntax error at token "("
4_gram_verilog_file_3655.v:2:234-239: syntax error at token "assign"
4_gram_verilog_file_3655.v:2:263-271: syntax error at token "endmodule"

4_gram_verilog_file_3657.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 3:18-22:; problematic formatter output is
// Seed: 4041076286
`define pp_2 0
`default_nettype `pp_2
module module_0 (
    output id_0,
    input logic id_1
);
  defparam id_2.id_3 = id_1;
  logic id_4 = id_4;
endmodule
<<EOF>>
4_gram_verilog_file_3657.v: 4_gram_verilog_file_3657.v:2:166-170: syntax error at token "logic"
4_gram_verilog_file_3657.v:2:524-529: syntax error at token "assign"
4_gram_verilog_file_3657.v:2:555-563: syntax error at token "endmodule"

4_gram_verilog_file_3658.v: 4_gram_verilog_file_3658.v:2:124-128: syntax error at token "logic"
4_gram_verilog_file_3658.v:2:192-200: syntax error at token "endmodule"

4_gram_verilog_file_3658.v: 4_gram_verilog_file_3658.v:2:183-187: syntax error at token "logic"
4_gram_verilog_file_3658.v:2:498: syntax error at token "("
4_gram_verilog_file_3658.v:2:835: syntax error at token "("
4_gram_verilog_file_3658.v:2:907-915: syntax error at token "endmodule"

4_gram_verilog_file_3686.v: 4_gram_verilog_file_3686.v:3:172-176: syntax error at token "logic"
4_gram_verilog_file_3686.v:3:513-521: syntax error at token "endmodule"

4_gram_verilog_file_3710.v: 4_gram_verilog_file_3710.v:2:253-257: syntax error at token "logic"
4_gram_verilog_file_3710.v:2:343-348: syntax error at token "assign"
4_gram_verilog_file_3710.v:2:366-371: syntax error at token "assign"
4_gram_verilog_file_3710.v:2:431: syntax error at token "("
4_gram_verilog_file_3710.v:2:468: syntax error at token "("
4_gram_verilog_file_3710.v:2:615-622: syntax error at token "generate"
4_gram_verilog_file_3710.v:2:642-652: syntax error at token "endgenerate"
4_gram_verilog_file_3710.v:2:689-694: syntax error at token "assign"
4_gram_verilog_file_3710.v:2:749: syntax error at token "("
4_gram_verilog_file_3710.v:2:874: syntax error at token "("
4_gram_verilog_file_3710.v:2:926-934: syntax error at token "endmodule"

4_gram_verilog_file_3724.v: 4_gram_verilog_file_3724.v:2:236-240: syntax error at token "logic"
4_gram_verilog_file_3724.v:2:273-278: syntax error at token "genvar"
4_gram_verilog_file_3724.v:2:334-339: syntax error at token "assign"
4_gram_verilog_file_3724.v:2:368: syntax error at token "("
4_gram_verilog_file_3724.v:2:404-412: syntax error at token "endmodule"

4_gram_verilog_file_3727.v: 4_gram_verilog_file_3727.v:2:194-198: syntax error at token "logic"
4_gram_verilog_file_3727.v:2:381-389: syntax error at token "endmodule"

4_gram_verilog_file_3733.v: 4_gram_verilog_file_3733.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_3733.v:2:308-316: syntax error at token "endmodule"

4_gram_verilog_file_3735.v: 4_gram_verilog_file_3735.v:3:42-46: syntax error at token "logic"
4_gram_verilog_file_3735.v:3:217: syntax error at token "("
4_gram_verilog_file_3735.v:3:421-426: syntax error at token "assign"
4_gram_verilog_file_3735.v:3:450-458: syntax error at token "endmodule"

4_gram_verilog_file_3753.v: 4_gram_verilog_file_3753.v:2:122-126: syntax error at token "logic"
4_gram_verilog_file_3753.v:2:474-481: syntax error at token "generate"
4_gram_verilog_file_3753.v:2:501-511: syntax error at token "endgenerate"

4_gram_verilog_file_3755.v: 4_gram_verilog_file_3755.v:2:91-95: syntax error at token "logic"
4_gram_verilog_file_3755.v:2:163: syntax error at token "("
4_gram_verilog_file_3755.v:2:192-200: syntax error at token "endmodule"

4_gram_verilog_file_3769.v: 4_gram_verilog_file_3769.v:3:52-56: syntax error at token "logic"
4_gram_verilog_file_3769.v:3:142: syntax error at token "("
4_gram_verilog_file_3769.v:3:284: syntax error at token "("
4_gram_verilog_file_3769.v:3:393: syntax error at token "("
4_gram_verilog_file_3769.v:3:455-462: syntax error at token "defparam"
4_gram_verilog_file_3769.v:3:491-499: syntax error at token "endmodule"

4_gram_verilog_file_3772.v: 4_gram_verilog_file_3772.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_3772.v:2:103: syntax error at token "("
4_gram_verilog_file_3772.v:2:160-165: syntax error at token "assign"
4_gram_verilog_file_3772.v:2:242-250: syntax error at token "endmodule"

4_gram_verilog_file_3774.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:41-45:; problematic formatter output is
// Seed: 1898387029
`define pp_0 0
`default_nettype `pp_0 `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_3788.v: 4_gram_verilog_file_3788.v:2:168-172: syntax error at token "logic"
4_gram_verilog_file_3788.v:2:268-273: syntax error at token "assign"
4_gram_verilog_file_3788.v:2:303-311: syntax error at token "endmodule"

4_gram_verilog_file_3788.v: 4_gram_verilog_file_3788.v:2:227-231: syntax error at token "logic"
4_gram_verilog_file_3788.v:2:264-269: syntax error at token "assign"
4_gram_verilog_file_3788.v:2:287-295: syntax error at token "endmodule"

4_gram_verilog_file_3806.v: 4_gram_verilog_file_3806.v:2:76-80: syntax error at token "logic"
4_gram_verilog_file_3806.v:2:191-199: syntax error at token "endmodule"

4_gram_verilog_file_3807.v: 4_gram_verilog_file_3807.v:2:57-61: syntax error at token "logic"
4_gram_verilog_file_3807.v:2:688-693: syntax error at token "assign"
4_gram_verilog_file_3807.v:2:711-716: syntax error at token "assign"
4_gram_verilog_file_3807.v:2:761-769: syntax error at token "endmodule"

4_gram_verilog_file_3816.v: 4_gram_verilog_file_3816.v:4:128-132: syntax error at token "logic"
4_gram_verilog_file_3816.v:4:255-263: syntax error at token "endmodule"

4_gram_verilog_file_3820.v: 4_gram_verilog_file_3820.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_3820.v:2:389-397: syntax error at token "endmodule"

4_gram_verilog_file_3824.v: 4_gram_verilog_file_3824.v:2:266-270: syntax error at token "logic"
4_gram_verilog_file_3824.v:2:586-591: syntax error at token "always"
4_gram_verilog_file_3824.v:2:658-659: syntax error at token "<="
4_gram_verilog_file_3824.v:2:672-674: syntax error at token "end"

4_gram_verilog_file_3827.v: 4_gram_verilog_file_3827.v:2:101-105: syntax error at token "logic"
4_gram_verilog_file_3827.v:2:608-616: syntax error at token "endmodule"

4_gram_verilog_file_3838.v: 4_gram_verilog_file_3838.v:3:285-289: syntax error at token "logic"
4_gram_verilog_file_3838.v:3:322-330: syntax error at token "endmodule"

4_gram_verilog_file_3844.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_8" at 7:18-22:; problematic formatter output is
// Seed: 473585668
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1 ps / 1ps
`define pp_9 0
`default_nettype `pp_8
`define pp_10 0
`default_nettype id_4
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    input id_5
);
  reg id_6;
  always @(*) begin
    id_0 <= id_6;
  end
endmodule
<<EOF>>
4_gram_verilog_file_3845.v: 4_gram_verilog_file_3845.v:2:155-159: syntax error at token "logic"
4_gram_verilog_file_3845.v:2:273-281: syntax error at token "endmodule"

4_gram_verilog_file_3845.v: 4_gram_verilog_file_3845.v:2:75-79: syntax error at token "logic"
4_gram_verilog_file_3845.v:2:247-252: syntax error at token "always"
4_gram_verilog_file_3845.v:2:298-300: syntax error at token "end"
4_gram_verilog_file_3845.v:2:335-343: syntax error at token "endmodule"

4_gram_verilog_file_3851.v: 4_gram_verilog_file_3851.v:2:277-281: syntax error at token "logic"
4_gram_verilog_file_3851.v:2:485-493: syntax error at token "endmodule"

4_gram_verilog_file_3872.v: 4_gram_verilog_file_3872.v:2:547-551: syntax error at token "logic"
4_gram_verilog_file_3872.v:2:633-638: syntax error at token "assign"
4_gram_verilog_file_3872.v:2:656-664: syntax error at token "endmodule"

4_gram_verilog_file_3883.v: 4_gram_verilog_file_3883.v:2:93-97: syntax error at token "logic"
4_gram_verilog_file_3883.v:2:301: syntax error at token "("
4_gram_verilog_file_3883.v:2:802-810: syntax error at token "endmodule"

4_gram_verilog_file_3883.v: 4_gram_verilog_file_3883.v:2:218-222: syntax error at token "logic"
4_gram_verilog_file_3883.v:2:567: syntax error at token "("
4_gram_verilog_file_3883.v:2:625-633: syntax error at token "endmodule"

4_gram_verilog_file_3896.v: 4_gram_verilog_file_3896.v:3:376-380: syntax error at token "logic"
4_gram_verilog_file_3896.v:3:531-539: syntax error at token "endmodule"

4_gram_verilog_file_3896.v: 4_gram_verilog_file_3896.v:2:372-376: syntax error at token "logic"
4_gram_verilog_file_3896.v:2:505-510: syntax error at token "assign"
4_gram_verilog_file_3896.v:2:570-578: syntax error at token "endmodule"

4_gram_verilog_file_3896.v: 4_gram_verilog_file_3896.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_3896.v:2:357-362: syntax error at token "assign"
4_gram_verilog_file_3896.v:2:418-426: syntax error at token "endmodule"

4_gram_verilog_file_3913.v: 4_gram_verilog_file_3913.v:2:502-506: syntax error at token "logic"
4_gram_verilog_file_3913.v:2:1322-1327: syntax error at token "assign"
4_gram_verilog_file_3913.v:2:1368-1376: syntax error at token "endmodule"

4_gram_verilog_file_3923.v: 4_gram_verilog_file_3923.v:7:261-265: syntax error at token "logic"
4_gram_verilog_file_3923.v:7:838-843: syntax error at token "assign"
4_gram_verilog_file_3923.v:7:889-897: syntax error at token "endmodule"

4_gram_verilog_file_3970.v: 4_gram_verilog_file_3970.v:3:366-370: syntax error at token "logic"
4_gram_verilog_file_3970.v:3:479: syntax error at token "("
4_gram_verilog_file_3970.v:3:504-512: syntax error at token "endmodule"

4_gram_verilog_file_3971.v: 4_gram_verilog_file_3971.v:2:537-541: syntax error at token "logic"
4_gram_verilog_file_3971.v:2:580-585: syntax error at token "assign"
4_gram_verilog_file_3971.v:2:609-614: syntax error at token "assign"
4_gram_verilog_file_3971.v:2:661: syntax error at token "("
4_gram_verilog_file_3971.v:2:687: syntax error at token "("
4_gram_verilog_file_3971.v:2:861-866: syntax error at token "assign"
4_gram_verilog_file_3971.v:2:916: syntax error at token "("
4_gram_verilog_file_3971.v:2:947-952: syntax error at token "assign"
4_gram_verilog_file_3971.v:2:992-1000: syntax error at token "endmodule"

4_gram_verilog_file_3990.v: 4_gram_verilog_file_3990.v:2:152-156: syntax error at token "logic"
4_gram_verilog_file_3990.v:2:348-353: syntax error at token "always"
4_gram_verilog_file_3990.v:2:464-466: syntax error at token "end"
4_gram_verilog_file_3990.v:2:485-486: syntax error at token "if"
4_gram_verilog_file_3990.v:2:530-532: syntax error at token "end"
4_gram_verilog_file_3990.v:2:647-655: syntax error at token "endmodule"

4_gram_verilog_file_4004.v: 4_gram_verilog_file_4004.v:2:52-56: syntax error at token "logic"
4_gram_verilog_file_4004.v:2:427-435: syntax error at token "endmodule"

4_gram_verilog_file_4007.v: 4_gram_verilog_file_4007.v:3:127-131: syntax error at token "logic"
4_gram_verilog_file_4007.v:3:313: syntax error at token "("
4_gram_verilog_file_4007.v:3:387-392: syntax error at token "assign"
4_gram_verilog_file_4007.v:3:472-477: syntax error at token "assign"
4_gram_verilog_file_4007.v:3:511-519: syntax error at token "endmodule"

4_gram_verilog_file_4046.v: 4_gram_verilog_file_4046.v:2:158-162: syntax error at token "logic"
4_gram_verilog_file_4046.v:2:210-218: syntax error at token "endmodule"

4_gram_verilog_file_4052.v: 4_gram_verilog_file_4052.v:2:688-692: syntax error at token "logic"
4_gram_verilog_file_4052.v:2:899-904: syntax error at token "always"
4_gram_verilog_file_4052.v:2:946-947: syntax error at token "<="
4_gram_verilog_file_4052.v:2:975-977: syntax error at token "end"

4_gram_verilog_file_4052.v: 4_gram_verilog_file_4052.v:3:108-110: syntax error at token "reg"
4_gram_verilog_file_4052.v:3:141-146: syntax error at token "assign"
4_gram_verilog_file_4052.v:3:180-185: syntax error at token "always"
4_gram_verilog_file_4052.v:3:251-256: syntax error at token "assign"
4_gram_verilog_file_4052.v:3:287-294: syntax error at token "generate"
4_gram_verilog_file_4052.v:3:318-328: syntax error at token "endgenerate"

4_gram_verilog_file_4060.v: 4_gram_verilog_file_4060.v:2:198-202: syntax error at token "logic"
4_gram_verilog_file_4060.v:2:318: syntax error at token "("
4_gram_verilog_file_4060.v:2:431-439: syntax error at token "endmodule"

4_gram_verilog_file_4066.v: 4_gram_verilog_file_4066.v:4:75-79: syntax error at token "logic"
4_gram_verilog_file_4066.v:4:122: syntax error at token "("
4_gram_verilog_file_4066.v:4:233-241: syntax error at token "endmodule"

4_gram_verilog_file_4075.v: 4_gram_verilog_file_4075.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_4075.v:2:301-309: syntax error at token "endmodule"

4_gram_verilog_file_4090.v: 4_gram_verilog_file_4090.v:2:77-81: syntax error at token "logic"
4_gram_verilog_file_4090.v:2:167-172: syntax error at token "assign"
4_gram_verilog_file_4090.v:2:199-204: syntax error at token "assign"
4_gram_verilog_file_4090.v:2:234-242: syntax error at token "endmodule"

4_gram_verilog_file_4098.v: 4_gram_verilog_file_4098.v:3:27-31: syntax error at token "`pp_0"
4_gram_verilog_file_4098.v:3:128-134: syntax error at token "endtask"

4_gram_verilog_file_4106.v: 4_gram_verilog_file_4106.v:2:161-165: syntax error at token "logic"
4_gram_verilog_file_4106.v:2:220-225: syntax error at token "assign"
4_gram_verilog_file_4106.v:2:252-260: syntax error at token "endmodule"

4_gram_verilog_file_4116.v: 4_gram_verilog_file_4116.v:2:138-141: syntax error at token "tri0"
4_gram_verilog_file_4116.v:2:179-184: syntax error at token "assign"
4_gram_verilog_file_4116.v:2:231-236: syntax error at token "assign"
4_gram_verilog_file_4116.v:2:307-312: syntax error at token "assign"
4_gram_verilog_file_4116.v:2:350-355: syntax error at token "assign"
4_gram_verilog_file_4116.v:2:377-385: syntax error at token "endmodule"

4_gram_verilog_file_4120.v: 4_gram_verilog_file_4120.v:5:399-403: syntax error at token "logic"
4_gram_verilog_file_4120.v:5:521-526: syntax error at token "assign"
4_gram_verilog_file_4120.v:5:594-602: syntax error at token "endmodule"

4_gram_verilog_file_4159.v: 4_gram_verilog_file_4159.v:2:35-37: syntax error at token "reg"
4_gram_verilog_file_4159.v:2:225-233: syntax error at token "endmodule"

4_gram_verilog_file_4163.v: 4_gram_verilog_file_4163.v:3:494-498: syntax error at token "logic"
4_gram_verilog_file_4163.v:3:597-602: syntax error at token "assign"
4_gram_verilog_file_4163.v:3:631-636: syntax error at token "assign"
4_gram_verilog_file_4163.v:3:661: syntax error at token "("
4_gram_verilog_file_4163.v:3:783: syntax error at token "("
4_gram_verilog_file_4163.v:3:865-873: syntax error at token "endmodule"

4_gram_verilog_file_4165.v: 4_gram_verilog_file_4165.v:2:66-70: syntax error at token "logic"
4_gram_verilog_file_4165.v:2:292: syntax error at token "("
4_gram_verilog_file_4165.v:2:330-338: syntax error at token "endmodule"

4_gram_verilog_file_4169.v: 4_gram_verilog_file_4169.v:2:192-196: syntax error at token "logic"
4_gram_verilog_file_4169.v:2:399-404: syntax error at token "assign"
4_gram_verilog_file_4169.v:2:421-429: syntax error at token "endmodule"

4_gram_verilog_file_4169.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 5:40-44:; problematic formatter output is
// Seed: 509551275
`define pp_0 0
`define pp_1 0
`define pp_2 0
`timescale 1ps / 1 ps `default_nettype `pp_2
<<EOF>>
4_gram_verilog_file_4174.v: 4_gram_verilog_file_4174.v:2:235-239: syntax error at token "logic"
4_gram_verilog_file_4174.v:2:406-411: syntax error at token "assign"
4_gram_verilog_file_4174.v:2:454-462: syntax error at token "endmodule"

4_gram_verilog_file_4185.v: 4_gram_verilog_file_4185.v:2:353-357: syntax error at token "logic"
4_gram_verilog_file_4185.v:2:390-395: syntax error at token "assign"
4_gram_verilog_file_4185.v:2:433: syntax error at token "("
4_gram_verilog_file_4185.v:2:506-511: syntax error at token "assign"
4_gram_verilog_file_4185.v:2:541: syntax error at token "("
4_gram_verilog_file_4185.v:2:686: syntax error at token "("
4_gram_verilog_file_4185.v:2:749-754: syntax error at token "assign"
4_gram_verilog_file_4185.v:2:790-798: syntax error at token "endmodule"

4_gram_verilog_file_4188.v: 4_gram_verilog_file_4188.v:3:132-136: syntax error at token "logic"
4_gram_verilog_file_4188.v:3:418-423: syntax error at token "assign"
4_gram_verilog_file_4188.v:3:446-454: syntax error at token "endmodule"

4_gram_verilog_file_4201.v: 4_gram_verilog_file_4201.v:2:158-162: syntax error at token "logic"
4_gram_verilog_file_4201.v:2:276-281: syntax error at token "assign"
4_gram_verilog_file_4201.v:2:317: syntax error at token "("
4_gram_verilog_file_4201.v:2:382-390: syntax error at token "endmodule"

4_gram_verilog_file_4202.v: 4_gram_verilog_file_4202.v:3:174-178: syntax error at token "logic"
4_gram_verilog_file_4202.v:3:225-230: syntax error at token "assign"
4_gram_verilog_file_4202.v:3:284-292: syntax error at token "endmodule"

4_gram_verilog_file_4240.v: 4_gram_verilog_file_4240.v:2:140-144: syntax error at token "logic"
4_gram_verilog_file_4240.v:2:492-497: syntax error at token "always"
4_gram_verilog_file_4240.v:2:551-553: syntax error at token "end"

4_gram_verilog_file_4260.v: 4_gram_verilog_file_4260.v:2:107-111: syntax error at token "logic"
4_gram_verilog_file_4260.v:2:267: syntax error at token "("
4_gram_verilog_file_4260.v:2:337-345: syntax error at token "endmodule"

4_gram_verilog_file_4260.v: 4_gram_verilog_file_4260.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_4260.v:2:79-84: syntax error at token "assign"
4_gram_verilog_file_4260.v:2:102-110: syntax error at token "endmodule"

4_gram_verilog_file_4265.v: 4_gram_verilog_file_4265.v:2:73-77: syntax error at token "logic"
4_gram_verilog_file_4265.v:2:170-175: syntax error at token "assign"
4_gram_verilog_file_4265.v:2:209-217: syntax error at token "endmodule"

4_gram_verilog_file_4270.v: 4_gram_verilog_file_4270.v:3:262-266: syntax error at token "logic"
4_gram_verilog_file_4270.v:3:282-287: syntax error at token "assign"
4_gram_verilog_file_4270.v:3:379: syntax error at token "("
4_gram_verilog_file_4270.v:3:608-616: syntax error at token "endmodule"

4_gram_verilog_file_4275.v: 4_gram_verilog_file_4275.v:2:213-217: syntax error at token "logic"
4_gram_verilog_file_4275.v:2:859-864: syntax error at token "assign"
4_gram_verilog_file_4275.v:2:901-909: syntax error at token "endmodule"
4_gram_verilog_file_4275.v:2:1117-1125: syntax error at token "endmodule"

4_gram_verilog_file_4288.v: 4_gram_verilog_file_4288.v:3:145-149: syntax error at token "logic"
4_gram_verilog_file_4288.v:3:189-197: syntax error at token "endmodule"

4_gram_verilog_file_4295.v: 4_gram_verilog_file_4295.v:2:61-65: syntax error at token "logic"
4_gram_verilog_file_4295.v:2:215-220: syntax error at token "assign"
4_gram_verilog_file_4295.v:2:257-265: syntax error at token "endmodule"

4_gram_verilog_file_4318.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2700321444
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_4318.v: 4_gram_verilog_file_4318.v:2:185-189: syntax error at token "logic"
4_gram_verilog_file_4318.v:2:323-328: syntax error at token "assign"
4_gram_verilog_file_4318.v:2:382-390: syntax error at token "endmodule"

4_gram_verilog_file_4326.v: 4_gram_verilog_file_4326.v:3:271-275: syntax error at token "logic"
4_gram_verilog_file_4326.v:3:374: syntax error at token "("
4_gram_verilog_file_4326.v:3:392-397: syntax error at token "assign"
4_gram_verilog_file_4326.v:3:423: syntax error at token "("
4_gram_verilog_file_4326.v:3:483: syntax error at token "("
4_gram_verilog_file_4326.v:3:548-556: syntax error at token "endmodule"

4_gram_verilog_file_4327.v: 4_gram_verilog_file_4327.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_4327.v:2:197-202: syntax error at token "assign"
4_gram_verilog_file_4327.v:2:228-236: syntax error at token "endmodule"

4_gram_verilog_file_4336.v: 4_gram_verilog_file_4336.v:2:160-164: syntax error at token "logic"
4_gram_verilog_file_4336.v:2:469-477: syntax error at token "endmodule"

4_gram_verilog_file_4357.v: 4_gram_verilog_file_4357.v:2:132-136: syntax error at token "logic"
4_gram_verilog_file_4357.v:2:457-462: syntax error at token "assign"
4_gram_verilog_file_4357.v:2:481-486: syntax error at token "assign"
4_gram_verilog_file_4357.v:2:537-545: syntax error at token "endmodule"

4_gram_verilog_file_4357.v: 4_gram_verilog_file_4357.v:2:161-165: syntax error at token "logic"
4_gram_verilog_file_4357.v:2:279-284: syntax error at token "assign"
4_gram_verilog_file_4357.v:2:302-310: syntax error at token "endmodule"

4_gram_verilog_file_4357.v: 4_gram_verilog_file_4357.v:2:77-81: syntax error at token "logic"
4_gram_verilog_file_4357.v:2:275-283: syntax error at token "endmodule"

4_gram_verilog_file_4361.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 6:18-22:; problematic formatter output is
// Seed: 249024717
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`default_nettype `pp_1
`define pp_4 0
`timescale 1 ps / 1ps
`define pp_5 0
`default_nettype `pp_4
module module_0;
  assign id_0 = 1;
  type_6(
      id_1, id_2, 1
  );
  assign id_1 = 1;
  logic id_3;
  logic id_4;
  assign id_2 = id_0;
  type_8(
      1, id_2, 1, 1'b0
  );
  logic id_5;
endmodule
<<EOF>>
4_gram_verilog_file_4368.v: 4_gram_verilog_file_4368.v:2:217-221: syntax error at token "logic"
4_gram_verilog_file_4368.v:2:586-591: syntax error at token "assign"
4_gram_verilog_file_4368.v:2:613-621: syntax error at token "endmodule"

4_gram_verilog_file_4379.v: 4_gram_verilog_file_4379.v:2:301-305: syntax error at token "logic"
4_gram_verilog_file_4379.v:2:456: syntax error at token "("
4_gram_verilog_file_4379.v:2:513-518: syntax error at token "assign"
4_gram_verilog_file_4379.v:2:557-562: syntax error at token "assign"
4_gram_verilog_file_4379.v:2:581-589: syntax error at token "endmodule"

4_gram_verilog_file_4389.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1384990440
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_4391.v: 4_gram_verilog_file_4391.v:2:139-143: syntax error at token "logic"
4_gram_verilog_file_4391.v:2:387-392: syntax error at token "assign"
4_gram_verilog_file_4391.v:2:411-416: syntax error at token "assign"
4_gram_verilog_file_4391.v:2:444: syntax error at token "("
4_gram_verilog_file_4391.v:2:492-497: syntax error at token "always"
4_gram_verilog_file_4391.v:2:598-601: syntax error at token "else"
4_gram_verilog_file_4391.v:2:620-622: syntax error at token "end"

4_gram_verilog_file_4412.v: 4_gram_verilog_file_4412.v:2:76-80: syntax error at token "logic"
4_gram_verilog_file_4412.v:2:258-266: syntax error at token "endmodule"

4_gram_verilog_file_4432.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2841481427
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_4453.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3233065521
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_4456.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:40-44:; problematic formatter output is
// Seed: 4282135541
`define pp_0 0
`timescale 1 ps / 1ps `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_4461.v: 4_gram_verilog_file_4461.v:2:70-74: syntax error at token "logic"
4_gram_verilog_file_4461.v:2:228-235: syntax error at token "generate"
4_gram_verilog_file_4461.v:2:279: syntax error at token "("
4_gram_verilog_file_4461.v:2:325-335: syntax error at token "endgenerate"

4_gram_verilog_file_4463.v: 4_gram_verilog_file_4463.v:2:195-199: syntax error at token "logic"
4_gram_verilog_file_4463.v:2:461-466: syntax error at token "assign"
4_gram_verilog_file_4463.v:2:485-490: syntax error at token "assign"
4_gram_verilog_file_4463.v:2:526-534: syntax error at token "endmodule"

4_gram_verilog_file_4466.v: 4_gram_verilog_file_4466.v:2:165-169: syntax error at token "logic"
4_gram_verilog_file_4466.v:2:436-444: syntax error at token "endmodule"

4_gram_verilog_file_4472.v: 4_gram_verilog_file_4472.v:2:235-239: syntax error at token "logic"
4_gram_verilog_file_4472.v:2:465-473: syntax error at token "endmodule"

4_gram_verilog_file_4472.v: 4_gram_verilog_file_4472.v:2:298-304: syntax error at token "integer"

4_gram_verilog_file_4478.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 6:33-37:; problematic formatter output is
// Seed: 2516480629
`define pp_0 0
`default_nettype wire
`define pp_1 0
`define pp_2 0
`endcelldefine `default_nettype `pp_2
<<EOF>>
4_gram_verilog_file_4481.v: 4_gram_verilog_file_4481.v:2:133-137: syntax error at token "logic"
4_gram_verilog_file_4481.v:2:248-253: syntax error at token "assign"
4_gram_verilog_file_4481.v:2:311-316: syntax error at token "always"
4_gram_verilog_file_4481.v:2:432: syntax error at token "#"
4_gram_verilog_file_4481.v:2:441-443: syntax error at token "end"
4_gram_verilog_file_4481.v:2:482-487: syntax error at token "assign"
4_gram_verilog_file_4481.v:2:508-516: syntax error at token "endmodule"

4_gram_verilog_file_4482.v: 4_gram_verilog_file_4482.v:2:193-197: syntax error at token "logic"
4_gram_verilog_file_4482.v:2:390: syntax error at token "("
4_gram_verilog_file_4482.v:2:551: syntax error at token "("
4_gram_verilog_file_4482.v:2:604-609: syntax error at token "assign"
4_gram_verilog_file_4482.v:2:632-640: syntax error at token "endmodule"

4_gram_verilog_file_4491.v: 4_gram_verilog_file_4491.v:2:140-144: syntax error at token "logic"
4_gram_verilog_file_4491.v:2:214-219: syntax error at token "assign"
4_gram_verilog_file_4491.v:2:318-323: syntax error at token "assign"
4_gram_verilog_file_4491.v:2:378-383: syntax error at token "assign"
4_gram_verilog_file_4491.v:2:421-429: syntax error at token "endmodule"

4_gram_verilog_file_4501.v: 4_gram_verilog_file_4501.v:2:124-128: syntax error at token "logic"
4_gram_verilog_file_4501.v:2:327-334: syntax error at token "generate"
4_gram_verilog_file_4501.v:2:363-373: syntax error at token "endgenerate"

4_gram_verilog_file_4507.v: 4_gram_verilog_file_4507.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_4507.v:2:79-84: syntax error at token "assign"
4_gram_verilog_file_4507.v:2:112-120: syntax error at token "endmodule"

4_gram_verilog_file_4515.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 15:18-22:; problematic formatter output is
// Seed: 1810152696
`include ""
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1 ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
`default_nettype wire
`define pp_5 0
`timescale 1ps / 1ps
`define pp_6 0
`define pp_7 0
`define pp_8 0
`default_nettype `pp_0
`define pp_9 0
module module_0;
  logic id_1, id_2, id_3;
endmodule
<<EOF>>
4_gram_verilog_file_4515.v: 4_gram_verilog_file_4515.v:7:74-77: syntax error at token "wand"
4_gram_verilog_file_4515.v:7:131: syntax error at token "("
4_gram_verilog_file_4515.v:7:168-173: syntax error at token "assign"
4_gram_verilog_file_4515.v:7:197-202: syntax error at token "assign"
4_gram_verilog_file_4515.v:7:307-314: syntax error at token "defparam"
4_gram_verilog_file_4515.v:7:341-349: syntax error at token "endmodule"

4_gram_verilog_file_4516.v: 4_gram_verilog_file_4516.v:2:219-223: syntax error at token "logic"
4_gram_verilog_file_4516.v:2:461: syntax error at token "("
4_gram_verilog_file_4516.v:2:556-564: syntax error at token "endmodule"

4_gram_verilog_file_4526.v: 4_gram_verilog_file_4526.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_4526.v:2:111-119: syntax error at token "endmodule"

4_gram_verilog_file_4551.v: 4_gram_verilog_file_4551.v:2:113-117: syntax error at token "logic"
4_gram_verilog_file_4551.v:2:138: syntax error at token "("
4_gram_verilog_file_4551.v:2:168-176: syntax error at token "endmodule"

4_gram_verilog_file_4552.v: 4_gram_verilog_file_4552.v:2:80-84: syntax error at token "logic"
4_gram_verilog_file_4552.v:2:253-258: syntax error at token "assign"
4_gram_verilog_file_4552.v:2:286-294: syntax error at token "endmodule"

4_gram_verilog_file_4558.v: 4_gram_verilog_file_4558.v:2:168-172: syntax error at token "logic"
4_gram_verilog_file_4558.v:2:397-405: syntax error at token "endmodule"

4_gram_verilog_file_4566.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 6:18-22:; problematic formatter output is
// Seed: 4241362242
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`default_nettype `pp_1
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1ps `default_nettype `pp_4
<<EOF>>
4_gram_verilog_file_4576.v: 4_gram_verilog_file_4576.v:11:81-85: syntax error at token "logic"
4_gram_verilog_file_4576.v:11:179-184: syntax error at token "assign"
4_gram_verilog_file_4576.v:11:244: syntax error at token "("
4_gram_verilog_file_4576.v:11:289-294: syntax error at token "always"
4_gram_verilog_file_4576.v:11:366-374: syntax error at token "endmodule"

4_gram_verilog_file_4577.v: 4_gram_verilog_file_4577.v:2:133-137: syntax error at token "logic"
4_gram_verilog_file_4577.v:2:274-279: syntax error at token "assign"
4_gram_verilog_file_4577.v:2:332-337: syntax error at token "assign"
4_gram_verilog_file_4577.v:2:364-369: syntax error at token "assign"
4_gram_verilog_file_4577.v:2:387-395: syntax error at token "endmodule"

4_gram_verilog_file_4578.v: 4_gram_verilog_file_4578.v:2:419-423: syntax error at token "logic"
4_gram_verilog_file_4578.v:2:769-777: syntax error at token "endmodule"

4_gram_verilog_file_4597.v: 4_gram_verilog_file_4597.v:2:272-276: syntax error at token "logic"
4_gram_verilog_file_4597.v:2:420-428: syntax error at token "endmodule"

4_gram_verilog_file_4602.v: 4_gram_verilog_file_4602.v:2:327-331: syntax error at token "logic"
4_gram_verilog_file_4602.v:2:1454-1459: syntax error at token "always"
4_gram_verilog_file_4602.v:2:1521-1522: syntax error at token "<="
4_gram_verilog_file_4602.v:2:1544-1545: syntax error at token "<="
4_gram_verilog_file_4602.v:2:1564-1566: syntax error at token "end"
4_gram_verilog_file_4602.v:2:1631: syntax error at token "("
4_gram_verilog_file_4602.v:2:1719: syntax error at token "("
4_gram_verilog_file_4602.v:2:1752: syntax error at token "("
4_gram_verilog_file_4602.v:2:1822: syntax error at token "("
4_gram_verilog_file_4602.v:2:1971-1976: syntax error at token "assign"
4_gram_verilog_file_4602.v:2:2068-2075: syntax error at token "defparam"
4_gram_verilog_file_4602.v:2:2110-2115: syntax error at token "always"
4_gram_verilog_file_4602.v:2:2164-2166: syntax error at token "end"

4_gram_verilog_file_4603.v: 4_gram_verilog_file_4603.v:3:193-197: syntax error at token "logic"
4_gram_verilog_file_4603.v:3:258: syntax error at token "("
4_gram_verilog_file_4603.v:3:513-518: syntax error at token "assign"
4_gram_verilog_file_4603.v:3:546-554: syntax error at token "endmodule"

4_gram_verilog_file_4603.v: 4_gram_verilog_file_4603.v:2:76-80: syntax error at token "logic"
4_gram_verilog_file_4603.v:2:412-420: syntax error at token "endmodule"

4_gram_verilog_file_4606.v: 4_gram_verilog_file_4606.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_4606.v:2:355-360: syntax error at token "always"
4_gram_verilog_file_4606.v:2:389-397: syntax error at token "endmodule"

4_gram_verilog_file_4608.v: 4_gram_verilog_file_4608.v:2:84-88: syntax error at token "logic"
4_gram_verilog_file_4608.v:2:159-167: syntax error at token "endmodule"

4_gram_verilog_file_4615.v: 4_gram_verilog_file_4615.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_4615.v:2:125: syntax error at token "("
4_gram_verilog_file_4615.v:2:245-253: syntax error at token "endmodule"

4_gram_verilog_file_4618.v: 4_gram_verilog_file_4618.v:2:193-197: syntax error at token "logic"
4_gram_verilog_file_4618.v:2:212-217: syntax error at token "assign"
4_gram_verilog_file_4618.v:2:307-315: syntax error at token "endmodule"

4_gram_verilog_file_4627.v: 4_gram_verilog_file_4627.v:3:36-40: syntax error at token "logic"
4_gram_verilog_file_4627.v:3:117-125: syntax error at token "endmodule"

4_gram_verilog_file_4627.v: 4_gram_verilog_file_4627.v:2:200-204: syntax error at token "logic"
4_gram_verilog_file_4627.v:2:270-278: syntax error at token "endmodule"

4_gram_verilog_file_4631.v: 4_gram_verilog_file_4631.v:3:154-158: syntax error at token "logic"
4_gram_verilog_file_4631.v:3:213: syntax error at token "("
4_gram_verilog_file_4631.v:3:237-245: syntax error at token "endmodule"

4_gram_verilog_file_4654.v: 4_gram_verilog_file_4654.v:3:42-46: syntax error at token "logic"
4_gram_verilog_file_4654.v:3:228-233: syntax error at token "assign"
4_gram_verilog_file_4654.v:3:254-262: syntax error at token "endmodule"

4_gram_verilog_file_4658.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:40-44:; problematic formatter output is
// Seed: 1178854151
`define pp_0 0
`default_nettype wire `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_4660.v: 4_gram_verilog_file_4660.v:2:86-90: syntax error at token "logic"
4_gram_verilog_file_4660.v:2:170-175: syntax error at token "assign"
4_gram_verilog_file_4660.v:2:209-217: syntax error at token "endmodule"

4_gram_verilog_file_4662.v: 4_gram_verilog_file_4662.v:3:172-176: syntax error at token "logic"
4_gram_verilog_file_4662.v:3:382-388: syntax error at token "specify"
4_gram_verilog_file_4662.v:3:515: syntax error at token "("
4_gram_verilog_file_4662.v:3:575-584: syntax error at token "endspecify"

4_gram_verilog_file_4686.v: 4_gram_verilog_file_4686.v:3:242-246: syntax error at token "logic"
4_gram_verilog_file_4686.v:3:679-687: syntax error at token "endmodule"

4_gram_verilog_file_4693.v: 4_gram_verilog_file_4693.v:2:124-128: syntax error at token "logic"
4_gram_verilog_file_4693.v:2:732-737: syntax error at token "assign"
4_gram_verilog_file_4693.v:2:786-794: syntax error at token "endmodule"

4_gram_verilog_file_4693.v: 4_gram_verilog_file_4693.v:2:107-111: syntax error at token "logic"
4_gram_verilog_file_4693.v:2:158-163: syntax error at token "assign"
4_gram_verilog_file_4693.v:2:216-221: syntax error at token "assign"
4_gram_verilog_file_4693.v:2:263-268: syntax error at token "assign"
4_gram_verilog_file_4693.v:2:286-291: syntax error at token "assign"
4_gram_verilog_file_4693.v:2:309-316: syntax error at token "defparam"
4_gram_verilog_file_4693.v:2:382-390: syntax error at token "endmodule"

4_gram_verilog_file_4700.v: 4_gram_verilog_file_4700.v:2:177-181: syntax error at token "logic"
4_gram_verilog_file_4700.v:2:298-303: syntax error at token "always"
4_gram_verilog_file_4700.v:2:375-377: syntax error at token "end"
4_gram_verilog_file_4700.v:2:414-419: syntax error at token "assign"
4_gram_verilog_file_4700.v:2:451-459: syntax error at token "endmodule"

4_gram_verilog_file_4701.v: 4_gram_verilog_file_4701.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_4701.v:2:210-218: syntax error at token "endmodule"

4_gram_verilog_file_4728.v: 4_gram_verilog_file_4728.v:2:123-127: syntax error at token "logic"
4_gram_verilog_file_4728.v:2:464-469: syntax error at token "assign"
4_gram_verilog_file_4728.v:2:499-507: syntax error at token "endmodule"

4_gram_verilog_file_4732.v: 4_gram_verilog_file_4732.v:2:403-407: syntax error at token "logic"
4_gram_verilog_file_4732.v:2:482-487: syntax error at token "assign"
4_gram_verilog_file_4732.v:2:522-530: syntax error at token "endmodule"

4_gram_verilog_file_4759.v: 4_gram_verilog_file_4759.v:2:93-97: syntax error at token "logic"
4_gram_verilog_file_4759.v:2:422-427: syntax error at token "assign"
4_gram_verilog_file_4759.v:2:465: syntax error at token "("
4_gram_verilog_file_4759.v:2:486-494: syntax error at token "endmodule"

4_gram_verilog_file_4762.v: 4_gram_verilog_file_4762.v:3:42-46: syntax error at token "logic"
4_gram_verilog_file_4762.v:3:214-222: syntax error at token "endmodule"

4_gram_verilog_file_4779.v: 4_gram_verilog_file_4779.v:3:82-86: syntax error at token "logic"
4_gram_verilog_file_4779.v:3:180-185: syntax error at token "always"
4_gram_verilog_file_4779.v:3:234-242: syntax error at token "endmodule"

4_gram_verilog_file_4802.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 10:40-44:; problematic formatter output is
// Seed: 2672405998
`resetall `timescale 1 ps / 1ps
`define pp_0 0
`timescale 1ps / 1 ps
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`timescale 1 ps / 1ps `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_4805.v: 4_gram_verilog_file_4805.v:2:224-228: syntax error at token "logic"
4_gram_verilog_file_4805.v:2:535: syntax error at token "("
4_gram_verilog_file_4805.v:2:576-581: syntax error at token "assign"
4_gram_verilog_file_4805.v:2:615-620: syntax error at token "assign"
4_gram_verilog_file_4805.v:2:647-652: syntax error at token "assign"
4_gram_verilog_file_4805.v:2:715-723: syntax error at token "endmodule"

4_gram_verilog_file_4806.v: 4_gram_verilog_file_4806.v:3:37-41: syntax error at token "logic"
4_gram_verilog_file_4806.v:3:177: syntax error at token "("
4_gram_verilog_file_4806.v:3:243-248: syntax error at token "assign"
4_gram_verilog_file_4806.v:3:285-290: syntax error at token "assign"
4_gram_verilog_file_4806.v:3:308-316: syntax error at token "endmodule"

4_gram_verilog_file_4812.v: 4_gram_verilog_file_4812.v:3:80-84: syntax error at token "logic"
4_gram_verilog_file_4812.v:3:123-128: syntax error at token "assign"
4_gram_verilog_file_4812.v:3:158-163: syntax error at token "assign"
4_gram_verilog_file_4812.v:3:250-258: syntax error at token "endmodule"

4_gram_verilog_file_4815.v: 4_gram_verilog_file_4815.v:2:127-131: syntax error at token "logic"
4_gram_verilog_file_4815.v:2:288-293: syntax error at token "assign"
4_gram_verilog_file_4815.v:2:329-334: syntax error at token "assign"
4_gram_verilog_file_4815.v:2:355-363: syntax error at token "endmodule"

4_gram_verilog_file_4823.v: 4_gram_verilog_file_4823.v:3:60-64: syntax error at token "logic"
4_gram_verilog_file_4823.v:3:383-388: syntax error at token "assign"
4_gram_verilog_file_4823.v:3:433: syntax error at token "("
4_gram_verilog_file_4823.v:3:543-551: syntax error at token "endmodule"

4_gram_verilog_file_4825.v: 4_gram_verilog_file_4825.v:3:76-80: syntax error at token "logic"
4_gram_verilog_file_4825.v:3:293-298: syntax error at token "always"
4_gram_verilog_file_4825.v:3:331-336: syntax error at token "assign"
4_gram_verilog_file_4825.v:3:355-360: syntax error at token "always"
4_gram_verilog_file_4825.v:3:440-443: syntax error at token "else"
4_gram_verilog_file_4825.v:3:462-464: syntax error at token "end"
4_gram_verilog_file_4825.v:3:527-535: syntax error at token "endmodule"

4_gram_verilog_file_4838.v: 4_gram_verilog_file_4838.v:2:320-324: syntax error at token "logic"
4_gram_verilog_file_4838.v:2:389-394: syntax error at token "assign"
4_gram_verilog_file_4838.v:2:430: syntax error at token "("
4_gram_verilog_file_4838.v:2:508-516: syntax error at token "endmodule"

4_gram_verilog_file_4847.v: 4_gram_verilog_file_4847.v:2:76-80: syntax error at token "logic"
4_gram_verilog_file_4847.v:2:152-157: syntax error at token "assign"
4_gram_verilog_file_4847.v:2:272-280: syntax error at token "endmodule"

4_gram_verilog_file_4848.v: 4_gram_verilog_file_4848.v:2:160-162: syntax error at token "reg"
4_gram_verilog_file_4848.v:2:303-308: syntax error at token "always"
4_gram_verilog_file_4848.v:2:372-374: syntax error at token "end"
4_gram_verilog_file_4848.v:2:402-403: syntax error at token "<="
4_gram_verilog_file_4848.v:2:415-417: syntax error at token "end"
4_gram_verilog_file_4848.v:2:437-445: syntax error at token "endmodule"

4_gram_verilog_file_4855.v: 4_gram_verilog_file_4855.v:2:262-266: syntax error at token "logic"
4_gram_verilog_file_4855.v:2:813-818: syntax error at token "always"
4_gram_verilog_file_4855.v:2:871-872: syntax error at token "<="
4_gram_verilog_file_4855.v:2:884-886: syntax error at token "end"
4_gram_verilog_file_4855.v:2:906-914: syntax error at token "endmodule"

4_gram_verilog_file_4857.v: 4_gram_verilog_file_4857.v:4:59-63: syntax error at token "logic"
4_gram_verilog_file_4857.v:4:405-410: syntax error at token "always"
4_gram_verilog_file_4857.v:4:428-433: syntax error at token "always"
4_gram_verilog_file_4857.v:4:538-540: syntax error at token "end"
4_gram_verilog_file_4857.v:4:597-605: syntax error at token "endmodule"

4_gram_verilog_file_4859.v: 4_gram_verilog_file_4859.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_4859.v:2:727-735: syntax error at token "endmodule"

4_gram_verilog_file_4861.v: 4_gram_verilog_file_4861.v:6:84-88: syntax error at token "logic"
4_gram_verilog_file_4861.v:6:426-434: syntax error at token "endmodule"
4_gram_verilog_file_4861.v:6:470: syntax error at token "("
4_gram_verilog_file_4861.v:6:528-536: syntax error at token "endmodule"

4_gram_verilog_file_4869.v: 4_gram_verilog_file_4869.v:2:317-321: syntax error at token "logic"
4_gram_verilog_file_4869.v:2:491: syntax error at token "("
4_gram_verilog_file_4869.v:2:608-616: syntax error at token "endmodule"

4_gram_verilog_file_4870.v: 4_gram_verilog_file_4870.v:2:135-139: syntax error at token "logic"
4_gram_verilog_file_4870.v:2:186-191: syntax error at token "always"
4_gram_verilog_file_4870.v:2:268-270: syntax error at token "end"

4_gram_verilog_file_4891.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 8:41-45:; problematic formatter output is
// Seed: 3834888650
`timescale 1ps / 1ps
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps
`define pp_2 0
`define pp_3 0
`default_nettype `pp_0 `default_nettype `pp_1
<<EOF>>
4_gram_verilog_file_4900.v: 4_gram_verilog_file_4900.v:2:51-53: syntax error at token "reg"
4_gram_verilog_file_4900.v:2:614-619: syntax error at token "always"
4_gram_verilog_file_4900.v:2:695-696: syntax error at token "if"
4_gram_verilog_file_4900.v:2:752-755: syntax error at token "else"
4_gram_verilog_file_4900.v:2:792-793: syntax error at token "<="
4_gram_verilog_file_4900.v:2:811-812: syntax error at token "if"
4_gram_verilog_file_4900.v:2:856-859: syntax error at token "else"
4_gram_verilog_file_4900.v:2:884-885: syntax error at token "if"
4_gram_verilog_file_4900.v:2:916-918: syntax error at token "end"

4_gram_verilog_file_4902.v: 4_gram_verilog_file_4902.v:4:156-160: syntax error at token "logic"
4_gram_verilog_file_4902.v:4:308-316: syntax error at token "endmodule"

4_gram_verilog_file_4904.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_24" at 15:18-23:; problematic formatter output is
// Seed: 3889090839
`define pp_23 0
`define pp_24 0
`define pp_25 0
`timescale 1ps / 1 ps
`define pp_26 0
`undef pp_27
`define pp_28 0
`define pp_29 0
`define pp_30 0
`define pp_31 0
`define pp_32 0
`define pp_33 0
`define pp_34 0
`default_nettype `pp_24
`define pp_35 0
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    output logic id_10,
    input logic id_11,
    input id_12,
    output id_13,
    output id_14,
    output id_15,
    input logic id_16,
    output id_17,
    input logic id_18,
    output id_19,
    input id_20,
    input id_21,
    input logic id_22
);
  logic id_23;
  assign id_13 = id_9[1'd0];
  assign id_17 = id_21 == id_8;
endmodule
<<EOF>>
4_gram_verilog_file_4913.v: 4_gram_verilog_file_4913.v:2:84-88: syntax error at token "logic"
4_gram_verilog_file_4913.v:2:199-207: syntax error at token "endmodule"

4_gram_verilog_file_4917.v: 4_gram_verilog_file_4917.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_4917.v:2:168-173: syntax error at token "assign"
4_gram_verilog_file_4917.v:2:223: syntax error at token "("
4_gram_verilog_file_4917.v:2:250-255: syntax error at token "assign"
4_gram_verilog_file_4917.v:2:276-284: syntax error at token "endmodule"

4_gram_verilog_file_4940.v: 4_gram_verilog_file_4940.v:2:179-183: syntax error at token "logic"
4_gram_verilog_file_4940.v:2:256-264: syntax error at token "endmodule"

4_gram_verilog_file_4941.v: 4_gram_verilog_file_4941.v:2:199-203: syntax error at token "logic"
4_gram_verilog_file_4941.v:2:259-264: syntax error at token "assign"
4_gram_verilog_file_4941.v:2:291-299: syntax error at token "endmodule"

4_gram_verilog_file_4945.v: 4_gram_verilog_file_4945.v:2:91-95: syntax error at token "logic"
4_gram_verilog_file_4945.v:2:110-117: syntax error at token "defparam"
4_gram_verilog_file_4945.v:2:202-210: syntax error at token "endmodule"

4_gram_verilog_file_4946.v: 4_gram_verilog_file_4946.v:2:267-271: syntax error at token "logic"
4_gram_verilog_file_4946.v:2:404-412: syntax error at token "endmodule"

4_gram_verilog_file_4947.v: 4_gram_verilog_file_4947.v:2:69-73: syntax error at token "logic"
4_gram_verilog_file_4947.v:2:120-128: syntax error at token "endmodule"

4_gram_verilog_file_4954.v: 4_gram_verilog_file_4954.v:2:122-126: syntax error at token "logic"
4_gram_verilog_file_4954.v:2:261-266: syntax error at token "assign"
4_gram_verilog_file_4954.v:2:311-319: syntax error at token "endmodule"

4_gram_verilog_file_4954.v: 4_gram_verilog_file_4954.v:2:125-129: syntax error at token "logic"
4_gram_verilog_file_4954.v:2:224-232: syntax error at token "endmodule"

4_gram_verilog_file_4963.v: 4_gram_verilog_file_4963.v:2:107-111: syntax error at token "logic"
4_gram_verilog_file_4963.v:2:189-197: syntax error at token "endmodule"

4_gram_verilog_file_4970.v: 4_gram_verilog_file_4970.v:2:126-130: syntax error at token "logic"
4_gram_verilog_file_4970.v:2:184-192: syntax error at token "endmodule"

4_gram_verilog_file_4977.v: 4_gram_verilog_file_4977.v:4:108-112: syntax error at token "logic"
4_gram_verilog_file_4977.v:4:206-214: syntax error at token "endmodule"

4_gram_verilog_file_4980.v: 4_gram_verilog_file_4980.v:2:195-199: syntax error at token "logic"
4_gram_verilog_file_4980.v:2:323-331: syntax error at token "endmodule"

4_gram_verilog_file_4985.v: 4_gram_verilog_file_4985.v:2:381-385: syntax error at token "logic"
4_gram_verilog_file_4985.v:2:442-447: syntax error at token "assign"
4_gram_verilog_file_4985.v:2:469-474: syntax error at token "assign"
4_gram_verilog_file_4985.v:2:505-513: syntax error at token "endmodule"

4_gram_verilog_file_5003.v: 4_gram_verilog_file_5003.v:2:469-473: syntax error at token "logic"
4_gram_verilog_file_5003.v:2:511-516: syntax error at token "always"
4_gram_verilog_file_5003.v:2:588-593: syntax error at token "assign"
4_gram_verilog_file_5003.v:2:612-617: syntax error at token "always"
4_gram_verilog_file_5003.v:2:652-657: syntax error at token "always"
4_gram_verilog_file_5003.v:2:778-783: syntax error at token "always"
4_gram_verilog_file_5003.v:2:882-884: syntax error at token "end"
4_gram_verilog_file_5003.v:2:926-928: syntax error at token "end"
4_gram_verilog_file_5003.v:2:999-1002: syntax error at token "else"
4_gram_verilog_file_5003.v:2:1021-1023: syntax error at token "end"
4_gram_verilog_file_5003.v:2:1043-1048: syntax error at token "assign"
4_gram_verilog_file_5003.v:2:1081: syntax error at token "("
4_gram_verilog_file_5003.v:2:1103-1108: syntax error at token "assign"
4_gram_verilog_file_5003.v:2:1170: syntax error at token "("
4_gram_verilog_file_5003.v:2:1203-1211: syntax error at token "endmodule"

4_gram_verilog_file_5009.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:18-22:; problematic formatter output is
// Seed: 2104004034
`define pp_0 0
`define pp_1 0
`default_nettype `pp_1
`define pp_2 0
`define pp_3 0
`define pp_4 0
`timescale 1ps / 1ps
parameter `pp_1 = {`pp_0[`pp_2[1]], `pp_3};
`timescale 1ps / 1ps
`define pp_5 0
<<EOF>>
4_gram_verilog_file_5010.v: 4_gram_verilog_file_5010.v:2:214-218: syntax error at token "logic"
4_gram_verilog_file_5010.v:3:21-29: syntax error at token "endmodule"

4_gram_verilog_file_5019.v: 4_gram_verilog_file_5019.v:2:159-163: syntax error at token "logic"
4_gram_verilog_file_5019.v:2:324-332: syntax error at token "endmodule"

4_gram_verilog_file_5020.v: 4_gram_verilog_file_5020.v:3:164-168: syntax error at token "logic"
4_gram_verilog_file_5020.v:3:290-295: syntax error at token "assign"
4_gram_verilog_file_5020.v:3:410-415: syntax error at token "assign"
4_gram_verilog_file_5020.v:3:437-445: syntax error at token "endmodule"

4_gram_verilog_file_5026.v: 4_gram_verilog_file_5026.v:4:477-481: syntax error at token "logic"
4_gram_verilog_file_5026.v:4:654-661: syntax error at token "generate"
4_gram_verilog_file_5026.v:4:716-726: syntax error at token "endgenerate"

4_gram_verilog_file_5026.v: 4_gram_verilog_file_5026.v:4:76-80: syntax error at token "logic"
4_gram_verilog_file_5026.v:4:232-237: syntax error at token "assign"
4_gram_verilog_file_5026.v:4:267-275: syntax error at token "endmodule"

4_gram_verilog_file_5028.v: 4_gram_verilog_file_5028.v:2:103-106: syntax error at token "wand"
4_gram_verilog_file_5028.v:2:177-182: syntax error at token "assign"
4_gram_verilog_file_5028.v:2:230-235: syntax error at token "always"
4_gram_verilog_file_5028.v:2:297-299: syntax error at token "end"
4_gram_verilog_file_5028.v:2:318-323: syntax error at token "assign"
4_gram_verilog_file_5028.v:2:362-370: syntax error at token "endmodule"

4_gram_verilog_file_5033.v: 4_gram_verilog_file_5033.v:2:104-108: syntax error at token "logic"
4_gram_verilog_file_5033.v:2:155-163: syntax error at token "endmodule"

4_gram_verilog_file_5046.v: 4_gram_verilog_file_5046.v:2:59-63: syntax error at token "logic"
4_gram_verilog_file_5046.v:2:338-343: syntax error at token "assign"
4_gram_verilog_file_5046.v:2:404-412: syntax error at token "endmodule"

4_gram_verilog_file_5051.v: 4_gram_verilog_file_5051.v:4:151-155: syntax error at token "logic"
4_gram_verilog_file_5051.v:4:193-198: syntax error at token "assign"
4_gram_verilog_file_5051.v:4:249: syntax error at token "("
4_gram_verilog_file_5051.v:4:270-275: syntax error at token "assign"
4_gram_verilog_file_5051.v:4:325: syntax error at token "("
4_gram_verilog_file_5051.v:4:368-373: syntax error at token "always"
4_gram_verilog_file_5051.v:4:438-440: syntax error at token "end"

4_gram_verilog_file_5055.v: 4_gram_verilog_file_5055.v:2:638-642: syntax error at token "logic"
4_gram_verilog_file_5055.v:2:923-931: syntax error at token "endmodule"

4_gram_verilog_file_5066.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2817224730
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_5067.v: 4_gram_verilog_file_5067.v:2:219-223: syntax error at token "logic"
4_gram_verilog_file_5067.v:2:332-337: syntax error at token "assign"
4_gram_verilog_file_5067.v:2:389-397: syntax error at token "endmodule"

4_gram_verilog_file_5075.v: 4_gram_verilog_file_5075.v:2:181-185: syntax error at token "logic"
4_gram_verilog_file_5075.v:2:589-597: syntax error at token "endmodule"

4_gram_verilog_file_5076.v: 4_gram_verilog_file_5076.v:2:74-78: syntax error at token "logic"
4_gram_verilog_file_5076.v:2:166-171: syntax error at token "assign"
4_gram_verilog_file_5076.v:2:195-203: syntax error at token "endmodule"

4_gram_verilog_file_5085.v: 4_gram_verilog_file_5085.v:5:77-81: syntax error at token "logic"
4_gram_verilog_file_5085.v:5:232-240: syntax error at token "endmodule"

4_gram_verilog_file_5088.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:39-43:; problematic formatter output is
// Seed: 3555446630
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_5095.v: 4_gram_verilog_file_5095.v:3:36-40: syntax error at token "logic"
4_gram_verilog_file_5095.v:3:354-362: syntax error at token "endmodule"
4_gram_verilog_file_5095.v:3:392: syntax error at token "("
4_gram_verilog_file_5095.v:3:425-430: syntax error at token "assign"
4_gram_verilog_file_5095.v:3:455: syntax error at token "("
4_gram_verilog_file_5095.v:3:493: syntax error at token "("
4_gram_verilog_file_5095.v:3:589-597: syntax error at token "endmodule"

4_gram_verilog_file_5103.v: 4_gram_verilog_file_5103.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_5103.v:2:95-100: syntax error at token "assign"
4_gram_verilog_file_5103.v:2:117-125: syntax error at token "endmodule"

4_gram_verilog_file_5103.v: 4_gram_verilog_file_5103.v:2:107-111: syntax error at token "logic"
4_gram_verilog_file_5103.v:2:397-402: syntax error at token "assign"
4_gram_verilog_file_5103.v:2:423-431: syntax error at token "endmodule"

4_gram_verilog_file_5104.v: 4_gram_verilog_file_5104.v:2:68-72: syntax error at token "logic"
4_gram_verilog_file_5104.v:2:233-241: syntax error at token "endmodule"

4_gram_verilog_file_5108.v: 4_gram_verilog_file_5108.v:2:460-464: syntax error at token "logic"
4_gram_verilog_file_5108.v:2:577: syntax error at token "("
4_gram_verilog_file_5108.v:2:602-607: syntax error at token "assign"
4_gram_verilog_file_5108.v:2:643-651: syntax error at token "endmodule"

4_gram_verilog_file_5121.v: 4_gram_verilog_file_5121.v:2:298-302: syntax error at token "logic"
4_gram_verilog_file_5121.v:2:435-440: syntax error at token "assign"
4_gram_verilog_file_5121.v:2:462-470: syntax error at token "endmodule"

4_gram_verilog_file_5144.v: 4_gram_verilog_file_5144.v:3:74-78: syntax error at token "logic"
4_gram_verilog_file_5144.v:3:330-335: syntax error at token "assign"
4_gram_verilog_file_5144.v:3:396-401: syntax error at token "assign"
4_gram_verilog_file_5144.v:3:422-430: syntax error at token "endmodule"

4_gram_verilog_file_5172.v: 4_gram_verilog_file_5172.v:2:452-456: syntax error at token "logic"
4_gram_verilog_file_5172.v:2:758-766: syntax error at token "endmodule"

4_gram_verilog_file_5172.v: 4_gram_verilog_file_5172.v:2:273-275: syntax error at token "reg"
4_gram_verilog_file_5172.v:2:333-338: syntax error at token "always"
4_gram_verilog_file_5172.v:2:402-404: syntax error at token "end"
4_gram_verilog_file_5172.v:2:444-452: syntax error at token "endmodule"

4_gram_verilog_file_5177.v: 4_gram_verilog_file_5177.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_5177.v:2:243-248: syntax error at token "assign"
4_gram_verilog_file_5177.v:2:269-277: syntax error at token "endmodule"

4_gram_verilog_file_5198.v: 4_gram_verilog_file_5198.v:2:59-63: syntax error at token "logic"
4_gram_verilog_file_5198.v:2:196: syntax error at token "("
4_gram_verilog_file_5198.v:2:409-417: syntax error at token "endmodule"

4_gram_verilog_file_5205.v: 4_gram_verilog_file_5205.v:9:107-111: syntax error at token "logic"
4_gram_verilog_file_5205.v:9:143-148: syntax error at token "assign"
4_gram_verilog_file_5205.v:9:169-174: syntax error at token "assign"
4_gram_verilog_file_5205.v:9:198-203: syntax error at token "assign"
4_gram_verilog_file_5205.v:9:224-232: syntax error at token "endmodule"

4_gram_verilog_file_5209.v: 4_gram_verilog_file_5209.v:2:292-296: syntax error at token "logic"
4_gram_verilog_file_5209.v:2:506-511: syntax error at token "assign"
4_gram_verilog_file_5209.v:2:551-556: syntax error at token "assign"
4_gram_verilog_file_5209.v:2:607: syntax error at token "("
4_gram_verilog_file_5209.v:2:936-944: syntax error at token "endmodule"

4_gram_verilog_file_5209.v: 4_gram_verilog_file_5209.v:2:235-239: syntax error at token "logic"

4_gram_verilog_file_5211.v: 4_gram_verilog_file_5211.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_5211.v:2:127-135: syntax error at token "endmodule"

4_gram_verilog_file_5211.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:28-32:; problematic formatter output is
// Seed: 596684028
`define pp_0 0
`resetall `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_5215.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 4255196358
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_5221.v: 4_gram_verilog_file_5221.v:4:233-237: syntax error at token "logic"
4_gram_verilog_file_5221.v:4:277-282: syntax error at token "assign"
4_gram_verilog_file_5221.v:4:327: syntax error at token "("
4_gram_verilog_file_5221.v:4:487: syntax error at token "("
4_gram_verilog_file_5221.v:4:518-523: syntax error at token "assign"
4_gram_verilog_file_5221.v:4:573-581: syntax error at token "endmodule"

4_gram_verilog_file_5227.v: 4_gram_verilog_file_5227.v:2:95-99: syntax error at token "logic"
4_gram_verilog_file_5227.v:2:130-138: syntax error at token "endmodule"

4_gram_verilog_file_5234.v: 4_gram_verilog_file_5234.v:2:280-284: syntax error at token "logic"
4_gram_verilog_file_5234.v:2:300-305: syntax error at token "always"
4_gram_verilog_file_5234.v:2:370: syntax error at token "("
4_gram_verilog_file_5234.v:2:547-554: syntax error at token "defparam"
4_gram_verilog_file_5234.v:2:604-609: syntax error at token "assign"
4_gram_verilog_file_5234.v:2:631-636: syntax error at token "assign"
4_gram_verilog_file_5234.v:2:655-663: syntax error at token "endmodule"

4_gram_verilog_file_5235.v: 4_gram_verilog_file_5235.v:2:413-417: syntax error at token "logic"
4_gram_verilog_file_5235.v:2:535-543: syntax error at token "endmodule"

4_gram_verilog_file_5238.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1499766969
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_5239.v: 4_gram_verilog_file_5239.v:3:85-89: syntax error at token "logic"
4_gram_verilog_file_5239.v:3:224-229: syntax error at token "assign"
4_gram_verilog_file_5239.v:3:264-269: syntax error at token "always"
4_gram_verilog_file_5239.v:3:308-310: syntax error at token "end"

4_gram_verilog_file_5248.v: 4_gram_verilog_file_5248.v:2:58-62: syntax error at token "logic"
4_gram_verilog_file_5248.v:2:224-232: syntax error at token "endmodule"

4_gram_verilog_file_5262.v: 4_gram_verilog_file_5262.v:2:249-253: syntax error at token "logic"
4_gram_verilog_file_5262.v:2:353-361: syntax error at token "endmodule"

4_gram_verilog_file_5264.v: 4_gram_verilog_file_5264.v:2:276-280: syntax error at token "logic"
4_gram_verilog_file_5264.v:2:296-303: syntax error at token "defparam"
4_gram_verilog_file_5264.v:2:344-352: syntax error at token "endmodule"

4_gram_verilog_file_5282.v: 4_gram_verilog_file_5282.v:2:69-73: syntax error at token "logic"
4_gram_verilog_file_5282.v:2:195-203: syntax error at token "endmodule"

4_gram_verilog_file_5288.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_7" at 10:39-43:; problematic formatter output is
// Seed: 3895863668
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1ps
`define pp_6 0
`default_nettype wire
`define pp_7 0
`timescale 1ps / 1ps
`define pp_8 0
`timescale 1ps / 1ps `default_nettype `pp_7
`define pp_9 0
`define pp_10 0
`define pp_11 0
`default_nettype `pp_9 `endcelldefine
`define pp_12 0
parameter `pp_9 = `pp_7;
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = (1) !== 1'b0;
  assign id_4 = id_2;
  assign id_1 = id_3;
  logic id_4;
  logic id_5;
endmodule
<<EOF>>
4_gram_verilog_file_5294.v: 4_gram_verilog_file_5294.v:2:154-158: syntax error at token "logic"
4_gram_verilog_file_5294.v:2:420-425: syntax error at token "assign"
4_gram_verilog_file_5294.v:2:446-454: syntax error at token "endmodule"

4_gram_verilog_file_5301.v: 4_gram_verilog_file_5301.v:2:327-331: syntax error at token "logic"
4_gram_verilog_file_5301.v:2:453-458: syntax error at token "assign"
4_gram_verilog_file_5301.v:2:494-502: syntax error at token "endmodule"

4_gram_verilog_file_5301.v: 4_gram_verilog_file_5301.v:2:90-94: syntax error at token "logic"
4_gram_verilog_file_5301.v:2:369: syntax error at token "("
4_gram_verilog_file_5301.v:2:394-402: syntax error at token "endmodule"

4_gram_verilog_file_5322.v: 4_gram_verilog_file_5322.v:3:139-143: syntax error at token "logic"
4_gram_verilog_file_5322.v:3:171: syntax error at token "("
4_gram_verilog_file_5322.v:3:349-357: syntax error at token "endmodule"

4_gram_verilog_file_5328.v: 4_gram_verilog_file_5328.v:2:93-97: syntax error at token "logic"
4_gram_verilog_file_5328.v:2:112-117: syntax error at token "assign"
4_gram_verilog_file_5328.v:2:135-143: syntax error at token "endmodule"

4_gram_verilog_file_5331.v: 4_gram_verilog_file_5331.v:2:73-77: syntax error at token "logic"
4_gram_verilog_file_5331.v:2:644-652: syntax error at token "endmodule"

4_gram_verilog_file_5332.v: 4_gram_verilog_file_5332.v:2:108-112: syntax error at token "logic"
4_gram_verilog_file_5332.v:2:372-377: syntax error at token "assign"
4_gram_verilog_file_5332.v:2:396-401: syntax error at token "assign"
4_gram_verilog_file_5332.v:2:440-448: syntax error at token "endmodule"

4_gram_verilog_file_5338.v: 4_gram_verilog_file_5338.v:2:46-48: syntax error at token "reg"
4_gram_verilog_file_5338.v:2:79-84: syntax error at token "always"
4_gram_verilog_file_5338.v:2:172-174: syntax error at token "end"

4_gram_verilog_file_5343.v: 4_gram_verilog_file_5343.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_5343.v:2:251-256: syntax error at token "assign"
4_gram_verilog_file_5343.v:2:311-317: syntax error at token "specify"
4_gram_verilog_file_5343.v:2:427-436: syntax error at token "endspecify"

4_gram_verilog_file_5349.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 8:39-43:; problematic formatter output is
// Seed: 147227981
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`timescale 1 ps / 1ps
`define pp_4 0
`timescale 1ps / 1ps `default_nettype `pp_1
<<EOF>>
4_gram_verilog_file_5352.v: 4_gram_verilog_file_5352.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_5352.v:2:632-637: syntax error at token "always"
4_gram_verilog_file_5352.v:2:713-718: syntax error at token "assign"
4_gram_verilog_file_5352.v:2:737-745: syntax error at token "endmodule"

4_gram_verilog_file_5356.v: 4_gram_verilog_file_5356.v:2:342-346: syntax error at token "logic"
4_gram_verilog_file_5356.v:2:701-708: syntax error at token "defparam"
4_gram_verilog_file_5356.v:2:750: syntax error at token "("
4_gram_verilog_file_5356.v:2:800-805: syntax error at token "always"
4_gram_verilog_file_5356.v:2:921-923: syntax error at token "end"

4_gram_verilog_file_5360.v: 4_gram_verilog_file_5360.v:2:52-56: syntax error at token "logic"
4_gram_verilog_file_5360.v:2:94-99: syntax error at token "assign"
4_gram_verilog_file_5360.v:2:117-122: syntax error at token "assign"
4_gram_verilog_file_5360.v:2:146: syntax error at token "("
4_gram_verilog_file_5360.v:2:170-175: syntax error at token "assign"
4_gram_verilog_file_5360.v:2:193-198: syntax error at token "assign"
4_gram_verilog_file_5360.v:2:244-252: syntax error at token "endmodule"

4_gram_verilog_file_5361.v: 4_gram_verilog_file_5361.v:2:521-525: syntax error at token "logic"
4_gram_verilog_file_5361.v:2:548: syntax error at token "("
4_gram_verilog_file_5361.v:2:616-624: syntax error at token "endmodule"

4_gram_verilog_file_5365.v: 4_gram_verilog_file_5365.v:3:90-94: syntax error at token "logic"
4_gram_verilog_file_5365.v:3:163-168: syntax error at token "always"
4_gram_verilog_file_5365.v:3:217-219: syntax error at token "end"
4_gram_verilog_file_5365.v:3:253-261: syntax error at token "endmodule"

4_gram_verilog_file_5367.v: 4_gram_verilog_file_5367.v:2:58-62: syntax error at token "logic"
4_gram_verilog_file_5367.v:2:297-305: syntax error at token "endmodule"

4_gram_verilog_file_5380.v: 4_gram_verilog_file_5380.v:15:13-18: syntax error at token "`pp_15"
4_gram_verilog_file_5380.v:15:49-54: syntax error at token "output"
4_gram_verilog_file_5380.v:15:67-71: syntax error at token "input"
4_gram_verilog_file_5380.v:15:154-158: syntax error at token "table"
4_gram_verilog_file_5380.v:15:182: syntax error at token "?"
4_gram_verilog_file_5380.v:15:203: syntax error at token "*"
4_gram_verilog_file_5380.v:15:224-231: syntax error at token "endtable"
4_gram_verilog_file_5380.v:15:297-301: syntax error at token "inout"
4_gram_verilog_file_5380.v:15:310-314: syntax error at token "inout"
4_gram_verilog_file_5380.v:15:323-327: syntax error at token "inout"
4_gram_verilog_file_5380.v:15:353-361: syntax error at token "endmodule"

4_gram_verilog_file_5381.v: 4_gram_verilog_file_5381.v:2:288-292: syntax error at token "logic"
4_gram_verilog_file_5381.v:2:415: syntax error at token "("
4_gram_verilog_file_5381.v:2:437-445: syntax error at token "endmodule"

4_gram_verilog_file_5386.v: 4_gram_verilog_file_5386.v:2:75-79: syntax error at token "logic"
4_gram_verilog_file_5386.v:2:458-463: syntax error at token "assign"
4_gram_verilog_file_5386.v:2:481-488: syntax error at token "generate"
4_gram_verilog_file_5386.v:2:508-518: syntax error at token "endgenerate"
4_gram_verilog_file_5386.v:2:569-574: syntax error at token "assign"
4_gram_verilog_file_5386.v:2:604: syntax error at token "("
4_gram_verilog_file_5386.v:2:683-691: syntax error at token "endmodule"

4_gram_verilog_file_5399.v: 4_gram_verilog_file_5399.v:2:210-214: syntax error at token "logic"
4_gram_verilog_file_5399.v:2:271-276: syntax error at token "assign"
4_gram_verilog_file_5399.v:2:297-302: syntax error at token "assign"
4_gram_verilog_file_5399.v:2:357: syntax error at token "("
4_gram_verilog_file_5399.v:2:384-392: syntax error at token "endmodule"

4_gram_verilog_file_5432.v: 4_gram_verilog_file_5432.v:2:148-152: syntax error at token "logic"
4_gram_verilog_file_5432.v:2:566: syntax error at token "("
4_gram_verilog_file_5432.v:2:600-605: syntax error at token "assign"
4_gram_verilog_file_5432.v:2:650-655: syntax error at token "assign"
4_gram_verilog_file_5432.v:2:695-700: syntax error at token "assign"
4_gram_verilog_file_5432.v:2:771: syntax error at token "("
4_gram_verilog_file_5432.v:2:806-814: syntax error at token "endmodule"

4_gram_verilog_file_5433.v: 4_gram_verilog_file_5433.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_5433.v:2:95-100: syntax error at token "assign"
4_gram_verilog_file_5433.v:2:130-138: syntax error at token "endmodule"

4_gram_verilog_file_5439.v: 4_gram_verilog_file_5439.v:2:131-135: syntax error at token "logic"
4_gram_verilog_file_5439.v:2:218: syntax error at token "("
4_gram_verilog_file_5439.v:2:279-287: syntax error at token "endmodule"

4_gram_verilog_file_5441.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 3:18-22:; problematic formatter output is
// Seed: 61529462
`define pp_4 0
`default_nettype `pp_4
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  inout id_1;
  assign id_4 = id_1;
endmodule
<<EOF>>
4_gram_verilog_file_5444.v: 4_gram_verilog_file_5444.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_5444.v:2:254-259: syntax error at token "assign"
4_gram_verilog_file_5444.v:2:290: syntax error at token "("
4_gram_verilog_file_5444.v:2:311-319: syntax error at token "endmodule"

4_gram_verilog_file_5451.v: 4_gram_verilog_file_5451.v:2:432-436: syntax error at token "logic"
4_gram_verilog_file_5451.v:2:619-626: syntax error at token "defparam"
4_gram_verilog_file_5451.v:2:676-684: syntax error at token "endmodule"

4_gram_verilog_file_5467.v: 4_gram_verilog_file_5467.v:2:61-65: syntax error at token "logic"
4_gram_verilog_file_5467.v:2:245: syntax error at token "("
4_gram_verilog_file_5467.v:2:444-452: syntax error at token "endmodule"

4_gram_verilog_file_5477.v: 4_gram_verilog_file_5477.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_5477.v:2:589: syntax error at token "("
4_gram_verilog_file_5477.v:2:678-683: syntax error at token "always"
4_gram_verilog_file_5477.v:2:743-745: syntax error at token "end"
4_gram_verilog_file_5477.v:2:775-780: syntax error at token "assign"
4_gram_verilog_file_5477.v:2:822: syntax error at token "("
4_gram_verilog_file_5477.v:2:1164: syntax error at token "("
4_gram_verilog_file_5477.v:2:1234: syntax error at token "("
4_gram_verilog_file_5477.v:2:1289-1297: syntax error at token "endmodule"

4_gram_verilog_file_5481.v: 4_gram_verilog_file_5481.v:2:301-305: syntax error at token "logic"
4_gram_verilog_file_5481.v:2:371-376: syntax error at token "assign"
4_gram_verilog_file_5481.v:2:400-408: syntax error at token "endmodule"

4_gram_verilog_file_5482.v: 4_gram_verilog_file_5482.v:2:240-244: syntax error at token "logic"
4_gram_verilog_file_5482.v:2:385-393: syntax error at token "endmodule"

4_gram_verilog_file_5501.v: 4_gram_verilog_file_5501.v:2:156-160: syntax error at token "logic"
4_gram_verilog_file_5501.v:2:228: syntax error at token "("
4_gram_verilog_file_5501.v:2:277-285: syntax error at token "endmodule"

4_gram_verilog_file_5501.v: 4_gram_verilog_file_5501.v:2:92-96: syntax error at token "logic"
4_gram_verilog_file_5501.v:2:195: syntax error at token "("
4_gram_verilog_file_5501.v:2:569-577: syntax error at token "endmodule"

4_gram_verilog_file_5502.v: 4_gram_verilog_file_5502.v:2:155-159: syntax error at token "logic"
4_gram_verilog_file_5502.v:2:430-435: syntax error at token "always"
4_gram_verilog_file_5502.v:2:453-458: syntax error at token "assign"
4_gram_verilog_file_5502.v:2:480-485: syntax error at token "assign"
4_gram_verilog_file_5502.v:2:519-527: syntax error at token "endmodule"

4_gram_verilog_file_5510.v: 4_gram_verilog_file_5510.v:2:391-395: syntax error at token "logic"
4_gram_verilog_file_5510.v:2:661-666: syntax error at token "assign"
4_gram_verilog_file_5510.v:2:696: syntax error at token "("
4_gram_verilog_file_5510.v:2:729-737: syntax error at token "endmodule"

4_gram_verilog_file_5539.v: 4_gram_verilog_file_5539.v:2:201-205: syntax error at token "logic"
4_gram_verilog_file_5539.v:2:493-498: syntax error at token "assign"
4_gram_verilog_file_5539.v:2:534-542: syntax error at token "endmodule"

4_gram_verilog_file_5543.v: 4_gram_verilog_file_5543.v:3:36-40: syntax error at token "logic"
4_gram_verilog_file_5543.v:3:345-353: syntax error at token "endmodule"

4_gram_verilog_file_5556.v: 4_gram_verilog_file_5556.v:4:35-38: syntax error at token "real"
4_gram_verilog_file_5556.v:4:109: syntax error at token "("
4_gram_verilog_file_5556.v:4:248-256: syntax error at token "endmodule"

4_gram_verilog_file_5558.v: 4_gram_verilog_file_5558.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_5558.v:2:94-99: syntax error at token "genvar"
4_gram_verilog_file_5558.v:2:111-119: syntax error at token "endmodule"

4_gram_verilog_file_5585.v: 4_gram_verilog_file_5585.v:2:169-173: syntax error at token "logic"
4_gram_verilog_file_5585.v:2:290: syntax error at token "("
4_gram_verilog_file_5585.v:2:314: syntax error at token "("
4_gram_verilog_file_5585.v:2:425-430: syntax error at token "assign"
4_gram_verilog_file_5585.v:2:517-522: syntax error at token "assign"
4_gram_verilog_file_5585.v:2:545-550: syntax error at token "assign"
4_gram_verilog_file_5585.v:2:586-594: syntax error at token "endmodule"
4_gram_verilog_file_5585.v:2:994-999: syntax error at token "always"
4_gram_verilog_file_5585.v:2:1054-1056: syntax error at token "end"

4_gram_verilog_file_5597.v: 4_gram_verilog_file_5597.v:2:76-80: syntax error at token "logic"
4_gram_verilog_file_5597.v:2:506: syntax error at token "#"
4_gram_verilog_file_5597.v:2:535-540: syntax error at token "assign"
4_gram_verilog_file_5597.v:2:590-598: syntax error at token "endmodule"

4_gram_verilog_file_5601.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2215719934
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_5628.v: 4_gram_verilog_file_5628.v:2:73-76: syntax error at token "real"
4_gram_verilog_file_5628.v:2:177-182: syntax error at token "always"
4_gram_verilog_file_5628.v:2:237-240: syntax error at token "else"
4_gram_verilog_file_5628.v:2:284-292: syntax error at token "endmodule"

4_gram_verilog_file_5639.v: 4_gram_verilog_file_5639.v:2:133-137: syntax error at token "logic"
4_gram_verilog_file_5639.v:2:523-528: syntax error at token "assign"
4_gram_verilog_file_5639.v:2:547-555: syntax error at token "endmodule"
4_gram_verilog_file_5639.v:2:598-603: syntax error at token "output"
4_gram_verilog_file_5639.v:2:612-616: syntax error at token "input"
4_gram_verilog_file_5639.v:2:643-648: syntax error at token "assign"
4_gram_verilog_file_5639.v:2:685: syntax error at token "("
4_gram_verilog_file_5639.v:2:713-718: syntax error at token "assign"
4_gram_verilog_file_5639.v:2:740-745: syntax error at token "assign"
4_gram_verilog_file_5639.v:2:812-820: syntax error at token "endmodule"

4_gram_verilog_file_5640.v: 4_gram_verilog_file_5640.v:2:101-105: syntax error at token "logic"
4_gram_verilog_file_5640.v:2:136-144: syntax error at token "endmodule"

4_gram_verilog_file_5655.v: 4_gram_verilog_file_5655.v:3:109-113: syntax error at token "logic"
4_gram_verilog_file_5655.v:3:190: syntax error at token "("
4_gram_verilog_file_5655.v:3:220-228: syntax error at token "endmodule"

4_gram_verilog_file_5672.v: 4_gram_verilog_file_5672.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_5672.v:2:245-250: syntax error at token "assign"
4_gram_verilog_file_5672.v:2:292-300: syntax error at token "endmodule"

4_gram_verilog_file_5683.v: 4_gram_verilog_file_5683.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_5683.v:2:136-144: syntax error at token "endmodule"

4_gram_verilog_file_5684.v: 4_gram_verilog_file_5684.v:2:132-136: syntax error at token "logic"
4_gram_verilog_file_5684.v:2:306-314: syntax error at token "endmodule"

4_gram_verilog_file_5696.v: 4_gram_verilog_file_5696.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_5696.v:2:113-121: syntax error at token "endmodule"

4_gram_verilog_file_5726.v: 4_gram_verilog_file_5726.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_5726.v:2:246: syntax error at token "("
4_gram_verilog_file_5726.v:2:329-337: syntax error at token "endmodule"

4_gram_verilog_file_5744.v: 4_gram_verilog_file_5744.v:2:148-152: syntax error at token "logic"
4_gram_verilog_file_5744.v:2:167-175: syntax error at token "endmodule"

4_gram_verilog_file_5757.v: 4_gram_verilog_file_5757.v:2:160-164: syntax error at token "logic"
4_gram_verilog_file_5757.v:2:179-184: syntax error at token "assign"
4_gram_verilog_file_5757.v:2:217-222: syntax error at token "always"
4_gram_verilog_file_5757.v:2:261-266: syntax error at token "assign"
4_gram_verilog_file_5757.v:2:287-295: syntax error at token "endmodule"

4_gram_verilog_file_5757.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:18-22:; problematic formatter output is
// Seed: 3298603058
`timescale 1ps / 1 ps
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_5759.v: 4_gram_verilog_file_5759.v:2:324-328: syntax error at token "logic"
4_gram_verilog_file_5759.v:2:423: syntax error at token "("
4_gram_verilog_file_5759.v:2:445-453: syntax error at token "endmodule"

4_gram_verilog_file_5777.v: 4_gram_verilog_file_5777.v:2:73-77: syntax error at token "logic"
4_gram_verilog_file_5777.v:2:904-909: syntax error at token "assign"
4_gram_verilog_file_5777.v:2:931-936: syntax error at token "always"
4_gram_verilog_file_5777.v:2:987-989: syntax error at token "end"

4_gram_verilog_file_5787.v: 4_gram_verilog_file_5787.v:2:164-168: syntax error at token "logic"
4_gram_verilog_file_5787.v:2:402-407: syntax error at token "assign"
4_gram_verilog_file_5787.v:2:426-434: syntax error at token "endmodule"

4_gram_verilog_file_5792.v: 4_gram_verilog_file_5792.v:2:213-215: syntax error at token "int"
4_gram_verilog_file_5792.v:2:461: syntax error at token "("
4_gram_verilog_file_5792.v:2:498-506: syntax error at token "endmodule"

4_gram_verilog_file_5809.v: 4_gram_verilog_file_5809.v:2:188-192: syntax error at token "logic"
4_gram_verilog_file_5809.v:2:279-284: syntax error at token "assign"
4_gram_verilog_file_5809.v:2:331-339: syntax error at token "endmodule"

4_gram_verilog_file_5854.v: 4_gram_verilog_file_5854.v:3:369-373: syntax error at token "logic"
4_gram_verilog_file_5854.v:3:389-394: syntax error at token "always"
4_gram_verilog_file_5854.v:3:482: syntax error at token "("
4_gram_verilog_file_5854.v:3:512-520: syntax error at token "endmodule"

4_gram_verilog_file_5861.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 4:18-22:; problematic formatter output is
// Seed: 1425718221
`timescale 1 ps / 1 ps
`define pp_2 0
`default_nettype `pp_2
localparam id_2 = (1'd0 & 1);
`define pp_3 0
`define pp_4 0
`timescale 1ps / 1ps
`define pp_5 0
`define pp_6 0
`define pp_7 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
endmodule
<<EOF>>
4_gram_verilog_file_5861.v: 4_gram_verilog_file_5861.v:2:82-86: syntax error at token "logic"
4_gram_verilog_file_5861.v:2:164-169: syntax error at token "assign"
4_gram_verilog_file_5861.v:2:205-212: syntax error at token "defparam"
4_gram_verilog_file_5861.v:2:242-247: syntax error at token "assign"
4_gram_verilog_file_5861.v:2:268-276: syntax error at token "endmodule"

4_gram_verilog_file_5884.v: 4_gram_verilog_file_5884.v:5:42-46: syntax error at token "logic"
4_gram_verilog_file_5884.v:5:179-187: syntax error at token "endmodule"

4_gram_verilog_file_5890.v: 4_gram_verilog_file_5890.v:2:126-130: syntax error at token "logic"
4_gram_verilog_file_5890.v:2:161-166: syntax error at token "assign"
4_gram_verilog_file_5890.v:2:187-192: syntax error at token "always"
4_gram_verilog_file_5890.v:2:403-411: syntax error at token "endmodule"

4_gram_verilog_file_5897.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 8:18-22:; problematic formatter output is
// Seed: 2473994013
`define pp_0 0
module module_0;
  timeprecision 1ps;
endmodule
`default_nettype wire
`define pp_1 0
`default_nettype `pp_1
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps `default_nettype `pp_4
<<EOF>>
4_gram_verilog_file_5897.v: 4_gram_verilog_file_5897.v:2:85-89: syntax error at token "logic"
4_gram_verilog_file_5897.v:2:116: syntax error at token "("
4_gram_verilog_file_5897.v:2:314-322: syntax error at token "endmodule"

4_gram_verilog_file_5919.v: 4_gram_verilog_file_5919.v:3:171-175: syntax error at token "logic"
4_gram_verilog_file_5919.v:3:365-370: syntax error at token "assign"
4_gram_verilog_file_5919.v:3:421-429: syntax error at token "endmodule"

4_gram_verilog_file_5931.v: 4_gram_verilog_file_5931.v:2:852-856: syntax error at token "logic"
4_gram_verilog_file_5931.v:2:1436-1441: syntax error at token "assign"
4_gram_verilog_file_5931.v:2:1626-1634: syntax error at token "endmodule"

4_gram_verilog_file_5936.v: 4_gram_verilog_file_5936.v:3:411-415: syntax error at token "logic"
4_gram_verilog_file_5936.v:3:604-609: syntax error at token "assign"
4_gram_verilog_file_5936.v:3:631-639: syntax error at token "endmodule"

4_gram_verilog_file_5943.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_8" at 9:40-44:; problematic formatter output is
// Seed: 863121430
`define pp_7 0
localparam id_3 = `pp_7;
`define pp_8 0
`define pp_9 0
`define pp_10 0
`timescale 1ps / 1ps
`define pp_11 0
`timescale 1ps / 1 ps `default_nettype `pp_8
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input logic id_5,
    output id_6
);
  assign id_6 = 1;
  always @(posedge id_4) SystemTFIdentifier;
endmodule
<<EOF>>
4_gram_verilog_file_5949.v: 4_gram_verilog_file_5949.v:2:160-164: syntax error at token "logic"
4_gram_verilog_file_5949.v:2:195-203: syntax error at token "endmodule"

4_gram_verilog_file_5954.v: 4_gram_verilog_file_5954.v:2:226-230: syntax error at token "logic"
4_gram_verilog_file_5954.v:2:627-632: syntax error at token "assign"
4_gram_verilog_file_5954.v:2:660-668: syntax error at token "endmodule"

4_gram_verilog_file_5973.v: 4_gram_verilog_file_5973.v:2:109-113: syntax error at token "logic"
4_gram_verilog_file_5973.v:2:338-343: syntax error at token "assign"
4_gram_verilog_file_5973.v:2:361-369: syntax error at token "endmodule"

4_gram_verilog_file_5977.v: 4_gram_verilog_file_5977.v:3:489-493: syntax error at token "logic"
4_gram_verilog_file_5977.v:3:550: syntax error at token "("
4_gram_verilog_file_5977.v:3:571-579: syntax error at token "endmodule"

4_gram_verilog_file_5987.v: 4_gram_verilog_file_5987.v:3:166-170: syntax error at token "logic"
4_gram_verilog_file_5987.v:3:228-233: syntax error at token "assign"
4_gram_verilog_file_5987.v:3:288-296: syntax error at token "endmodule"

4_gram_verilog_file_5990.v: 4_gram_verilog_file_5990.v:2:244: syntax error at token "#"

4_gram_verilog_file_5994.v: 4_gram_verilog_file_5994.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_5994.v:2:143-148: syntax error at token "assign"
4_gram_verilog_file_5994.v:2:166-171: syntax error at token "assign"
4_gram_verilog_file_5994.v:2:189-194: syntax error at token "assign"
4_gram_verilog_file_5994.v:2:215-220: syntax error at token "always"
4_gram_verilog_file_5994.v:2:282-284: syntax error at token "end"
4_gram_verilog_file_5994.v:2:358-360: syntax error at token "end"
4_gram_verilog_file_5994.v:2:379-387: syntax error at token "endmodule"

4_gram_verilog_file_5996.v: 4_gram_verilog_file_5996.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_5996.v:2:118-123: syntax error at token "assign"
4_gram_verilog_file_5996.v:2:144-152: syntax error at token "endmodule"

4_gram_verilog_file_6001.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:41-45:; problematic formatter output is
// Seed: 427333876
`define pp_0 0
`default_nettype `pp_0 `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_6022.v: 4_gram_verilog_file_6022.v:2:213-217: syntax error at token "logic"
4_gram_verilog_file_6022.v:2:232-237: syntax error at token "always"
4_gram_verilog_file_6022.v:2:280-288: syntax error at token "endmodule"

4_gram_verilog_file_6026.v: 4_gram_verilog_file_6026.v:2:150-154: syntax error at token "logic"
4_gram_verilog_file_6026.v:2:169-174: syntax error at token "assign"
4_gram_verilog_file_6026.v:2:202: syntax error at token "("
4_gram_verilog_file_6026.v:2:276-284: syntax error at token "endmodule"

4_gram_verilog_file_6033.v: 4_gram_verilog_file_6033.v:2:69-73: syntax error at token "logic"
4_gram_verilog_file_6033.v:2:182-190: syntax error at token "endmodule"

4_gram_verilog_file_6033.v: 4_gram_verilog_file_6033.v:2:52-56: syntax error at token "logic"
4_gram_verilog_file_6033.v:2:350-355: syntax error at token "assign"
4_gram_verilog_file_6033.v:2:373-378: syntax error at token "assign"
4_gram_verilog_file_6033.v:2:439-447: syntax error at token "endmodule"

4_gram_verilog_file_6038.v: 4_gram_verilog_file_6038.v:3:66-70: syntax error at token "logic"
4_gram_verilog_file_6038.v:3:143: syntax error at token "("
4_gram_verilog_file_6038.v:3:180-188: syntax error at token "endmodule"

4_gram_verilog_file_6039.v: 4_gram_verilog_file_6039.v:2:52-56: syntax error at token "logic"
4_gram_verilog_file_6039.v:2:219-224: syntax error at token "assign"
4_gram_verilog_file_6039.v:2:269-277: syntax error at token "endmodule"

4_gram_verilog_file_6042.v: 4_gram_verilog_file_6042.v:2:74-78: syntax error at token "logic"
4_gram_verilog_file_6042.v:2:384: syntax error at token "("
4_gram_verilog_file_6042.v:2:480-485: syntax error at token "assign"
4_gram_verilog_file_6042.v:2:522: syntax error at token "("
4_gram_verilog_file_6042.v:2:548-553: syntax error at token "assign"
4_gram_verilog_file_6042.v:2:571-579: syntax error at token "endmodule"

4_gram_verilog_file_6045.v: 4_gram_verilog_file_6045.v:3:301-305: syntax error at token "logic"
4_gram_verilog_file_6045.v:3:754-762: syntax error at token "endmodule"

4_gram_verilog_file_6051.v: 4_gram_verilog_file_6051.v:2:108-112: syntax error at token "logic"
4_gram_verilog_file_6051.v:2:217: syntax error at token "("
4_gram_verilog_file_6051.v:2:364-372: syntax error at token "endmodule"

4_gram_verilog_file_6060.v: 4_gram_verilog_file_6060.v:2:168-172: syntax error at token "logic"
4_gram_verilog_file_6060.v:2:390: syntax error at token "("
4_gram_verilog_file_6060.v:2:703: syntax error at token "("
4_gram_verilog_file_6060.v:2:777-785: syntax error at token "endmodule"

4_gram_verilog_file_6069.v: 4_gram_verilog_file_6069.v:2:57-59: syntax error at token "reg"
4_gram_verilog_file_6069.v:2:145-150: syntax error at token "assign"
4_gram_verilog_file_6069.v:2:177-182: syntax error at token "always"
4_gram_verilog_file_6069.v:2:259: syntax error at token "("
4_gram_verilog_file_6069.v:2:304-306: syntax error at token "end"
4_gram_verilog_file_6069.v:2:383-385: syntax error at token "end"
4_gram_verilog_file_6069.v:2:417: syntax error at token "("
4_gram_verilog_file_6069.v:2:446-454: syntax error at token "endmodule"

4_gram_verilog_file_6075.v: 4_gram_verilog_file_6075.v:2:100-104: syntax error at token "logic"
4_gram_verilog_file_6075.v:2:183-190: syntax error at token "generate"
4_gram_verilog_file_6075.v:2:216-226: syntax error at token "endgenerate"

4_gram_verilog_file_6083.v: 4_gram_verilog_file_6083.v:2:149-153: syntax error at token "logic"
4_gram_verilog_file_6083.v:2:175: syntax error at token "("
4_gram_verilog_file_6083.v:2:225-230: syntax error at token "assign"
4_gram_verilog_file_6083.v:2:248-253: syntax error at token "assign"
4_gram_verilog_file_6083.v:2:271-276: syntax error at token "assign"
4_gram_verilog_file_6083.v:2:328-336: syntax error at token "endmodule"

4_gram_verilog_file_6083.v: 4_gram_verilog_file_6083.v:3:306-312: syntax error at token "supply1"

4_gram_verilog_file_6086.v: 4_gram_verilog_file_6086.v:3:127-131: syntax error at token "logic"
4_gram_verilog_file_6086.v:3:176-181: syntax error at token "assign"
4_gram_verilog_file_6086.v:3:293-301: syntax error at token "endmodule"

4_gram_verilog_file_6108.v: 4_gram_verilog_file_6108.v:3:272-276: syntax error at token "logic"
4_gram_verilog_file_6108.v:3:513: syntax error at token "("
4_gram_verilog_file_6108.v:3:582-590: syntax error at token "endmodule"

4_gram_verilog_file_6120.v: 4_gram_verilog_file_6120.v:2:54-58: syntax error at token "logic"
4_gram_verilog_file_6120.v:2:163-171: syntax error at token "endmodule"

4_gram_verilog_file_6123.v: 4_gram_verilog_file_6123.v:3:395-399: syntax error at token "logic"
4_gram_verilog_file_6123.v:3:492-497: syntax error at token "assign"
4_gram_verilog_file_6123.v:3:533-541: syntax error at token "endmodule"

4_gram_verilog_file_6123.v: 4_gram_verilog_file_6123.v:2:176-180: syntax error at token "logic"
4_gram_verilog_file_6123.v:2:573-581: syntax error at token "endmodule"

4_gram_verilog_file_6128.v: 4_gram_verilog_file_6128.v:2:109-113: syntax error at token "logic"
4_gram_verilog_file_6128.v:2:291-296: syntax error at token "assign"
4_gram_verilog_file_6128.v:2:324: syntax error at token "("
4_gram_verilog_file_6128.v:2:411-418: syntax error at token "defparam"
4_gram_verilog_file_6128.v:2:450-458: syntax error at token "endmodule"

4_gram_verilog_file_6134.v: 4_gram_verilog_file_6134.v:2:262-266: syntax error at token "logic"
4_gram_verilog_file_6134.v:2:513-518: syntax error at token "assign"
4_gram_verilog_file_6134.v:2:546-551: syntax error at token "assign"
4_gram_verilog_file_6134.v:2:573-581: syntax error at token "endmodule"

4_gram_verilog_file_6135.v: 4_gram_verilog_file_6135.v:2:428-432: syntax error at token "logic"
4_gram_verilog_file_6135.v:2:651-659: syntax error at token "endmodule"

4_gram_verilog_file_6135.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:39-43:; problematic formatter output is
// Seed: 3045041385
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps `default_nettype `pp_1
<<EOF>>
4_gram_verilog_file_6140.v: 4_gram_verilog_file_6140.v:2:126-130: syntax error at token "logic"
4_gram_verilog_file_6140.v:2:550-558: syntax error at token "endmodule"

4_gram_verilog_file_6145.v: 4_gram_verilog_file_6145.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_6145.v:2:641-649: syntax error at token "endmodule"

4_gram_verilog_file_6161.v: 4_gram_verilog_file_6161.v:2:642-646: syntax error at token "logic"
4_gram_verilog_file_6161.v:2:704-709: syntax error at token "always"
4_gram_verilog_file_6161.v:2:746-748: syntax error at token "end"

4_gram_verilog_file_6167.v: 4_gram_verilog_file_6167.v:6:43-47: syntax error at token "logic"
4_gram_verilog_file_6167.v:6:872-880: syntax error at token "endmodule"

4_gram_verilog_file_6174.v: 4_gram_verilog_file_6174.v:2:331-335: syntax error at token "logic"
4_gram_verilog_file_6174.v:2:351-356: syntax error at token "always"
4_gram_verilog_file_6174.v:2:405-413: syntax error at token "endmodule"

4_gram_verilog_file_6174.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_5" at 8:18-22:; problematic formatter output is
// Seed: 3511408051
`define pp_5 0
`define pp_6 0
`default_nettype wire
`define pp_7 0
`timescale 1 ps / 1 ps `timescale 1 ps / 1ps
`define pp_8 0
`default_nettype `pp_5
`define pp_9 0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4
);
endmodule
<<EOF>>
4_gram_verilog_file_6175.v: 4_gram_verilog_file_6175.v:2:96-100: syntax error at token "logic"
4_gram_verilog_file_6175.v:2:937: syntax error at token "("
4_gram_verilog_file_6175.v:2:991-996: syntax error at token "assign"
4_gram_verilog_file_6175.v:2:1019-1024: syntax error at token "assign"
4_gram_verilog_file_6175.v:2:1072: syntax error at token "("
4_gram_verilog_file_6175.v:2:1187-1195: syntax error at token "endmodule"

4_gram_verilog_file_6190.v: 4_gram_verilog_file_6190.v:4:228-232: syntax error at token "logic"
4_gram_verilog_file_6190.v:4:266-274: syntax error at token "endmodule"

4_gram_verilog_file_6193.v: 4_gram_verilog_file_6193.v:4:335-339: syntax error at token "logic"
4_gram_verilog_file_6193.v:4:380-387: syntax error at token "defparam"
4_gram_verilog_file_6193.v:4:416-424: syntax error at token "endmodule"

4_gram_verilog_file_6198.v: 4_gram_verilog_file_6198.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_6198.v:2:437-442: syntax error at token "always"
4_gram_verilog_file_6198.v:2:506-508: syntax error at token "end"
4_gram_verilog_file_6198.v:2:527-532: syntax error at token "assign"
4_gram_verilog_file_6198.v:2:564-572: syntax error at token "endmodule"

4_gram_verilog_file_6201.v: 4_gram_verilog_file_6201.v:2:85-89: syntax error at token "logic"
4_gram_verilog_file_6201.v:2:104-109: syntax error at token "always"
4_gram_verilog_file_6201.v:2:171-173: syntax error at token "end"
4_gram_verilog_file_6201.v:2:208-216: syntax error at token "endmodule"

4_gram_verilog_file_6209.v: 4_gram_verilog_file_6209.v:2:319-323: syntax error at token "logic"
4_gram_verilog_file_6209.v:2:826-831: syntax error at token "assign"
4_gram_verilog_file_6209.v:2:910-915: syntax error at token "assign"
4_gram_verilog_file_6209.v:2:956-961: syntax error at token "assign"
4_gram_verilog_file_6209.v:2:1001-1006: syntax error at token "always"
4_gram_verilog_file_6209.v:2:1088-1090: syntax error at token "end"
4_gram_verilog_file_6209.v:2:1130-1138: syntax error at token "endmodule"

4_gram_verilog_file_6215.v: 4_gram_verilog_file_6215.v:2:382-386: syntax error at token "logic"
4_gram_verilog_file_6215.v:2:579-584: syntax error at token "assign"
4_gram_verilog_file_6215.v:2:684-689: syntax error at token "always"
4_gram_verilog_file_6215.v:2:807-815: syntax error at token "endmodule"

4_gram_verilog_file_6215.v: 4_gram_verilog_file_6215.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_6215.v:2:251-256: syntax error at token "assign"
4_gram_verilog_file_6215.v:2:277-285: syntax error at token "endmodule"

4_gram_verilog_file_6226.v: 4_gram_verilog_file_6226.v:2:103-107: syntax error at token "logic"
4_gram_verilog_file_6226.v:2:654-662: syntax error at token "endmodule"

4_gram_verilog_file_6227.v: 4_gram_verilog_file_6227.v:2:141-145: syntax error at token "logic"
4_gram_verilog_file_6227.v:2:586: syntax error at token "("
4_gram_verilog_file_6227.v:2:787-795: syntax error at token "endmodule"

4_gram_verilog_file_6228.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2546224805
`define pp_0 0
`default_nettype `pp_0
`define pp_1 0
`timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_6234.v: 4_gram_verilog_file_6234.v:2:52-56: syntax error at token "logic"
4_gram_verilog_file_6234.v:2:128-136: syntax error at token "endmodule"

4_gram_verilog_file_6242.v: 4_gram_verilog_file_6242.v:2:61-65: syntax error at token "logic"
4_gram_verilog_file_6242.v:2:180-185: syntax error at token "assign"
4_gram_verilog_file_6242.v:2:203-208: syntax error at token "assign"
4_gram_verilog_file_6242.v:2:241: syntax error at token "("
4_gram_verilog_file_6242.v:2:474-482: syntax error at token "endmodule"

4_gram_verilog_file_6246.v: 4_gram_verilog_file_6246.v:3:143-147: syntax error at token "logic"
4_gram_verilog_file_6246.v:3:245: syntax error at token "("
4_gram_verilog_file_6246.v:3:314-319: syntax error at token "assign"
4_gram_verilog_file_6246.v:3:389-394: syntax error at token "assign"
4_gram_verilog_file_6246.v:3:610-618: syntax error at token "endmodule"

4_gram_verilog_file_6255.v: 4_gram_verilog_file_6255.v:2:560-564: syntax error at token "logic"
4_gram_verilog_file_6255.v:2:1010-1018: syntax error at token "endmodule"

4_gram_verilog_file_6262.v: 4_gram_verilog_file_6262.v:2:156-160: syntax error at token "logic"
4_gram_verilog_file_6262.v:2:524-532: syntax error at token "endmodule"

4_gram_verilog_file_6267.v: 4_gram_verilog_file_6267.v:2:523-526: syntax error at token "real"
4_gram_verilog_file_6267.v:2:853-861: syntax error at token "endmodule"

4_gram_verilog_file_6270.v: 4_gram_verilog_file_6270.v:2:167-170: syntax error at token "tri0"
4_gram_verilog_file_6270.v:2:225-230: syntax error at token "assign"
4_gram_verilog_file_6270.v:2:251-256: syntax error at token "assign"
4_gram_verilog_file_6270.v:2:286-294: syntax error at token "endmodule"

4_gram_verilog_file_6272.v: 4_gram_verilog_file_6272.v:4:53-57: syntax error at token "logic"
4_gram_verilog_file_6272.v:4:327: syntax error at token "("
4_gram_verilog_file_6272.v:4:348-356: syntax error at token "endmodule"

4_gram_verilog_file_6289.v: 4_gram_verilog_file_6289.v:2:361-365: syntax error at token "logic"
4_gram_verilog_file_6289.v:2:491: syntax error at token "("
4_gram_verilog_file_6289.v:2:525: syntax error at token "("
4_gram_verilog_file_6289.v:2:578-586: syntax error at token "endmodule"

4_gram_verilog_file_6290.v: 4_gram_verilog_file_6290.v:3:77-81: syntax error at token "logic"
4_gram_verilog_file_6290.v:3:160-165: syntax error at token "assign"
4_gram_verilog_file_6290.v:3:273-281: syntax error at token "endmodule"

4_gram_verilog_file_6290.v: 4_gram_verilog_file_6290.v:2:91-95: syntax error at token "logic"
4_gram_verilog_file_6290.v:2:250-255: syntax error at token "assign"
4_gram_verilog_file_6290.v:2:338-346: syntax error at token "endmodule"

4_gram_verilog_file_6291.v: 4_gram_verilog_file_6291.v:2:236-240: syntax error at token "logic"
4_gram_verilog_file_6291.v:2:304: syntax error at token "("
4_gram_verilog_file_6291.v:2:377-385: syntax error at token "endmodule"

4_gram_verilog_file_6295.v: 4_gram_verilog_file_6295.v:2:100-104: syntax error at token "logic"
4_gram_verilog_file_6295.v:2:183-191: syntax error at token "endmodule"

4_gram_verilog_file_6304.v: 4_gram_verilog_file_6304.v:2:398-402: syntax error at token "logic"
4_gram_verilog_file_6304.v:2:740-745: syntax error at token "assign"
4_gram_verilog_file_6304.v:2:768-776: syntax error at token "endmodule"

4_gram_verilog_file_6305.v: 4_gram_verilog_file_6305.v:2:140-144: syntax error at token "logic"
4_gram_verilog_file_6305.v:2:305-313: syntax error at token "endmodule"

4_gram_verilog_file_6308.v: 4_gram_verilog_file_6308.v:2:149-153: syntax error at token "logic"
4_gram_verilog_file_6308.v:2:175: syntax error at token "("
4_gram_verilog_file_6308.v:2:218-226: syntax error at token "endmodule"

4_gram_verilog_file_6309.v: 4_gram_verilog_file_6309.v:2:121-125: syntax error at token "logic"
4_gram_verilog_file_6309.v:2:407-415: syntax error at token "endmodule"
4_gram_verilog_file_6309.v:8:192-197: syntax error at token "assign"
4_gram_verilog_file_6309.v:8:219-224: syntax error at token "assign"
4_gram_verilog_file_6309.v:8:243-248: syntax error at token "assign"
4_gram_verilog_file_6309.v:8:321: syntax error at token "("
4_gram_verilog_file_6309.v:8:412-417: syntax error at token "always"
4_gram_verilog_file_6309.v:8:463-465: syntax error at token "end"
4_gram_verilog_file_6309.v:8:496-501: syntax error at token "assign"
4_gram_verilog_file_6309.v:8:527: syntax error at token "("
4_gram_verilog_file_6309.v:8:571: syntax error at token "("
4_gram_verilog_file_6309.v:8:800-808: syntax error at token "endmodule"

4_gram_verilog_file_6321.v: 4_gram_verilog_file_6321.v:2:129-133: syntax error at token "logic"
4_gram_verilog_file_6321.v:2:629-634: syntax error at token "assign"
4_gram_verilog_file_6321.v:2:680-685: syntax error at token "assign"
4_gram_verilog_file_6321.v:2:716-721: syntax error at token "assign"
4_gram_verilog_file_6321.v:2:768-773: syntax error at token "assign"
4_gram_verilog_file_6321.v:2:804-809: syntax error at token "assign"
4_gram_verilog_file_6321.v:2:838-846: syntax error at token "endmodule"

4_gram_verilog_file_6335.v: 4_gram_verilog_file_6335.v:5:272-276: syntax error at token "logic"
4_gram_verilog_file_6335.v:5:354-362: syntax error at token "endmodule"

4_gram_verilog_file_6369.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 10:39-43:; problematic formatter output is
// Seed: 3786912186
`define pp_0 0
`timescale 1ps / 1 ps
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`timescale 1ps / 1 ps `timescale 1ps / 1ps
`define pp_5 0
`timescale 1ps / 1ps `default_nettype `pp_4
<<EOF>>
4_gram_verilog_file_6373.v: 4_gram_verilog_file_6373.v:2:221-225: syntax error at token "logic"
4_gram_verilog_file_6373.v:2:375-380: syntax error at token "always"
4_gram_verilog_file_6373.v:2:414-422: syntax error at token "endmodule"

4_gram_verilog_file_6373.v: 4_gram_verilog_file_6373.v:4:148-152: syntax error at token "logic"
4_gram_verilog_file_6373.v:4:263-268: syntax error at token "assign"
4_gram_verilog_file_6373.v:4:305-310: syntax error at token "always"
4_gram_verilog_file_6373.v:4:369-371: syntax error at token "end"
4_gram_verilog_file_6373.v:4:414-419: syntax error at token "assign"
4_gram_verilog_file_6373.v:4:440-445: syntax error at token "assign"
4_gram_verilog_file_6373.v:4:468-473: syntax error at token "assign"
4_gram_verilog_file_6373.v:4:496-501: syntax error at token "assign"
4_gram_verilog_file_6373.v:4:523-531: syntax error at token "endmodule"

4_gram_verilog_file_6373.v: 4_gram_verilog_file_6373.v:2:76-80: syntax error at token "logic"
4_gram_verilog_file_6373.v:2:242-247: syntax error at token "assign"
4_gram_verilog_file_6373.v:2:287: syntax error at token "("
4_gram_verilog_file_6373.v:2:340-345: syntax error at token "assign"
4_gram_verilog_file_6373.v:2:384-389: syntax error at token "assign"
4_gram_verilog_file_6373.v:2:427-435: syntax error at token "endmodule"

4_gram_verilog_file_6378.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2404300856
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_6387.v: 4_gram_verilog_file_6387.v:2:109-113: syntax error at token "logic"
4_gram_verilog_file_6387.v:2:429-434: syntax error at token "assign"
4_gram_verilog_file_6387.v:2:466-474: syntax error at token "endmodule"

4_gram_verilog_file_6387.v: 4_gram_verilog_file_6387.v:2:155-159: syntax error at token "logic"
4_gram_verilog_file_6387.v:2:544-552: syntax error at token "endmodule"

4_gram_verilog_file_6387.v: 4_gram_verilog_file_6387.v:2:263-267: syntax error at token "logic"
4_gram_verilog_file_6387.v:2:766-771: syntax error at token "assign"
4_gram_verilog_file_6387.v:2:793-798: syntax error at token "assign"
4_gram_verilog_file_6387.v:2:838-846: syntax error at token "endmodule"

4_gram_verilog_file_6428.v: 4_gram_verilog_file_6428.v:2:148-152: syntax error at token "logic"
4_gram_verilog_file_6428.v:2:319: syntax error at token "("
4_gram_verilog_file_6428.v:2:392: syntax error at token "("
4_gram_verilog_file_6428.v:2:521: syntax error at token "("
4_gram_verilog_file_6428.v:2:572-577: syntax error at token "assign"
4_gram_verilog_file_6428.v:2:877: syntax error at token "("
4_gram_verilog_file_6428.v:2:1255-1260: syntax error at token "assign"
4_gram_verilog_file_6428.v:2:1330-1338: syntax error at token "endmodule"

4_gram_verilog_file_6429.v: 4_gram_verilog_file_6429.v:4:283-287: syntax error at token "logic"
4_gram_verilog_file_6429.v:4:353: syntax error at token "("
4_gram_verilog_file_6429.v:4:380-385: syntax error at token "assign"
4_gram_verilog_file_6429.v:4:404-409: syntax error at token "assign"
4_gram_verilog_file_6429.v:4:451-459: syntax error at token "endmodule"

4_gram_verilog_file_6436.v: 4_gram_verilog_file_6436.v:2:229-233: syntax error at token "logic"
4_gram_verilog_file_6436.v:2:358-363: syntax error at token "assign"
4_gram_verilog_file_6436.v:2:384-392: syntax error at token "endmodule"

4_gram_verilog_file_6444.v: 4_gram_verilog_file_6444.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_6444.v:2:162-170: syntax error at token "endmodule"

4_gram_verilog_file_6444.v: 4_gram_verilog_file_6444.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_6444.v:2:206-214: syntax error at token "endmodule"

4_gram_verilog_file_6450.v: 4_gram_verilog_file_6450.v:2:130-134: syntax error at token "logic"
4_gram_verilog_file_6450.v:2:198-206: syntax error at token "endmodule"

4_gram_verilog_file_6452.v: 4_gram_verilog_file_6452.v:2:86-90: syntax error at token "logic"
4_gram_verilog_file_6452.v:2:145-150: syntax error at token "assign"
4_gram_verilog_file_6452.v:2:178: syntax error at token "("
4_gram_verilog_file_6452.v:2:261-266: syntax error at token "assign"
4_gram_verilog_file_6452.v:2:284-289: syntax error at token "assign"
4_gram_verilog_file_6452.v:2:307-315: syntax error at token "endmodule"

4_gram_verilog_file_6474.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_14" at 39:18-23:; problematic formatter output is
// Seed: 1877983498
`define pp_2 0
`timescale 1ps / 1 ps
`define pp_3 0
`define pp_4 0
`define pp_5 0
`timescale 1 ps / 1ps
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`timescale 1 ps / 1 ps
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`timescale 1ps / 1ps
`define pp_19 0
`define pp_20 0
`define pp_21 0
`define pp_22 0
`define pp_23 0
`define pp_24 0
`define pp_25 0
`define pp_26 0
`define pp_27 0
`define pp_28 0
`define pp_29 0
`define pp_30 0
`define pp_31 0
`define pp_32 0
`timescale 1ps / 1ps
`define pp_33 0
`default_nettype `pp_14
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  inout id_1;
  assign id_1[1] = 1;
  logic id_2;
  logic id_3;
endmodule
<<EOF>>
4_gram_verilog_file_6491.v: 4_gram_verilog_file_6491.v:3:28-32: syntax error at token "`pp_0"

4_gram_verilog_file_6501.v: 4_gram_verilog_file_6501.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_6501.v:2:357-365: syntax error at token "endmodule"

4_gram_verilog_file_6508.v: 4_gram_verilog_file_6508.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_6508.v:2:101-106: syntax error at token "always"
4_gram_verilog_file_6508.v:2:171-173: syntax error at token "end"
4_gram_verilog_file_6508.v:2:207-212: syntax error at token "assign"
4_gram_verilog_file_6508.v:2:259: syntax error at token "("
4_gram_verilog_file_6508.v:2:358: syntax error at token "("
4_gram_verilog_file_6508.v:2:407-415: syntax error at token "endmodule"

4_gram_verilog_file_6508.v: 4_gram_verilog_file_6508.v:2:102-106: syntax error at token "logic"
4_gram_verilog_file_6508.v:2:201-209: syntax error at token "endmodule"

4_gram_verilog_file_6534.v: 4_gram_verilog_file_6534.v:2:233-237: syntax error at token "logic"
4_gram_verilog_file_6534.v:2:277-282: syntax error at token "assign"
4_gram_verilog_file_6534.v:2:303-311: syntax error at token "endmodule"

4_gram_verilog_file_6555.v: 4_gram_verilog_file_6555.v:2:322-326: syntax error at token "logic"
4_gram_verilog_file_6555.v:2:378-386: syntax error at token "endmodule"

4_gram_verilog_file_6563.v: 4_gram_verilog_file_6563.v:2:307-311: syntax error at token "logic"
4_gram_verilog_file_6563.v:2:1080: syntax error at token "("
4_gram_verilog_file_6563.v:2:1106-1114: syntax error at token "endmodule"

4_gram_verilog_file_6579.v: 4_gram_verilog_file_6579.v:2:202-206: syntax error at token "logic"
4_gram_verilog_file_6579.v:2:668: syntax error at token "("
4_gram_verilog_file_6579.v:2:721-729: syntax error at token "endmodule"

4_gram_verilog_file_6587.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_7" at 12:18-22:; problematic formatter output is
// Seed: 914130298
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1 ps
`define pp_8 0
`define pp_9 0
`define pp_10 0
`default_nettype wire
`define pp_11 0
`define pp_12 0
`define pp_13 0
`default_nettype `pp_7
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    output id_3,
    input logic id_4,
    input id_5
);
  logic id_6 (
      id_0,
      (!id_5)
  );
endmodule
<<EOF>>
4_gram_verilog_file_6596.v: 4_gram_verilog_file_6596.v:2:199-203: syntax error at token "logic"
4_gram_verilog_file_6596.v:2:298: syntax error at token "("
4_gram_verilog_file_6596.v:2:350: syntax error at token "("
4_gram_verilog_file_6596.v:2:482-487: syntax error at token "assign"
4_gram_verilog_file_6596.v:2:505-513: syntax error at token "endmodule"

4_gram_verilog_file_6615.v: 4_gram_verilog_file_6615.v:2:310-314: syntax error at token "logic"
4_gram_verilog_file_6615.v:2:457-462: syntax error at token "assign"
4_gram_verilog_file_6615.v:2:572-577: syntax error at token "assign"
4_gram_verilog_file_6615.v:2:632-637: syntax error at token "always"
4_gram_verilog_file_6615.v:2:700-702: syntax error at token "end"
4_gram_verilog_file_6615.v:2:773-781: syntax error at token "endmodule"

4_gram_verilog_file_6617.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 8:40-44:; problematic formatter output is
// Seed: 3809167478
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
`timescale 1 ps / 1ps `default_nettype `pp_1
<<EOF>>
4_gram_verilog_file_6630.v: 4_gram_verilog_file_6630.v:2:322-326: syntax error at token "logic"
4_gram_verilog_file_6630.v:2:461-469: syntax error at token "endmodule"

4_gram_verilog_file_6632.v: 4_gram_verilog_file_6632.v:2:152-156: syntax error at token "logic"
4_gram_verilog_file_6632.v:2:273-278: syntax error at token "assign"
4_gram_verilog_file_6632.v:2:364-369: syntax error at token "assign"
4_gram_verilog_file_6632.v:2:414-419: syntax error at token "assign"
4_gram_verilog_file_6632.v:2:480-485: syntax error at token "assign"
4_gram_verilog_file_6632.v:2:573-581: syntax error at token "endmodule"

4_gram_verilog_file_6638.v: 4_gram_verilog_file_6638.v:2:272-276: syntax error at token "logic"
4_gram_verilog_file_6638.v:2:394-402: syntax error at token "endmodule"

4_gram_verilog_file_6646.v: 4_gram_verilog_file_6646.v:2:167-171: syntax error at token "logic"
4_gram_verilog_file_6646.v:2:411-416: syntax error at token "assign"
4_gram_verilog_file_6646.v:2:458: syntax error at token "("
4_gram_verilog_file_6646.v:2:510-518: syntax error at token "endmodule"

4_gram_verilog_file_6673.v: 4_gram_verilog_file_6673.v:2:111-115: syntax error at token "logic"
4_gram_verilog_file_6673.v:2:342-350: syntax error at token "endmodule"

4_gram_verilog_file_6675.v: 4_gram_verilog_file_6675.v:4:341-345: syntax error at token "logic"
4_gram_verilog_file_6675.v:4:490-498: syntax error at token "endmodule"

4_gram_verilog_file_6680.v: 4_gram_verilog_file_6680.v:2:137-141: syntax error at token "logic"
4_gram_verilog_file_6680.v:2:380-388: syntax error at token "endmodule"

4_gram_verilog_file_6692.v: 4_gram_verilog_file_6692.v:2:107-111: syntax error at token "logic"
4_gram_verilog_file_6692.v:2:142-150: syntax error at token "endmodule"

4_gram_verilog_file_6698.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1597277727
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_6698.v: 4_gram_verilog_file_6698.v:2:380-384: syntax error at token "logic"
4_gram_verilog_file_6698.v:2:606: syntax error at token "("
4_gram_verilog_file_6698.v:2:660-665: syntax error at token "assign"
4_gram_verilog_file_6698.v:2:712-717: syntax error at token "assign"
4_gram_verilog_file_6698.v:2:736-744: syntax error at token "endmodule"

4_gram_verilog_file_6703.v: 4_gram_verilog_file_6703.v:2:285-289: syntax error at token "logic"
4_gram_verilog_file_6703.v:2:406-411: syntax error at token "always"
4_gram_verilog_file_6703.v:2:477-479: syntax error at token "end"
4_gram_verilog_file_6703.v:2:532-537: syntax error at token "assign"
4_gram_verilog_file_6703.v:2:556-561: syntax error at token "assign"
4_gram_verilog_file_6703.v:2:580-588: syntax error at token "endmodule"

4_gram_verilog_file_6705.v: 4_gram_verilog_file_6705.v:3:112-116: syntax error at token "logic"
4_gram_verilog_file_6705.v:3:147-155: syntax error at token "endmodule"

4_gram_verilog_file_6714.v: 4_gram_verilog_file_6714.v:4:51-53: syntax error at token "reg"
4_gram_verilog_file_6714.v:4:107-112: syntax error at token "always"
4_gram_verilog_file_6714.v:4:146-154: syntax error at token "endmodule"

4_gram_verilog_file_6718.v: 4_gram_verilog_file_6718.v:2:107-111: syntax error at token "logic"
4_gram_verilog_file_6718.v:2:174-179: syntax error at token "assign"
4_gram_verilog_file_6718.v:2:207: syntax error at token "("
4_gram_verilog_file_6718.v:2:240-245: syntax error at token "assign"
4_gram_verilog_file_6718.v:2:297-302: syntax error at token "assign"
4_gram_verilog_file_6718.v:2:393: syntax error at token "("
4_gram_verilog_file_6718.v:2:528-533: syntax error at token "assign"
4_gram_verilog_file_6718.v:2:568: syntax error at token "("
4_gram_verilog_file_6718.v:2:610-618: syntax error at token "endmodule"

4_gram_verilog_file_6718.v: 4_gram_verilog_file_6718.v:16:192-196: syntax error at token "logic"
4_gram_verilog_file_6718.v:16:250-258: syntax error at token "endmodule"

4_gram_verilog_file_6743.v: 4_gram_verilog_file_6743.v:2:110-114: syntax error at token "logic"
4_gram_verilog_file_6743.v:2:209-214: syntax error at token "assign"
4_gram_verilog_file_6743.v:2:351-356: syntax error at token "assign"
4_gram_verilog_file_6743.v:2:394-402: syntax error at token "endmodule"

4_gram_verilog_file_6753.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:18-22:; problematic formatter output is
// Seed: 651349277
`define pp_0 0
`define pp_1 0
`define pp_2 0
`default_nettype `pp_0
`define pp_3 0
`timescale 1ps / 1ps
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1 ps `timescale 1 ps / 1ps
`define pp_7 0
<<EOF>>
4_gram_verilog_file_6759.v: 4_gram_verilog_file_6759.v:3:206-210: syntax error at token "logic"
4_gram_verilog_file_6759.v:3:954-959: syntax error at token "assign"
4_gram_verilog_file_6759.v:3:1006: syntax error at token "("
4_gram_verilog_file_6759.v:3:1211-1216: syntax error at token "assign"
4_gram_verilog_file_6759.v:3:1250-1255: syntax error at token "assign"
4_gram_verilog_file_6759.v:3:1295-1303: syntax error at token "endmodule"

4_gram_verilog_file_6761.v: 4_gram_verilog_file_6761.v:2:198-204: syntax error at token "supply1"
4_gram_verilog_file_6761.v:2:472-477: syntax error at token "assign"
4_gram_verilog_file_6761.v:2:678-686: syntax error at token "endmodule"

4_gram_verilog_file_6782.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:18-22:; problematic formatter output is
// Seed: 3637466475
`define pp_0 0
`define pp_1 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_6792.v: 4_gram_verilog_file_6792.v:3:59-63: syntax error at token "logic"
4_gram_verilog_file_6792.v:3:124: syntax error at token "("
4_gram_verilog_file_6792.v:3:148-153: syntax error at token "assign"
4_gram_verilog_file_6792.v:3:254-259: syntax error at token "assign"
4_gram_verilog_file_6792.v:3:296-301: syntax error at token "always"
4_gram_verilog_file_6792.v:3:356-364: syntax error at token "endmodule"

4_gram_verilog_file_6818.v: 4_gram_verilog_file_6818.v:2:59-63: syntax error at token "logic"
4_gram_verilog_file_6818.v:2:577: syntax error at token "("
4_gram_verilog_file_6818.v:2:634-642: syntax error at token "endmodule"

4_gram_verilog_file_6826.v: 4_gram_verilog_file_6826.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_6826.v:2:168-176: syntax error at token "endmodule"

4_gram_verilog_file_6828.v: 4_gram_verilog_file_6828.v:6:147-151: syntax error at token "logic"
4_gram_verilog_file_6828.v:6:178: syntax error at token "("
4_gram_verilog_file_6828.v:6:223-231: syntax error at token "endmodule"

4_gram_verilog_file_6846.v: 4_gram_verilog_file_6846.v:2:101-105: syntax error at token "logic"
4_gram_verilog_file_6846.v:2:271-276: syntax error at token "assign"
4_gram_verilog_file_6846.v:2:294-302: syntax error at token "endmodule"

4_gram_verilog_file_6853.v: 4_gram_verilog_file_6853.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_6853.v:2:72-77: syntax error at token "assign"
4_gram_verilog_file_6853.v:2:107-112: syntax error at token "assign"
4_gram_verilog_file_6853.v:2:139: syntax error at token "("
4_gram_verilog_file_6853.v:2:188-196: syntax error at token "endmodule"

4_gram_verilog_file_6859.v: 4_gram_verilog_file_6859.v:2:167-171: syntax error at token "logic"
4_gram_verilog_file_6859.v:2:310-315: syntax error at token "always"
4_gram_verilog_file_6859.v:2:348: syntax error at token "#"
4_gram_verilog_file_6859.v:2:377: syntax error at token "("
4_gram_verilog_file_6859.v:2:395-397: syntax error at token "end"
4_gram_verilog_file_6859.v:2:508: syntax error at token "("
4_gram_verilog_file_6859.v:2:566-574: syntax error at token "endmodule"

4_gram_verilog_file_6871.v: 4_gram_verilog_file_6871.v:2:129-131: syntax error at token "reg"
4_gram_verilog_file_6871.v:2:146-151: syntax error at token "always"
4_gram_verilog_file_6871.v:2:214: syntax error at token "#"
4_gram_verilog_file_6871.v:2:223: syntax error at token "#"
4_gram_verilog_file_6871.v:2:232-234: syntax error at token "end"

4_gram_verilog_file_6873.v: 4_gram_verilog_file_6873.v:3:124-128: syntax error at token "logic"
4_gram_verilog_file_6873.v:3:310-318: syntax error at token "endmodule"

4_gram_verilog_file_6879.v: 4_gram_verilog_file_6879.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_6879.v:2:202-210: syntax error at token "endmodule"

4_gram_verilog_file_6907.v: 4_gram_verilog_file_6907.v:3:429-433: syntax error at token "logic"
4_gram_verilog_file_6907.v:3:509-514: syntax error at token "assign"
4_gram_verilog_file_6907.v:3:536-544: syntax error at token "endmodule"

4_gram_verilog_file_6908.v: 4_gram_verilog_file_6908.v:2:143-147: syntax error at token "logic"
4_gram_verilog_file_6908.v:2:285-293: syntax error at token "endmodule"

4_gram_verilog_file_6916.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_8" at 12:18-22:; problematic formatter output is
// Seed: 3636446650
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`timescale 1 ps / 1ps
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`default_nettype `pp_8
`define pp_9 0
<<EOF>>
4_gram_verilog_file_6917.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 6:18-22:; problematic formatter output is
// Seed: 3163884651
`define pp_0 0
`timescale 1 ps / 1ps `timescale 1ps / 1ps
`define pp_1 0
`define pp_2 0
`default_nettype `pp_2
<<EOF>>
4_gram_verilog_file_6923.v: 4_gram_verilog_file_6923.v:2:119-123: syntax error at token "logic"
4_gram_verilog_file_6923.v:2:193-198: syntax error at token "assign"
4_gram_verilog_file_6923.v:2:292-300: syntax error at token "endmodule"

4_gram_verilog_file_6925.v: 4_gram_verilog_file_6925.v:2:204-208: syntax error at token "logic"
4_gram_verilog_file_6925.v:2:375-380: syntax error at token "assign"
4_gram_verilog_file_6925.v:2:403-408: syntax error at token "assign"
4_gram_verilog_file_6925.v:2:429-434: syntax error at token "assign"
4_gram_verilog_file_6925.v:2:470-478: syntax error at token "endmodule"

4_gram_verilog_file_6934.v: 4_gram_verilog_file_6934.v:3:100-104: syntax error at token "logic"
4_gram_verilog_file_6934.v:3:173: syntax error at token "("
4_gram_verilog_file_6934.v:3:203-211: syntax error at token "endmodule"

4_gram_verilog_file_6958.v: 4_gram_verilog_file_6958.v:2:254-258: syntax error at token "logic"
4_gram_verilog_file_6958.v:2:350-355: syntax error at token "assign"
4_gram_verilog_file_6958.v:2:442: syntax error at token "("
4_gram_verilog_file_6958.v:2:484: syntax error at token "("
4_gram_verilog_file_6958.v:2:508-513: syntax error at token "always"
4_gram_verilog_file_6958.v:2:659-661: syntax error at token "end"
4_gram_verilog_file_6958.v:2:697-705: syntax error at token "endmodule"

4_gram_verilog_file_6959.v: 4_gram_verilog_file_6959.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_6959.v:2:416-424: syntax error at token "endmodule"

4_gram_verilog_file_6959.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:40-44:; problematic formatter output is
// Seed: 2512782937
`define pp_0 0
`default_nettype wire `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_6968.v: 4_gram_verilog_file_6968.v:2:57-61: syntax error at token "logic"
4_gram_verilog_file_6968.v:2:204: syntax error at token "("
4_gram_verilog_file_6968.v:2:257-262: syntax error at token "assign"
4_gram_verilog_file_6968.v:2:279-287: syntax error at token "endmodule"

4_gram_verilog_file_6981.v: 4_gram_verilog_file_6981.v:2:272-276: syntax error at token "logic"
4_gram_verilog_file_6981.v:2:609: syntax error at token "("
4_gram_verilog_file_6981.v:2:635-643: syntax error at token "endmodule"

4_gram_verilog_file_6991.v: 4_gram_verilog_file_6991.v:3:60-64: syntax error at token "logic"
4_gram_verilog_file_6991.v:3:482-487: syntax error at token "assign"
4_gram_verilog_file_6991.v:3:509-514: syntax error at token "assign"
4_gram_verilog_file_6991.v:3:565: syntax error at token "("
4_gram_verilog_file_6991.v:3:872-877: syntax error at token "always"
4_gram_verilog_file_6991.v:3:951: syntax error at token "("
4_gram_verilog_file_6991.v:3:1006-1014: syntax error at token "endmodule"

4_gram_verilog_file_6992.v: 4_gram_verilog_file_6992.v:7:99-103: syntax error at token "logic"
4_gram_verilog_file_6992.v:7:285-290: syntax error at token "assign"
4_gram_verilog_file_6992.v:7:346: syntax error at token "("
4_gram_verilog_file_6992.v:7:399-404: syntax error at token "assign"
4_gram_verilog_file_6992.v:7:425-433: syntax error at token "endmodule"

4_gram_verilog_file_7000.v: 4_gram_verilog_file_7000.v:8:59-63: syntax error at token "logic"
4_gram_verilog_file_7000.v:8:185-193: syntax error at token "endmodule"

4_gram_verilog_file_7000.v: 4_gram_verilog_file_7000.v:10:135-139: syntax error at token "logic"
4_gram_verilog_file_7000.v:10:187: syntax error at token "("
4_gram_verilog_file_7000.v:10:227-235: syntax error at token "endmodule"
4_gram_verilog_file_7000.v:10:278-282: syntax error at token "input"
4_gram_verilog_file_7000.v:10:291-295: syntax error at token "input"
4_gram_verilog_file_7000.v:10:328: syntax error at token "("
4_gram_verilog_file_7000.v:10:387-395: syntax error at token "endmodule"

4_gram_verilog_file_7007.v: 4_gram_verilog_file_7007.v:2:138-142: syntax error at token "logic"
4_gram_verilog_file_7007.v:2:358: syntax error at token "("
4_gram_verilog_file_7007.v:2:376-384: syntax error at token "endmodule"

4_gram_verilog_file_7017.v: 4_gram_verilog_file_7017.v:2:738-742: syntax error at token "logic"
4_gram_verilog_file_7017.v:2:969-974: syntax error at token "assign"
4_gram_verilog_file_7017.v:2:1010-1018: syntax error at token "endmodule"
4_gram_verilog_file_7017.v:2:1094-1102: syntax error at token "endmodule"

4_gram_verilog_file_7017.v: 4_gram_verilog_file_7017.v:2:236-240: syntax error at token "logic"
4_gram_verilog_file_7017.v:2:342-350: syntax error at token "endmodule"

4_gram_verilog_file_7023.v: 4_gram_verilog_file_7023.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_7023.v:2:320-328: syntax error at token "endmodule"

4_gram_verilog_file_7039.v: 4_gram_verilog_file_7039.v:3:306-310: syntax error at token "logic"
4_gram_verilog_file_7039.v:3:382: syntax error at token "("
4_gram_verilog_file_7039.v:3:409-414: syntax error at token "assign"
4_gram_verilog_file_7039.v:3:436-444: syntax error at token "endmodule"

4_gram_verilog_file_7043.v: 4_gram_verilog_file_7043.v:2:617-621: syntax error at token "logic"
4_gram_verilog_file_7043.v:2:725-733: syntax error at token "endmodule"

4_gram_verilog_file_7050.v: 4_gram_verilog_file_7050.v:2:77-81: syntax error at token "logic"
4_gram_verilog_file_7050.v:2:206-211: syntax error at token "assign"
4_gram_verilog_file_7050.v:2:290-298: syntax error at token "endmodule"

4_gram_verilog_file_7054.v: 4_gram_verilog_file_7054.v:4:61-65: syntax error at token "logic"
4_gram_verilog_file_7054.v:4:199: syntax error at token "("
4_gram_verilog_file_7054.v:4:233-241: syntax error at token "endmodule"

4_gram_verilog_file_7061.v: 4_gram_verilog_file_7061.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_7061.v:2:433-441: syntax error at token "endmodule"

4_gram_verilog_file_7061.v: 4_gram_verilog_file_7061.v:2:143-147: syntax error at token "logic"
4_gram_verilog_file_7061.v:2:203-211: syntax error at token "endmodule"

4_gram_verilog_file_7065.v: 4_gram_verilog_file_7065.v:2:109-113: syntax error at token "logic"
4_gram_verilog_file_7065.v:2:162-167: syntax error at token "assign"
4_gram_verilog_file_7065.v:2:188-193: syntax error at token "assign"
4_gram_verilog_file_7065.v:2:239-247: syntax error at token "endmodule"

4_gram_verilog_file_7067.v: 4_gram_verilog_file_7067.v:2:175-179: syntax error at token "logic"
4_gram_verilog_file_7067.v:2:210-217: syntax error at token "defparam"
4_gram_verilog_file_7067.v:2:761-769: syntax error at token "endmodule"

4_gram_verilog_file_7069.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 5:18-22:; problematic formatter output is
// Seed: 2123913575
`define pp_3 0
`define pp_4 0
`define pp_5 0
`default_nettype `pp_4
`define pp_6 0
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0
    , id_3,
    output id_1
    , id_4,
    output id_2
);
endmodule
<<EOF>>
4_gram_verilog_file_7071.v: 4_gram_verilog_file_7071.v:17:305-309: syntax error at token "logic"
4_gram_verilog_file_7071.v:17:409-417: syntax error at token "endmodule"

4_gram_verilog_file_7071.v: 4_gram_verilog_file_7071.v:2:53-57: syntax error at token "logic"
4_gram_verilog_file_7071.v:2:238: syntax error at token "("
4_gram_verilog_file_7071.v:2:307: syntax error at token "("
4_gram_verilog_file_7071.v:2:402-410: syntax error at token "endmodule"

4_gram_verilog_file_7077.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3781961558
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_7092.v: 4_gram_verilog_file_7092.v:3:60-64: syntax error at token "logic"
4_gram_verilog_file_7092.v:3:128-136: syntax error at token "endmodule"

4_gram_verilog_file_7119.v: 4_gram_verilog_file_7119.v:2:236-240: syntax error at token "logic"
4_gram_verilog_file_7119.v:2:255-260: syntax error at token "assign"
4_gram_verilog_file_7119.v:2:278-286: syntax error at token "endmodule"

4_gram_verilog_file_7132.v: 4_gram_verilog_file_7132.v:2:175-179: syntax error at token "logic"
4_gram_verilog_file_7132.v:2:574-582: syntax error at token "endmodule"

4_gram_verilog_file_7142.v: 4_gram_verilog_file_7142.v:3:239-243: syntax error at token "logic"
4_gram_verilog_file_7142.v:3:275-280: syntax error at token "assign"
4_gram_verilog_file_7142.v:3:325: syntax error at token "("
4_gram_verilog_file_7142.v:3:382: syntax error at token "("
4_gram_verilog_file_7142.v:3:457-465: syntax error at token "endmodule"

4_gram_verilog_file_7143.v: 4_gram_verilog_file_7143.v:3:84-88: syntax error at token "logic"
4_gram_verilog_file_7143.v:3:135-140: syntax error at token "assign"
4_gram_verilog_file_7143.v:3:177-185: syntax error at token "endmodule"

4_gram_verilog_file_7151.v: 4_gram_verilog_file_7151.v:2:445-449: syntax error at token "logic"
4_gram_verilog_file_7151.v:2:506-514: syntax error at token "endmodule"

4_gram_verilog_file_7153.v: 4_gram_verilog_file_7153.v:3:133-137: syntax error at token "logic"
4_gram_verilog_file_7153.v:3:165: syntax error at token "("
4_gram_verilog_file_7153.v:3:324-332: syntax error at token "endmodule"

4_gram_verilog_file_7161.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 7:40-44:; problematic formatter output is
// Seed: 1241709075
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`timescale 1 ps / 1ps `default_nettype `pp_1
`define pp_5 0
<<EOF>>
4_gram_verilog_file_7161.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 136921278
`define pp_0 0
`default_nettype `pp_0
module module_0;
  always @(posedge 1'h0 or 1'b0) id_0 = 1;
endmodule
<<EOF>>
4_gram_verilog_file_7161.v: 4_gram_verilog_file_7161.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_7161.v:2:163-171: syntax error at token "endmodule"

4_gram_verilog_file_7199.v: 4_gram_verilog_file_7199.v:2:101-105: syntax error at token "logic"
4_gram_verilog_file_7199.v:2:136-144: syntax error at token "endmodule"

4_gram_verilog_file_7207.v: 4_gram_verilog_file_7207.v:2:489-493: syntax error at token "logic"
4_gram_verilog_file_7207.v:2:699-704: syntax error at token "assign"
4_gram_verilog_file_7207.v:2:725-733: syntax error at token "endmodule"

4_gram_verilog_file_7212.v: 4_gram_verilog_file_7212.v:13:36-40: syntax error at token "logic"
4_gram_verilog_file_7212.v:13:844: syntax error at token "("
4_gram_verilog_file_7212.v:13:904-912: syntax error at token "endmodule"

4_gram_verilog_file_7232.v: 4_gram_verilog_file_7232.v:3:123-127: syntax error at token "logic"
4_gram_verilog_file_7232.v:3:250-255: syntax error at token "assign"
4_gram_verilog_file_7232.v:3:283: syntax error at token "("
4_gram_verilog_file_7232.v:3:332-337: syntax error at token "assign"
4_gram_verilog_file_7232.v:3:356-361: syntax error at token "always"
4_gram_verilog_file_7232.v:3:427-429: syntax error at token "end"

4_gram_verilog_file_7244.v: 4_gram_verilog_file_7244.v:2:353-359: syntax error at token "supply1"
4_gram_verilog_file_7244.v:2:575-580: syntax error at token "assign"
4_gram_verilog_file_7244.v:2:649: syntax error at token "("
4_gram_verilog_file_7244.v:2:677-682: syntax error at token "assign"
4_gram_verilog_file_7244.v:2:754-762: syntax error at token "endmodule"

4_gram_verilog_file_7282.v: 4_gram_verilog_file_7282.v:3:194-198: syntax error at token "logic"
4_gram_verilog_file_7282.v:3:213-221: syntax error at token "endmodule"

4_gram_verilog_file_7308.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 134889643
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_7318.v: 4_gram_verilog_file_7318.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_7318.v:2:239-244: syntax error at token "assign"
4_gram_verilog_file_7318.v:2:296-303: syntax error at token "generate"
4_gram_verilog_file_7318.v:2:323-328: syntax error at token "assign"
4_gram_verilog_file_7318.v:2:361-371: syntax error at token "endgenerate"
4_gram_verilog_file_7318.v:2:442-450: syntax error at token "endmodule"

4_gram_verilog_file_7327.v: 4_gram_verilog_file_7327.v:2:52-56: syntax error at token "logic"
4_gram_verilog_file_7327.v:2:484-489: syntax error at token "assign"
4_gram_verilog_file_7327.v:2:524-529: syntax error at token "assign"
4_gram_verilog_file_7327.v:2:557-565: syntax error at token "endmodule"

4_gram_verilog_file_7337.v: 4_gram_verilog_file_7337.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_7337.v:2:191: syntax error at token "("
4_gram_verilog_file_7337.v:2:227-232: syntax error at token "assign"
4_gram_verilog_file_7337.v:2:250-258: syntax error at token "endmodule"
4_gram_verilog_file_7337.v:2:435-440: syntax error at token "assign"
4_gram_verilog_file_7337.v:2:502-510: syntax error at token "endmodule"

4_gram_verilog_file_7342.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:39-43:; problematic formatter output is
// Seed: 3371750556
`timescale 1ps / 1ps
`define pp_0 0
`timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_7354.v: 4_gram_verilog_file_7354.v:2:205-209: syntax error at token "logic"
4_gram_verilog_file_7354.v:2:584-592: syntax error at token "endmodule"

4_gram_verilog_file_7359.v: 4_gram_verilog_file_7359.v:3:125-129: syntax error at token "logic"
4_gram_verilog_file_7359.v:3:184-192: syntax error at token "endmodule"

4_gram_verilog_file_7359.v: 4_gram_verilog_file_7359.v:5:108-112: syntax error at token "logic"
4_gram_verilog_file_7359.v:5:242-247: syntax error at token "assign"
4_gram_verilog_file_7359.v:5:265-270: syntax error at token "always"
4_gram_verilog_file_7359.v:5:344-346: syntax error at token "end"

4_gram_verilog_file_7370.v: 4_gram_verilog_file_7370.v:3:133-137: syntax error at token "logic"
4_gram_verilog_file_7370.v:3:579-584: syntax error at token "assign"
4_gram_verilog_file_7370.v:3:619-626: syntax error at token "generate"
4_gram_verilog_file_7370.v:3:653-658: syntax error at token "assign"
4_gram_verilog_file_7370.v:3:695-705: syntax error at token "endgenerate"

4_gram_verilog_file_7386.v: 4_gram_verilog_file_7386.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_7386.v:2:213-218: syntax error at token "genvar"
4_gram_verilog_file_7386.v:2:231-239: syntax error at token "endmodule"

4_gram_verilog_file_7392.v: 4_gram_verilog_file_7392.v:2:160-164: syntax error at token "logic"
4_gram_verilog_file_7392.v:2:241-246: syntax error at token "assign"
4_gram_verilog_file_7392.v:2:268-276: syntax error at token "endmodule"

4_gram_verilog_file_7393.v: 4_gram_verilog_file_7393.v:2:172-176: syntax error at token "logic"
4_gram_verilog_file_7393.v:2:237-244: syntax error at token "defparam"
4_gram_verilog_file_7393.v:2:451-459: syntax error at token "endmodule"

4_gram_verilog_file_7398.v: 4_gram_verilog_file_7398.v:2:446-450: syntax error at token "logic"
4_gram_verilog_file_7398.v:2:560-565: syntax error at token "assign"
4_gram_verilog_file_7398.v:2:583-588: syntax error at token "assign"
4_gram_verilog_file_7398.v:2:636-641: syntax error at token "assign"
4_gram_verilog_file_7398.v:2:663-671: syntax error at token "endmodule"

4_gram_verilog_file_7405.v: 4_gram_verilog_file_7405.v:3:154-158: syntax error at token "logic"
4_gram_verilog_file_7405.v:3:364-369: syntax error at token "assign"
4_gram_verilog_file_7405.v:3:435-440: syntax error at token "assign"
4_gram_verilog_file_7405.v:3:459-464: syntax error at token "assign"
4_gram_verilog_file_7405.v:3:508-516: syntax error at token "endmodule"

4_gram_verilog_file_7407.v: 4_gram_verilog_file_7407.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_7407.v:2:128-133: syntax error at token "always"
4_gram_verilog_file_7407.v:2:195-200: syntax error at token "assign"
4_gram_verilog_file_7407.v:2:231: syntax error at token "("
4_gram_verilog_file_7407.v:2:327-335: syntax error at token "endmodule"

4_gram_verilog_file_7430.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:18-22:; problematic formatter output is
// Seed: 2116166628
`define pp_0 0
`define pp_1 0
`default_nettype `pp_1
<<EOF>>
4_gram_verilog_file_7439.v: 4_gram_verilog_file_7439.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_7439.v:2:489: syntax error at token "("
4_gram_verilog_file_7439.v:2:528: syntax error at token "("
4_gram_verilog_file_7439.v:2:623: syntax error at token "("
4_gram_verilog_file_7439.v:2:720-725: syntax error at token "assign"
4_gram_verilog_file_7439.v:2:751: syntax error at token "("
4_gram_verilog_file_7439.v:2:792-800: syntax error at token "endmodule"

4_gram_verilog_file_7443.v: 4_gram_verilog_file_7443.v:2:216-220: syntax error at token "logic"
4_gram_verilog_file_7443.v:2:608: syntax error at token "("
4_gram_verilog_file_7443.v:2:648-656: syntax error at token "endmodule"

4_gram_verilog_file_7444.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 7:41-45:; problematic formatter output is
// Seed: 1973418578
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`default_nettype `pp_1 `default_nettype `pp_3
<<EOF>>
4_gram_verilog_file_7469.v: 4_gram_verilog_file_7469.v:3:108-112: syntax error at token "logic"
4_gram_verilog_file_7469.v:3:127-135: syntax error at token "endmodule"

4_gram_verilog_file_7485.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 8:41-45:; problematic formatter output is
// Seed: 2154322971
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`timescale 1 ps / 1 ps `default_nettype `pp_1
<<EOF>>
4_gram_verilog_file_7486.v: 4_gram_verilog_file_7486.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_7486.v:2:193-198: syntax error at token "assign"
4_gram_verilog_file_7486.v:2:239: syntax error at token "("
4_gram_verilog_file_7486.v:2:281-289: syntax error at token "endmodule"

4_gram_verilog_file_7487.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 6:18-22:; problematic formatter output is
// Seed: 1627096976
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`default_nettype `pp_1
`define pp_4 0
<<EOF>>
4_gram_verilog_file_7487.v: 4_gram_verilog_file_7487.v:2:85-89: syntax error at token "logic"
4_gram_verilog_file_7487.v:2:564: syntax error at token "("
4_gram_verilog_file_7487.v:2:637-642: syntax error at token "assign"
4_gram_verilog_file_7487.v:2:730-735: syntax error at token "assign"
4_gram_verilog_file_7487.v:2:760-768: syntax error at token "endmodule"

4_gram_verilog_file_7493.v: 4_gram_verilog_file_7493.v:2:100-104: syntax error at token "logic"
4_gram_verilog_file_7493.v:2:257-262: syntax error at token "assign"
4_gram_verilog_file_7493.v:2:280-285: syntax error at token "assign"
4_gram_verilog_file_7493.v:2:315-320: syntax error at token "assign"
4_gram_verilog_file_7493.v:2:359-366: syntax error at token "generate"
4_gram_verilog_file_7493.v:2:411-421: syntax error at token "endgenerate"

4_gram_verilog_file_7499.v: 4_gram_verilog_file_7499.v:2:93-97: syntax error at token "logic"
4_gram_verilog_file_7499.v:2:251-259: syntax error at token "endmodule"

4_gram_verilog_file_7527.v: 4_gram_verilog_file_7527.v:2:66-70: syntax error at token "logic"
4_gram_verilog_file_7527.v:2:329: syntax error at token "("
4_gram_verilog_file_7527.v:2:454-462: syntax error at token "endmodule"

4_gram_verilog_file_7531.v: 4_gram_verilog_file_7531.v:2:57-61: syntax error at token "logic"
4_gram_verilog_file_7531.v:2:161-169: syntax error at token "endmodule"

4_gram_verilog_file_7557.v: 4_gram_verilog_file_7557.v:2:220-224: syntax error at token "logic"

4_gram_verilog_file_7559.v: 4_gram_verilog_file_7559.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_7559.v:2:84: syntax error at token "("
4_gram_verilog_file_7559.v:2:165-173: syntax error at token "endmodule"

4_gram_verilog_file_7573.v: 4_gram_verilog_file_7573.v:2:85-89: syntax error at token "logic"
4_gram_verilog_file_7573.v:2:206: syntax error at token "("
4_gram_verilog_file_7573.v:2:242-250: syntax error at token "endmodule"

4_gram_verilog_file_7611.v: 4_gram_verilog_file_7611.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_7611.v:2:134-139: syntax error at token "assign"
4_gram_verilog_file_7611.v:2:157-165: syntax error at token "endmodule"

4_gram_verilog_file_7615.v: 4_gram_verilog_file_7615.v:2:74-78: syntax error at token "logic"
4_gram_verilog_file_7615.v:2:583: syntax error at token "("
4_gram_verilog_file_7615.v:2:653-661: syntax error at token "endmodule"

4_gram_verilog_file_7620.v: 4_gram_verilog_file_7620.v:2:139-143: syntax error at token "logic"

4_gram_verilog_file_7626.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:39-43:; problematic formatter output is
// Seed: 1871434473
`define pp_0 0
`timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_7633.v: 4_gram_verilog_file_7633.v:3:88-92: syntax error at token "logic"
4_gram_verilog_file_7633.v:3:368-373: syntax error at token "always"
4_gram_verilog_file_7633.v:3:514: syntax error at token "("
4_gram_verilog_file_7633.v:3:580-585: syntax error at token "assign"
4_gram_verilog_file_7633.v:3:608-616: syntax error at token "endmodule"

4_gram_verilog_file_7636.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:41-45:; problematic formatter output is
// Seed: 3131644008
`define pp_0 0
`define pp_1 0
`default_nettype `pp_0 `default_nettype `pp_1
<<EOF>>
4_gram_verilog_file_7640.v: 4_gram_verilog_file_7640.v:2:99-103: syntax error at token "logic"
4_gram_verilog_file_7640.v:2:375-383: syntax error at token "endmodule"

4_gram_verilog_file_7660.v: 4_gram_verilog_file_7660.v:4:508-512: syntax error at token "logic"
4_gram_verilog_file_7660.v:4:731-736: syntax error at token "always"
4_gram_verilog_file_7660.v:4:794-795: syntax error at token "<="
4_gram_verilog_file_7660.v:4:807-809: syntax error at token "end"

4_gram_verilog_file_7666.v: 4_gram_verilog_file_7666.v:2:68-72: syntax error at token "logic"
4_gram_verilog_file_7666.v:2:355-360: syntax error at token "always"
4_gram_verilog_file_7666.v:2:437-439: syntax error at token "end"

4_gram_verilog_file_7675.v: 4_gram_verilog_file_7675.v:2:145-149: syntax error at token "logic"
4_gram_verilog_file_7675.v:2:395-400: syntax error at token "assign"
4_gram_verilog_file_7675.v:2:495-503: syntax error at token "endmodule"

4_gram_verilog_file_7676.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1880112599
`define pp_0 0
`default_nettype `pp_0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`resetall `timescale 1ps / 1ps
module module_0;
  assign id_0 = id_0;
  type_12(
      id_1, id_2
  );
  assign id_1 = id_1 ? 1 : id_2;
  logic id_3;
  logic id_4, id_5;
  logic id_6;
  assign id_5 = 1;
  type_15(
      id_3, {id_4, 1 - 1'b0 == 1}
  );
  type_1 id_7 (.id_0(id_4));
  assign id_5 = id_4;
  logic id_8;
  logic id_9;
  always @* id_3 = 1;
  logic id_10;
  logic id_11;
  type_20(
      1'h0 == 1, 1'b0, 1'b0, id_5, 1'b0
  );
endmodule
<<EOF>>
4_gram_verilog_file_7681.v: 4_gram_verilog_file_7681.v:2:84-88: syntax error at token "logic"
4_gram_verilog_file_7681.v:2:574-579: syntax error at token "assign"
4_gram_verilog_file_7681.v:2:638-646: syntax error at token "endmodule"

4_gram_verilog_file_7683.v: 4_gram_verilog_file_7683.v:2:58-60: syntax error at token "reg"
4_gram_verilog_file_7683.v:2:273: syntax error at token "("
4_gram_verilog_file_7683.v:2:310-315: syntax error at token "always"
4_gram_verilog_file_7683.v:2:356-357: syntax error at token "if"
4_gram_verilog_file_7683.v:2:407-410: syntax error at token "else"
4_gram_verilog_file_7683.v:2:429-431: syntax error at token "end"
4_gram_verilog_file_7683.v:2:460-468: syntax error at token "endmodule"

4_gram_verilog_file_7705.v: 4_gram_verilog_file_7705.v:2:249-253: syntax error at token "logic"
4_gram_verilog_file_7705.v:2:321-329: syntax error at token "endmodule"

4_gram_verilog_file_7718.v: 4_gram_verilog_file_7718.v:2:238-242: syntax error at token "logic"
4_gram_verilog_file_7718.v:2:415-423: syntax error at token "endmodule"

4_gram_verilog_file_7731.v: 4_gram_verilog_file_7731.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_7731.v:2:438-443: syntax error at token "assign"
4_gram_verilog_file_7731.v:2:491-496: syntax error at token "assign"
4_gram_verilog_file_7731.v:2:525: syntax error at token "("
4_gram_verilog_file_7731.v:2:588-596: syntax error at token "endmodule"

4_gram_verilog_file_7733.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 5:40-44:; problematic formatter output is
// Seed: 1178154667
`define pp_0 0
`define pp_1 0
`define pp_2 0
`timescale 1ps / 1 ps `default_nettype `pp_1
<<EOF>>
4_gram_verilog_file_7758.v: 4_gram_verilog_file_7758.v:9:141-145: syntax error at token "logic"
4_gram_verilog_file_7758.v:9:251-256: syntax error at token "assign"
4_gram_verilog_file_7758.v:9:275-283: syntax error at token "endmodule"

4_gram_verilog_file_7767.v: 4_gram_verilog_file_7767.v:2:124-128: syntax error at token "logic"
4_gram_verilog_file_7767.v:2:192-200: syntax error at token "endmodule"

4_gram_verilog_file_7776.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 9:60-64:; problematic formatter output is
// Seed: 2480136088
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`default_nettype `pp_1 `timescale 1ps / 1ps `timescale 1 ps / 1ps
`define pp_5 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `default_nettype `pp_1
module module_0 ();
  assign id_0 = 1;
endmodule
<<EOF>>
4_gram_verilog_file_7779.v: 4_gram_verilog_file_7779.v:2:184-188: syntax error at token "logic"
4_gram_verilog_file_7779.v:2:361-366: syntax error at token "assign"
4_gram_verilog_file_7779.v:2:428-435: syntax error at token "defparam"
4_gram_verilog_file_7779.v:2:464-469: syntax error at token "assign"
4_gram_verilog_file_7779.v:2:508-513: syntax error at token "always"
4_gram_verilog_file_7779.v:2:578-586: syntax error at token "endmodule"

4_gram_verilog_file_7795.v: 4_gram_verilog_file_7795.v:2:168-172: syntax error at token "logic"
4_gram_verilog_file_7795.v:2:220-225: syntax error at token "assign"
4_gram_verilog_file_7795.v:2:243-251: syntax error at token "endmodule"

4_gram_verilog_file_7795.v: 4_gram_verilog_file_7795.v:2:93-97: syntax error at token "logic"
4_gram_verilog_file_7795.v:2:135-140: syntax error at token "assign"
4_gram_verilog_file_7795.v:2:174-179: syntax error at token "assign"
4_gram_verilog_file_7795.v:2:216-224: syntax error at token "endmodule"

4_gram_verilog_file_7798.v: 4_gram_verilog_file_7798.v:2:168-172: syntax error at token "logic"
4_gram_verilog_file_7798.v:2:397-402: syntax error at token "assign"
4_gram_verilog_file_7798.v:2:420-425: syntax error at token "assign"
4_gram_verilog_file_7798.v:2:518-526: syntax error at token "endmodule"

4_gram_verilog_file_7799.v: 4_gram_verilog_file_7799.v:2:141-145: syntax error at token "logic"
4_gram_verilog_file_7799.v:2:216-224: syntax error at token "endmodule"

4_gram_verilog_file_7810.v: 4_gram_verilog_file_7810.v:4:36-40: syntax error at token "logic"
4_gram_verilog_file_7810.v:4:334-339: syntax error at token "assign"
4_gram_verilog_file_7810.v:4:410-415: syntax error at token "always"
4_gram_verilog_file_7810.v:4:466-468: syntax error at token "end"
4_gram_verilog_file_7810.v:4:541-546: syntax error at token "assign"
4_gram_verilog_file_7810.v:4:565-573: syntax error at token "endmodule"

4_gram_verilog_file_7815.v: 4_gram_verilog_file_7815.v:11:116-120: syntax error at token "logic"
4_gram_verilog_file_7815.v:11:268-273: syntax error at token "always"
4_gram_verilog_file_7815.v:11:317-325: syntax error at token "endmodule"

4_gram_verilog_file_7817.v: 4_gram_verilog_file_7817.v:2:61-65: syntax error at token "logic"
4_gram_verilog_file_7817.v:2:142-147: syntax error at token "assign"
4_gram_verilog_file_7817.v:2:165-173: syntax error at token "endmodule"

4_gram_verilog_file_7819.v: 4_gram_verilog_file_7819.v:2:165-169: syntax error at token "logic"
4_gram_verilog_file_7819.v:2:325: syntax error at token "("
4_gram_verilog_file_7819.v:2:367: syntax error at token "("
4_gram_verilog_file_7819.v:2:412-417: syntax error at token "assign"
4_gram_verilog_file_7819.v:2:478: syntax error at token "("
4_gram_verilog_file_7819.v:2:502-507: syntax error at token "always"
4_gram_verilog_file_7819.v:2:575-577: syntax error at token "end"
4_gram_verilog_file_7819.v:2:652-657: syntax error at token "assign"
4_gram_verilog_file_7819.v:2:728-736: syntax error at token "endmodule"

4_gram_verilog_file_7834.v: 4_gram_verilog_file_7834.v:3:147-151: syntax error at token "logic"
4_gram_verilog_file_7834.v:3:246-251: syntax error at token "assign"
4_gram_verilog_file_7834.v:3:270-275: syntax error at token "always"
4_gram_verilog_file_7834.v:3:354-359: syntax error at token "always"
4_gram_verilog_file_7834.v:3:421: syntax error at token "#"
4_gram_verilog_file_7834.v:3:430-432: syntax error at token "end"
4_gram_verilog_file_7834.v:3:485-490: syntax error at token "always"
4_gram_verilog_file_7834.v:3:559: syntax error at token "("
4_gram_verilog_file_7834.v:3:658-666: syntax error at token "endmodule"

4_gram_verilog_file_7835.v: 4_gram_verilog_file_7835.v:2:61-65: syntax error at token "logic"
4_gram_verilog_file_7835.v:2:274-282: syntax error at token "endmodule"

4_gram_verilog_file_7839.v: 4_gram_verilog_file_7839.v:2:330-334: syntax error at token "logic"
4_gram_verilog_file_7839.v:2:442-447: syntax error at token "always"
4_gram_verilog_file_7839.v:2:503-511: syntax error at token "endmodule"

4_gram_verilog_file_7843.v: 4_gram_verilog_file_7843.v:2:187-191: syntax error at token "logic"
4_gram_verilog_file_7843.v:2:299-307: syntax error at token "endmodule"

4_gram_verilog_file_7843.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 4:18-22:; problematic formatter output is
// Seed: 1261798881
`define pp_2 0
`define pp_3 0
`default_nettype `pp_3
module module_0 (
    output id_0,
    input  id_1
);
  assign id_0 = id_1;
  assign id_0 = 1;
endmodule
<<EOF>>
4_gram_verilog_file_7849.v: 4_gram_verilog_file_7849.v:2:80-82: syntax error at token "int"
4_gram_verilog_file_7849.v:2:161-169: syntax error at token "endmodule"

4_gram_verilog_file_7853.v: 4_gram_verilog_file_7853.v:2:186-190: syntax error at token "logic"
4_gram_verilog_file_7853.v:2:312-317: syntax error at token "assign"
4_gram_verilog_file_7853.v:2:338-346: syntax error at token "endmodule"

4_gram_verilog_file_7862.v: 4_gram_verilog_file_7862.v:2:572-576: syntax error at token "logic"
4_gram_verilog_file_7862.v:2:869-877: syntax error at token "endmodule"

4_gram_verilog_file_7865.v: 4_gram_verilog_file_7865.v:10:74-78: syntax error at token "logic"
4_gram_verilog_file_7865.v:10:213: syntax error at token "("
4_gram_verilog_file_7865.v:10:252-260: syntax error at token "endmodule"

4_gram_verilog_file_7867.v: 4_gram_verilog_file_7867.v:2:76-80: syntax error at token "logic"
4_gram_verilog_file_7867.v:2:111-119: syntax error at token "endmodule"

4_gram_verilog_file_7874.v: 4_gram_verilog_file_7874.v:2:82-86: syntax error at token "logic"
4_gram_verilog_file_7874.v:2:138: syntax error at token "("
4_gram_verilog_file_7874.v:2:190-198: syntax error at token "endmodule"

4_gram_verilog_file_7887.v: 4_gram_verilog_file_7887.v:3:154-158: syntax error at token "logic"
4_gram_verilog_file_7887.v:3:299-307: syntax error at token "endmodule"

4_gram_verilog_file_7905.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1677118988
`define pp_0 0
`default_nettype `pp_0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`timescale 1 ps / 1 ps `timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_7907.v: 4_gram_verilog_file_7907.v:2:61-65: syntax error at token "logic"
4_gram_verilog_file_7907.v:2:298-303: syntax error at token "assign"
4_gram_verilog_file_7907.v:2:320-325: syntax error at token "assign"
4_gram_verilog_file_7907.v:2:377-385: syntax error at token "endmodule"

4_gram_verilog_file_7916.v: 4_gram_verilog_file_7916.v:2:81-85: syntax error at token "logic"
4_gram_verilog_file_7916.v:2:265-270: syntax error at token "assign"
4_gram_verilog_file_7916.v:2:303-308: syntax error at token "assign"
4_gram_verilog_file_7916.v:2:367-372: syntax error at token "assign"
4_gram_verilog_file_7916.v:2:399-407: syntax error at token "endmodule"

4_gram_verilog_file_7927.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:39-43:; problematic formatter output is
// Seed: 2779973137
`define pp_0 0
`timescale 1ps / 1ps `timescale 1 ps / 1ps
`define pp_1 0
`timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_7937.v: 4_gram_verilog_file_7937.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_7937.v:2:400-405: syntax error at token "assign"
4_gram_verilog_file_7937.v:2:430-438: syntax error at token "endmodule"

4_gram_verilog_file_7944.v: 4_gram_verilog_file_7944.v:2:162-166: syntax error at token "logic"
4_gram_verilog_file_7944.v:2:387-392: syntax error at token "assign"
4_gram_verilog_file_7944.v:2:432-437: syntax error at token "assign"
4_gram_verilog_file_7944.v:2:486-494: syntax error at token "endmodule"

4_gram_verilog_file_7960.v: 4_gram_verilog_file_7960.v:2:251-255: syntax error at token "logic"
4_gram_verilog_file_7960.v:2:330-338: syntax error at token "endmodule"

4_gram_verilog_file_7968.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 7:18-22:; problematic formatter output is
// Seed: 680265180
`define pp_0 0
`define pp_1 0
`define pp_2 0
`celldefine
`define pp_3 0
`default_nettype `pp_3
<<EOF>>
4_gram_verilog_file_7968.v: 4_gram_verilog_file_7968.v:2:360-364: syntax error at token "logic"
4_gram_verilog_file_7968.v:2:428: syntax error at token "("
4_gram_verilog_file_7968.v:2:545-550: syntax error at token "assign"
4_gram_verilog_file_7968.v:2:582-590: syntax error at token "endmodule"

4_gram_verilog_file_7969.v: 4_gram_verilog_file_7969.v:2:68-72: syntax error at token "logic"
4_gram_verilog_file_7969.v:2:353-361: syntax error at token "endmodule"

4_gram_verilog_file_7983.v: 4_gram_verilog_file_7983.v:3:69-73: syntax error at token "logic"
4_gram_verilog_file_7983.v:3:243-251: syntax error at token "endmodule"

4_gram_verilog_file_7983.v: 4_gram_verilog_file_7983.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_7983.v:2:145: syntax error at token "("
4_gram_verilog_file_7983.v:2:637-645: syntax error at token "endmodule"

4_gram_verilog_file_7989.v: 4_gram_verilog_file_7989.v:2:171-175: syntax error at token "logic"
4_gram_verilog_file_7989.v:2:520-528: syntax error at token "endmodule"

4_gram_verilog_file_7993.v: 4_gram_verilog_file_7993.v:3:148-152: syntax error at token "logic"
4_gram_verilog_file_7993.v:3:578-586: syntax error at token "endmodule"

4_gram_verilog_file_7993.v: 4_gram_verilog_file_7993.v:2:708-712: syntax error at token "logic"
4_gram_verilog_file_7993.v:2:727-732: syntax error at token "assign"
4_gram_verilog_file_7993.v:2:753-761: syntax error at token "endmodule"

4_gram_verilog_file_7994.v: 4_gram_verilog_file_7994.v:2:95-99: syntax error at token "uwire"
4_gram_verilog_file_7994.v:2:127: syntax error at token "("
4_gram_verilog_file_7994.v:2:166-174: syntax error at token "endmodule"

4_gram_verilog_file_7995.v: 4_gram_verilog_file_7995.v:2:163-167: syntax error at token "logic"
4_gram_verilog_file_7995.v:2:222-227: syntax error at token "assign"
4_gram_verilog_file_7995.v:2:261: syntax error at token "("
4_gram_verilog_file_7995.v:2:343-351: syntax error at token "endmodule"

4_gram_verilog_file_8000.v: 4_gram_verilog_file_8000.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_8000.v:2:552-560: syntax error at token "endmodule"

4_gram_verilog_file_8005.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2974165810
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_8017.v: 4_gram_verilog_file_8017.v:2:68-72: syntax error at token "logic"
4_gram_verilog_file_8017.v:2:96-104: syntax error at token "endmodule"

4_gram_verilog_file_8028.v: 4_gram_verilog_file_8028.v:2:59-63: syntax error at token "logic"
4_gram_verilog_file_8028.v:2:84: syntax error at token "("
4_gram_verilog_file_8028.v:2:102-110: syntax error at token "endmodule"

4_gram_verilog_file_8052.v: 4_gram_verilog_file_8052.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_8052.v:2:332-337: syntax error at token "assign"
4_gram_verilog_file_8052.v:2:416-421: syntax error at token "always"
4_gram_verilog_file_8052.v:2:539-541: syntax error at token "end"

4_gram_verilog_file_8057.v: 4_gram_verilog_file_8057.v:2:74-76: syntax error at token "reg"
4_gram_verilog_file_8057.v:2:294: syntax error at token "("
4_gram_verilog_file_8057.v:2:318-323: syntax error at token "always"
4_gram_verilog_file_8057.v:2:383-385: syntax error at token "end"
4_gram_verilog_file_8057.v:2:442-450: syntax error at token "endmodule"

4_gram_verilog_file_8061.v: 4_gram_verilog_file_8061.v:2:57-59: syntax error at token "reg"
4_gram_verilog_file_8061.v:2:506-511: syntax error at token "assign"
4_gram_verilog_file_8061.v:2:533-538: syntax error at token "always"
4_gram_verilog_file_8061.v:2:596-597: syntax error at token "if"
4_gram_verilog_file_8061.v:2:639-642: syntax error at token "else"
4_gram_verilog_file_8061.v:2:683-685: syntax error at token "end"

4_gram_verilog_file_8066.v: 4_gram_verilog_file_8066.v:2:103-107: syntax error at token "logic"
4_gram_verilog_file_8066.v:2:159: syntax error at token "("
4_gram_verilog_file_8066.v:2:187: syntax error at token "("
4_gram_verilog_file_8066.v:2:238-243: syntax error at token "always"
4_gram_verilog_file_8066.v:2:311-313: syntax error at token "end"
4_gram_verilog_file_8066.v:2:395-403: syntax error at token "endmodule"

4_gram_verilog_file_8093.v: 4_gram_verilog_file_8093.v:2:157-161: syntax error at token "logic"
4_gram_verilog_file_8093.v:2:311-316: syntax error at token "assign"
4_gram_verilog_file_8093.v:2:334-339: syntax error at token "assign"
4_gram_verilog_file_8093.v:2:363-371: syntax error at token "endmodule"

4_gram_verilog_file_8121.v: 4_gram_verilog_file_8121.v:2:217-221: syntax error at token "logic"
4_gram_verilog_file_8121.v:2:865-870: syntax error at token "assign"
4_gram_verilog_file_8121.v:2:891-899: syntax error at token "endmodule"

4_gram_verilog_file_8137.v: 4_gram_verilog_file_8137.v:2:85-89: syntax error at token "logic"
4_gram_verilog_file_8137.v:2:234-239: syntax error at token "assign"
4_gram_verilog_file_8137.v:2:266-274: syntax error at token "endmodule"

4_gram_verilog_file_8138.v: 4_gram_verilog_file_8138.v:2:111-113: syntax error at token "wor"
4_gram_verilog_file_8138.v:2:160-165: syntax error at token "assign"
4_gram_verilog_file_8138.v:2:204-209: syntax error at token "assign"
4_gram_verilog_file_8138.v:2:230-238: syntax error at token "endmodule"

4_gram_verilog_file_8148.v: 4_gram_verilog_file_8148.v:2:94-98: syntax error at token "logic"
4_gram_verilog_file_8148.v:2:136-141: syntax error at token "assign"
4_gram_verilog_file_8148.v:2:199-204: syntax error at token "assign"
4_gram_verilog_file_8148.v:2:282-289: syntax error at token "generate"
4_gram_verilog_file_8148.v:2:327-337: syntax error at token "endgenerate"

4_gram_verilog_file_8163.v: 4_gram_verilog_file_8163.v:2:122-126: syntax error at token "logic"
4_gram_verilog_file_8163.v:2:573-578: syntax error at token "assign"
4_gram_verilog_file_8163.v:2:607: syntax error at token "("
4_gram_verilog_file_8163.v:2:700-705: syntax error at token "pullup"
4_gram_verilog_file_8163.v:2:771: syntax error at token "("
4_gram_verilog_file_8163.v:2:835-843: syntax error at token "endmodule"

4_gram_verilog_file_8191.v: 4_gram_verilog_file_8191.v:3:98-102: syntax error at token "logic"
4_gram_verilog_file_8191.v:3:238-246: syntax error at token "endmodule"

4_gram_verilog_file_8200.v: 4_gram_verilog_file_8200.v:2:54-58: syntax error at token "logic"
4_gram_verilog_file_8200.v:2:137-145: syntax error at token "endmodule"

4_gram_verilog_file_8206.v: 4_gram_verilog_file_8206.v:2:128-132: syntax error at token "logic"
4_gram_verilog_file_8206.v:2:544-552: syntax error at token "endmodule"

4_gram_verilog_file_8207.v: 4_gram_verilog_file_8207.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_8207.v:2:342-347: syntax error at token "assign"
4_gram_verilog_file_8207.v:2:383-388: syntax error at token "always"
4_gram_verilog_file_8207.v:2:475-480: syntax error at token "assign"
4_gram_verilog_file_8207.v:2:511-516: syntax error at token "always"
4_gram_verilog_file_8207.v:2:618-620: syntax error at token "end"
4_gram_verilog_file_8207.v:2:773-781: syntax error at token "endmodule"

4_gram_verilog_file_8219.v: 4_gram_verilog_file_8219.v:2:58-62: syntax error at token "logic"
4_gram_verilog_file_8219.v:2:426-434: syntax error at token "endmodule"

4_gram_verilog_file_8226.v: 4_gram_verilog_file_8226.v:2:59-63: syntax error at token "logic"
4_gram_verilog_file_8226.v:2:239-244: syntax error at token "always"
4_gram_verilog_file_8226.v:2:296-297: syntax error at token "<="
4_gram_verilog_file_8226.v:2:309-311: syntax error at token "end"
4_gram_verilog_file_8226.v:2:331-336: syntax error at token "assign"
4_gram_verilog_file_8226.v:2:357-362: syntax error at token "always"
4_gram_verilog_file_8226.v:2:463-465: syntax error at token "end"

4_gram_verilog_file_8254.v: 4_gram_verilog_file_8254.v:3:77-81: syntax error at token "logic"
4_gram_verilog_file_8254.v:3:160: syntax error at token "("
4_gram_verilog_file_8254.v:3:178-186: syntax error at token "endmodule"

4_gram_verilog_file_8255.v: 4_gram_verilog_file_8255.v:2:93-97: syntax error at token "logic"
4_gram_verilog_file_8255.v:2:355-360: syntax error at token "assign"
4_gram_verilog_file_8255.v:2:381-389: syntax error at token "endmodule"
4_gram_verilog_file_8255.v:2:565-573: syntax error at token "endmodule"

4_gram_verilog_file_8258.v: 4_gram_verilog_file_8258.v:2:212-216: syntax error at token "logic"
4_gram_verilog_file_8258.v:2:267-272: syntax error at token "assign"
4_gram_verilog_file_8258.v:2:337: syntax error at token "("
4_gram_verilog_file_8258.v:2:461-469: syntax error at token "endmodule"

4_gram_verilog_file_8262.v: 4_gram_verilog_file_8262.v:2:74-78: syntax error at token "logic"
4_gram_verilog_file_8262.v:2:275-283: syntax error at token "endmodule"

4_gram_verilog_file_8266.v: 4_gram_verilog_file_8266.v:2:354-358: syntax error at token "logic"
4_gram_verilog_file_8266.v:2:398-406: syntax error at token "endmodule"

4_gram_verilog_file_8266.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 10:18-22:; problematic formatter output is
// Seed: 2521372238
`timescale 1ps / 1ps
`define pp_3 0
`timescale 1ps / 1ps
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`default_nettype `pp_4
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  reg   id_3;
  logic id_4;
  assign id_1 = 1'd0;
  reg id_5;
  assign id_1 = id_3;
  assign id_1 = id_5;
  always @*
    if (id_5) begin
      if (id_5) id_3 <= id_5;
    end
  logic id_6;
  logic id_7, id_8, id_9;
  logic id_10;
endmodule
`define pp_16 0
`define pp_17 0
`timescale 1 ps / 1ps `celldefine
<<EOF>>
4_gram_verilog_file_8306.v: 4_gram_verilog_file_8306.v:4:85-89: syntax error at token "logic"
4_gram_verilog_file_8306.v:4:222-229: syntax error at token "generate"
4_gram_verilog_file_8306.v:4:255-265: syntax error at token "endgenerate"
4_gram_verilog_file_8306.v:4:325-330: syntax error at token "assign"
4_gram_verilog_file_8306.v:4:358: syntax error at token "("
4_gram_verilog_file_8306.v:4:389-394: syntax error at token "always"
4_gram_verilog_file_8306.v:4:499-501: syntax error at token "end"
4_gram_verilog_file_8306.v:4:564-566: syntax error at token "end"

4_gram_verilog_file_8317.v: 4_gram_verilog_file_8317.v:2:393-397: syntax error at token "logic"
4_gram_verilog_file_8317.v:2:498-505: syntax error at token "generate"
4_gram_verilog_file_8317.v:2:573-583: syntax error at token "endgenerate"
4_gram_verilog_file_8317.v:2:602-607: syntax error at token "assign"
4_gram_verilog_file_8317.v:2:628-636: syntax error at token "endmodule"

4_gram_verilog_file_8346.v: 4_gram_verilog_file_8346.v:3:13-17: syntax error at token "`pp_0"
4_gram_verilog_file_8346.v:3:61-65: syntax error at token "table"
4_gram_verilog_file_8346.v:3:89: syntax error at token "?"
4_gram_verilog_file_8346.v:3:110: syntax error at token "0"
4_gram_verilog_file_8346.v:3:134: syntax error at token "0"
4_gram_verilog_file_8346.v:3:155: syntax error at token "1"
4_gram_verilog_file_8346.v:3:179: syntax error at token "?"
4_gram_verilog_file_8346.v:3:203-210: syntax error at token "endtable"

4_gram_verilog_file_8368.v: 4_gram_verilog_file_8368.v:2:303-307: syntax error at token "logic"
4_gram_verilog_file_8368.v:2:837-842: syntax error at token "always"
4_gram_verilog_file_8368.v:2:916-918: syntax error at token "end"
4_gram_verilog_file_8368.v:2:950-958: syntax error at token "endmodule"

4_gram_verilog_file_8437.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_9" at 26:39-43:; problematic formatter output is
// Seed: 3147760990
`define pp_0 (  pp_1  ,  pp_2  )  0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1 ps
typedef reg `pp_2;
`timescale 1ps / 1ps
`define pp_7 0
`define pp_8 0
`define pp_9 0
`default_nettype wire
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`timescale 1 ps / 1ps
`define pp_15 0
`define pp_16 0
`define pp_17 (  pp_18  ,  pp_19  )  0
`define pp_20 0
`timescale 1ps / 1 ps
`define pp_21 0
`timescale 1ps / 1ps `default_nettype `pp_9
<<EOF>>
4_gram_verilog_file_8447.v: 4_gram_verilog_file_8447.v:2:274-278: syntax error at token "logic"
4_gram_verilog_file_8447.v:2:712-717: syntax error at token "assign"
4_gram_verilog_file_8447.v:2:754: syntax error at token "("
4_gram_verilog_file_8447.v:2:795-803: syntax error at token "endmodule"

4_gram_verilog_file_8461.v: 4_gram_verilog_file_8461.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_8461.v:2:78: syntax error at token "("
4_gram_verilog_file_8461.v:2:111-119: syntax error at token "endmodule"

4_gram_verilog_file_8478.v: 4_gram_verilog_file_8478.v:2:181-185: syntax error at token "logic"
4_gram_verilog_file_8478.v:2:200-205: syntax error at token "assign"
4_gram_verilog_file_8478.v:2:223-231: syntax error at token "endmodule"

4_gram_verilog_file_8480.v: 4_gram_verilog_file_8480.v:2:722-726: syntax error at token "logic"
4_gram_verilog_file_8480.v:2:871-876: syntax error at token "always"
4_gram_verilog_file_8480.v:2:957: syntax error at token "("
4_gram_verilog_file_8480.v:2:979-984: syntax error at token "assign"
4_gram_verilog_file_8480.v:2:1065-1070: syntax error at token "assign"
4_gram_verilog_file_8480.v:2:1088-1093: syntax error at token "assign"
4_gram_verilog_file_8480.v:2:1116-1121: syntax error at token "assign"
4_gram_verilog_file_8480.v:2:1147: syntax error at token "("
4_gram_verilog_file_8480.v:2:1214-1222: syntax error at token "endmodule"

4_gram_verilog_file_8487.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1549928494
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_8490.v: 4_gram_verilog_file_8490.v:2:157-161: syntax error at token "logic"
4_gram_verilog_file_8490.v:2:1094-1102: syntax error at token "endmodule"

4_gram_verilog_file_8503.v: 4_gram_verilog_file_8503.v:2:157-161: syntax error at token "logic"
4_gram_verilog_file_8503.v:2:239: syntax error at token "("
4_gram_verilog_file_8503.v:2:410-418: syntax error at token "endmodule"

4_gram_verilog_file_8509.v: 4_gram_verilog_file_8509.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_8509.v:2:870-875: syntax error at token "assign"
4_gram_verilog_file_8509.v:2:903-908: syntax error at token "assign"
4_gram_verilog_file_8509.v:2:927-935: syntax error at token "endmodule"

4_gram_verilog_file_8524.v: 4_gram_verilog_file_8524.v:2:391-395: syntax error at token "logic"
4_gram_verilog_file_8524.v:2:529-537: syntax error at token "endmodule"

4_gram_verilog_file_8528.v: 4_gram_verilog_file_8528.v:2:515-519: syntax error at token "logic"
4_gram_verilog_file_8528.v:2:701-706: syntax error at token "assign"
4_gram_verilog_file_8528.v:2:727-732: syntax error at token "assign"
4_gram_verilog_file_8528.v:2:759-767: syntax error at token "endmodule"

4_gram_verilog_file_8531.v: 4_gram_verilog_file_8531.v:4:104-108: syntax error at token "logic"
4_gram_verilog_file_8531.v:4:206-214: syntax error at token "endmodule"

4_gram_verilog_file_8536.v: 4_gram_verilog_file_8536.v:3:36-40: syntax error at token "logic"
4_gram_verilog_file_8536.v:3:239: syntax error at token "("
4_gram_verilog_file_8536.v:3:257-265: syntax error at token "endmodule"

4_gram_verilog_file_8551.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:41-45:; problematic formatter output is
// Seed: 3218720372
`define pp_0 0
`timescale 1 ps / 1 ps `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_8556.v: 4_gram_verilog_file_8556.v:2:359-363: syntax error at token "logic"
4_gram_verilog_file_8556.v:2:872-877: syntax error at token "assign"
4_gram_verilog_file_8556.v:2:895-903: syntax error at token "endmodule"

4_gram_verilog_file_8561.v: 4_gram_verilog_file_8561.v:2:245-249: syntax error at token "logic"
4_gram_verilog_file_8561.v:2:391-399: syntax error at token "endmodule"

4_gram_verilog_file_8561.v: 4_gram_verilog_file_8561.v:2:155-159: syntax error at token "logic"
4_gram_verilog_file_8561.v:2:223-231: syntax error at token "endmodule"

4_gram_verilog_file_8566.v: 4_gram_verilog_file_8566.v:2:110-114: syntax error at token "logic"
4_gram_verilog_file_8566.v:2:192-200: syntax error at token "endmodule"

4_gram_verilog_file_8575.v: 4_gram_verilog_file_8575.v:2:166-170: syntax error at token "logic"
4_gram_verilog_file_8575.v:2:300-308: syntax error at token "endmodule"

4_gram_verilog_file_8589.v: 4_gram_verilog_file_8589.v:2:270-274: syntax error at token "logic"
4_gram_verilog_file_8589.v:2:411-416: syntax error at token "assign"
4_gram_verilog_file_8589.v:2:451-456: syntax error at token "assign"
4_gram_verilog_file_8589.v:2:489-497: syntax error at token "endmodule"

4_gram_verilog_file_8592.v: 4_gram_verilog_file_8592.v:2:84-88: syntax error at token "logic"
4_gram_verilog_file_8592.v:2:143: syntax error at token "("
4_gram_verilog_file_8592.v:2:184: syntax error at token "("
4_gram_verilog_file_8592.v:2:205-213: syntax error at token "endmodule"

4_gram_verilog_file_8616.v: 4_gram_verilog_file_8616.v:2:84-88: syntax error at token "logic"
4_gram_verilog_file_8616.v:2:320: syntax error at token "("
4_gram_verilog_file_8616.v:2:361-366: syntax error at token "assign"
4_gram_verilog_file_8616.v:2:384-389: syntax error at token "always"
4_gram_verilog_file_8616.v:2:537: syntax error at token "("
4_gram_verilog_file_8616.v:2:585-590: syntax error at token "assign"
4_gram_verilog_file_8616.v:2:623: syntax error at token "("
4_gram_verilog_file_8616.v:2:785-790: syntax error at token "assign"
4_gram_verilog_file_8616.v:2:812-820: syntax error at token "endmodule"

4_gram_verilog_file_8622.v: 4_gram_verilog_file_8622.v:3:42-46: syntax error at token "logic"
4_gram_verilog_file_8622.v:3:180-185: syntax error at token "assign"
4_gram_verilog_file_8622.v:3:261: syntax error at token "("
4_gram_verilog_file_8622.v:3:313: syntax error at token "("
4_gram_verilog_file_8622.v:3:388: syntax error at token "("
4_gram_verilog_file_8622.v:3:437-445: syntax error at token "endmodule"

4_gram_verilog_file_8622.v: 4_gram_verilog_file_8622.v:2:275-279: syntax error at token "logic"
4_gram_verilog_file_8622.v:2:445: syntax error at token "("
4_gram_verilog_file_8622.v:2:466-471: syntax error at token "assign"
4_gram_verilog_file_8622.v:2:490-498: syntax error at token "endmodule"

4_gram_verilog_file_8626.v: 4_gram_verilog_file_8626.v:4:138-142: syntax error at token "logic"
4_gram_verilog_file_8626.v:4:302: syntax error at token "("
4_gram_verilog_file_8626.v:4:398-406: syntax error at token "endmodule"

4_gram_verilog_file_8629.v: 4_gram_verilog_file_8629.v:2:107-111: syntax error at token "logic"
4_gram_verilog_file_8629.v:2:208-216: syntax error at token "endmodule"

4_gram_verilog_file_8632.v: 4_gram_verilog_file_8632.v:2:301-305: syntax error at token "logic"
4_gram_verilog_file_8632.v:2:750-755: syntax error at token "assign"
4_gram_verilog_file_8632.v:2:794-802: syntax error at token "endmodule"

4_gram_verilog_file_8659.v: 4_gram_verilog_file_8659.v:2:74-78: syntax error at token "logic"
4_gram_verilog_file_8659.v:2:219-227: syntax error at token "endmodule"

4_gram_verilog_file_8678.v: 4_gram_verilog_file_8678.v:2:192-196: syntax error at token "logic"
4_gram_verilog_file_8678.v:2:364-372: syntax error at token "endmodule"

4_gram_verilog_file_8687.v: 4_gram_verilog_file_8687.v:2:116-120: syntax error at token "logic"
4_gram_verilog_file_8687.v:2:360-365: syntax error at token "assign"
4_gram_verilog_file_8687.v:2:390: syntax error at token "("
4_gram_verilog_file_8687.v:2:407-412: syntax error at token "assign"
4_gram_verilog_file_8687.v:2:448-453: syntax error at token "assign"
4_gram_verilog_file_8687.v:2:489-497: syntax error at token "endmodule"

4_gram_verilog_file_8692.v: 4_gram_verilog_file_8692.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_8692.v:2:128-133: syntax error at token "assign"
4_gram_verilog_file_8692.v:2:176-184: syntax error at token "endmodule"

4_gram_verilog_file_8693.v: 4_gram_verilog_file_8693.v:2:297-301: syntax error at token "logic"
4_gram_verilog_file_8693.v:2:370-375: syntax error at token "assign"
4_gram_verilog_file_8693.v:2:394-402: syntax error at token "endmodule"

4_gram_verilog_file_8698.v: 4_gram_verilog_file_8698.v:2:124-130: syntax error at token "supply1"
4_gram_verilog_file_8698.v:2:210: syntax error at token "("
4_gram_verilog_file_8698.v:2:248-253: syntax error at token "assign"
4_gram_verilog_file_8698.v:2:271-276: syntax error at token "assign"
4_gram_verilog_file_8698.v:2:416-421: syntax error at token "always"
4_gram_verilog_file_8698.v:2:499-501: syntax error at token "end"

4_gram_verilog_file_8713.v: 4_gram_verilog_file_8713.v:3:264-268: syntax error at token "logic"
4_gram_verilog_file_8713.v:3:526-531: syntax error at token "always"
4_gram_verilog_file_8713.v:3:581: syntax error at token "("
4_gram_verilog_file_8713.v:3:685-693: syntax error at token "endmodule"

4_gram_verilog_file_8717.v: 4_gram_verilog_file_8717.v:8:37-41: syntax error at token "logic"
4_gram_verilog_file_8717.v:8:801-809: syntax error at token "endmodule"
4_gram_verilog_file_8717.v:12:127-135: syntax error at token "endmodule"

4_gram_verilog_file_8752.v: 4_gram_verilog_file_8752.v:2:318-322: syntax error at token "logic"
4_gram_verilog_file_8752.v:2:373-378: syntax error at token "assign"
4_gram_verilog_file_8752.v:2:396-404: syntax error at token "endmodule"

4_gram_verilog_file_8752.v: 4_gram_verilog_file_8752.v:2:113-117: syntax error at token "logic"
4_gram_verilog_file_8752.v:2:132-137: syntax error at token "assign"
4_gram_verilog_file_8752.v:2:161: syntax error at token "("
4_gram_verilog_file_8752.v:2:194-199: syntax error at token "assign"
4_gram_verilog_file_8752.v:2:249-257: syntax error at token "endmodule"

4_gram_verilog_file_8772.v: 4_gram_verilog_file_8772.v:2:131-135: syntax error at token "logic"
4_gram_verilog_file_8772.v:2:221-226: syntax error at token "assign"
4_gram_verilog_file_8772.v:2:272: syntax error at token "("
4_gram_verilog_file_8772.v:2:508-516: syntax error at token "endmodule"

4_gram_verilog_file_8789.v: 4_gram_verilog_file_8789.v:2:269-273: syntax error at token "logic"
4_gram_verilog_file_8789.v:2:330-335: syntax error at token "assign"
4_gram_verilog_file_8789.v:2:409-417: syntax error at token "endmodule"

4_gram_verilog_file_8797.v: 4_gram_verilog_file_8797.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_8797.v:2:284-292: syntax error at token "endmodule"

4_gram_verilog_file_8807.v: 4_gram_verilog_file_8807.v:2:299-303: syntax error at token "logic"
4_gram_verilog_file_8807.v:2:336-341: syntax error at token "assign"
4_gram_verilog_file_8807.v:2:440-448: syntax error at token "endmodule"

4_gram_verilog_file_8820.v: 4_gram_verilog_file_8820.v:2:235-239: syntax error at token "logic"
4_gram_verilog_file_8820.v:2:376-381: syntax error at token "assign"
4_gram_verilog_file_8820.v:2:402-410: syntax error at token "endmodule"

4_gram_verilog_file_8828.v: 4_gram_verilog_file_8828.v:3:426-430: syntax error at token "logic"
4_gram_verilog_file_8828.v:3:618-623: syntax error at token "assign"
4_gram_verilog_file_8828.v:3:676-681: syntax error at token "assign"
4_gram_verilog_file_8828.v:3:703-711: syntax error at token "endmodule"

4_gram_verilog_file_8837.v: 4_gram_verilog_file_8837.v:2:295-299: syntax error at token "logic"
4_gram_verilog_file_8837.v:2:501-506: syntax error at token "assign"
4_gram_verilog_file_8837.v:2:524-532: syntax error at token "endmodule"

4_gram_verilog_file_8840.v: 4_gram_verilog_file_8840.v:2:207-211: syntax error at token "logic"
4_gram_verilog_file_8840.v:2:227-232: syntax error at token "assign"
4_gram_verilog_file_8840.v:2:289-297: syntax error at token "endmodule"

4_gram_verilog_file_8859.v: 4_gram_verilog_file_8859.v:2:113-117: syntax error at token "logic"
4_gram_verilog_file_8859.v:2:258-266: syntax error at token "endmodule"

4_gram_verilog_file_8881.v: 4_gram_verilog_file_8881.v:3:42-46: syntax error at token "logic"
4_gram_verilog_file_8881.v:3:212-217: syntax error at token "assign"
4_gram_verilog_file_8881.v:3:235-243: syntax error at token "endmodule"

4_gram_verilog_file_8883.v: 4_gram_verilog_file_8883.v:2:455-459: syntax error at token "logic"
4_gram_verilog_file_8883.v:2:571-579: syntax error at token "endmodule"

4_gram_verilog_file_8883.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 6:39-43:; problematic formatter output is
// Seed: 1415391630
`define pp_0 0
`timescale 1 ps / 1ps
`define pp_1 0
`define pp_2 0
`timescale 1ps / 1ps `default_nettype `pp_2
<<EOF>>
4_gram_verilog_file_8883.v: 4_gram_verilog_file_8883.v:2:109-113: syntax error at token "logic"
4_gram_verilog_file_8883.v:2:222-230: syntax error at token "endmodule"

4_gram_verilog_file_8889.v: 4_gram_verilog_file_8889.v:2:361-365: syntax error at token "logic"
4_gram_verilog_file_8889.v:2:560-568: syntax error at token "endmodule"

4_gram_verilog_file_8890.v: 4_gram_verilog_file_8890.v:2:100-104: syntax error at token "logic"
4_gram_verilog_file_8890.v:2:213-221: syntax error at token "endmodule"

4_gram_verilog_file_8893.v: 4_gram_verilog_file_8893.v:3:36-40: syntax error at token "logic"
4_gram_verilog_file_8893.v:3:236-241: syntax error at token "always"
4_gram_verilog_file_8893.v:3:319-321: syntax error at token "end"

4_gram_verilog_file_8896.v: 4_gram_verilog_file_8896.v:2:54-58: syntax error at token "logic"
4_gram_verilog_file_8896.v:2:209: syntax error at token "("
4_gram_verilog_file_8896.v:2:292-297: syntax error at token "always"
4_gram_verilog_file_8896.v:2:391-393: syntax error at token "end"

4_gram_verilog_file_8897.v: 4_gram_verilog_file_8897.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_8897.v:2:270-278: syntax error at token "endmodule"

4_gram_verilog_file_8905.v: 4_gram_verilog_file_8905.v:2:373-377: syntax error at token "logic"
4_gram_verilog_file_8905.v:2:554-562: syntax error at token "endmodule"

4_gram_verilog_file_8921.v: 4_gram_verilog_file_8921.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_8921.v:2:318-325: syntax error at token "defparam"
4_gram_verilog_file_8921.v:2:354-362: syntax error at token "endmodule"

4_gram_verilog_file_8921.v: 4_gram_verilog_file_8921.v:2:189-193: syntax error at token "logic"
4_gram_verilog_file_8921.v:2:282-290: syntax error at token "endmodule"

4_gram_verilog_file_8927.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 303872060
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_8928.v: 4_gram_verilog_file_8928.v:2:261-265: syntax error at token "logic"
4_gram_verilog_file_8928.v:2:508-513: syntax error at token "assign"
4_gram_verilog_file_8928.v:2:545-553: syntax error at token "endmodule"

4_gram_verilog_file_8955.v: 4_gram_verilog_file_8955.v:4:150-154: syntax error at token "logic"
4_gram_verilog_file_8955.v:4:526-534: syntax error at token "endmodule"

4_gram_verilog_file_8973.v: 4_gram_verilog_file_8973.v:11:88-90: syntax error at token "wor"
4_gram_verilog_file_8973.v:11:105-110: syntax error at token "assign"
4_gram_verilog_file_8973.v:11:140-145: syntax error at token "always"
4_gram_verilog_file_8973.v:11:190-195: syntax error at token "assign"
4_gram_verilog_file_8973.v:11:250-258: syntax error at token "endmodule"

4_gram_verilog_file_8983.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 6:18-22:; problematic formatter output is
// Seed: 3178023307
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`default_nettype `pp_1
module module_0 ();
  always id_0 = #1 id_0;
endmodule
<<EOF>>
4_gram_verilog_file_9004.v: 4_gram_verilog_file_9004.v:6:83-87: syntax error at token "logic"
4_gram_verilog_file_9004.v:6:227: syntax error at token "("
4_gram_verilog_file_9004.v:6:311-319: syntax error at token "endmodule"

4_gram_verilog_file_9023.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 12:18-22:; problematic formatter output is
// Seed: 1337883424
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
`default_nettype wire
`define pp_5 0
`timescale 1ps / 1ps `timescale 1 ps / 1 ps
localparam `pp_2 = 1 - `pp_2;
`default_nettype `pp_3
<<EOF>>
4_gram_verilog_file_9037.v: 4_gram_verilog_file_9037.v:2:309-313: syntax error at token "logic"
4_gram_verilog_file_9037.v:2:411-419: syntax error at token "endmodule"

4_gram_verilog_file_9038.v: 4_gram_verilog_file_9038.v:2:235-239: syntax error at token "logic"
4_gram_verilog_file_9038.v:2:310: syntax error at token "("
4_gram_verilog_file_9038.v:2:682-687: syntax error at token "always"
4_gram_verilog_file_9038.v:2:738-740: syntax error at token "end"
4_gram_verilog_file_9038.v:2:760-768: syntax error at token "endmodule"

4_gram_verilog_file_9040.v: 4_gram_verilog_file_9040.v:3:208-212: syntax error at token "logic"
4_gram_verilog_file_9040.v:3:550-555: syntax error at token "assign"
4_gram_verilog_file_9040.v:3:594-599: syntax error at token "assign"
4_gram_verilog_file_9040.v:3:634: syntax error at token "("
4_gram_verilog_file_9040.v:3:707: syntax error at token "("
4_gram_verilog_file_9040.v:3:737-745: syntax error at token "endmodule"

4_gram_verilog_file_9048.v: 4_gram_verilog_file_9048.v:2:92-96: syntax error at token "logic"
4_gram_verilog_file_9048.v:2:134: syntax error at token "("
4_gram_verilog_file_9048.v:2:173-181: syntax error at token "endmodule"

4_gram_verilog_file_9061.v: 4_gram_verilog_file_9061.v:2:84-88: syntax error at token "logic"
4_gram_verilog_file_9061.v:2:132: syntax error at token "("
4_gram_verilog_file_9061.v:2:269-277: syntax error at token "endmodule"

4_gram_verilog_file_9067.v: 4_gram_verilog_file_9067.v:2:398-402: syntax error at token "logic"
4_gram_verilog_file_9067.v:2:432: syntax error at token "("
4_gram_verilog_file_9067.v:2:482-490: syntax error at token "endmodule"

4_gram_verilog_file_9068.v: 4_gram_verilog_file_9068.v:2:152-156: syntax error at token "logic"
4_gram_verilog_file_9068.v:2:354: syntax error at token "("
4_gram_verilog_file_9068.v:2:505: syntax error at token "("
4_gram_verilog_file_9068.v:2:555: syntax error at token "("
4_gram_verilog_file_9068.v:2:641: syntax error at token "("
4_gram_verilog_file_9068.v:2:1078-1086: syntax error at token "endmodule"

4_gram_verilog_file_9079.v: 4_gram_verilog_file_9079.v:2:305-309: syntax error at token "logic"
4_gram_verilog_file_9079.v:2:427-432: syntax error at token "assign"
4_gram_verilog_file_9079.v:2:467: syntax error at token "("
4_gram_verilog_file_9079.v:2:567-575: syntax error at token "endmodule"

4_gram_verilog_file_9096.v: 4_gram_verilog_file_9096.v:3:59-63: syntax error at token "logic"
4_gram_verilog_file_9096.v:3:191: syntax error at token "("
4_gram_verilog_file_9096.v:3:212-220: syntax error at token "endmodule"

4_gram_verilog_file_9098.v: 4_gram_verilog_file_9098.v:2:85-89: syntax error at token "logic"
4_gram_verilog_file_9098.v:2:104-112: syntax error at token "endmodule"

4_gram_verilog_file_9098.v: 4_gram_verilog_file_9098.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_9098.v:2:817: syntax error at token "("
4_gram_verilog_file_9098.v:2:864-872: syntax error at token "endmodule"

4_gram_verilog_file_9112.v: 4_gram_verilog_file_9112.v:3:323-327: syntax error at token "logic"
4_gram_verilog_file_9112.v:3:481-489: syntax error at token "endmodule"

4_gram_verilog_file_9116.v: 4_gram_verilog_file_9116.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_9116.v:2:103-108: syntax error at token "assign"
4_gram_verilog_file_9116.v:2:137-142: syntax error at token "assign"
4_gram_verilog_file_9116.v:2:194-202: syntax error at token "endmodule"

4_gram_verilog_file_9130.v: 4_gram_verilog_file_9130.v:2:52-56: syntax error at token "logic"
4_gram_verilog_file_9130.v:2:400-405: syntax error at token "assign"
4_gram_verilog_file_9130.v:2:461-466: syntax error at token "assign"
4_gram_verilog_file_9130.v:2:505-513: syntax error at token "endmodule"

4_gram_verilog_file_9153.v: 4_gram_verilog_file_9153.v:2:282-286: syntax error at token "logic"
4_gram_verilog_file_9153.v:2:319-326: syntax error at token "generate"
4_gram_verilog_file_9153.v:2:377-387: syntax error at token "endgenerate"
4_gram_verilog_file_9153.v:2:407-415: syntax error at token "endmodule"

4_gram_verilog_file_9158.v: 4_gram_verilog_file_9158.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_9158.v:2:214-222: syntax error at token "endmodule"

4_gram_verilog_file_9174.v: 4_gram_verilog_file_9174.v:4:109-113: syntax error at token "logic"
4_gram_verilog_file_9174.v:4:208-216: syntax error at token "endmodule"

4_gram_verilog_file_9176.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 5:18-22:; problematic formatter output is
// Seed: 93185006
`define pp_2 0
`define pp_3 0
`define pp_4 0
`default_nettype `pp_3
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input reg id_1
);
  always @* begin
    id_0 <= 1;
    if (1) begin
      id_0 <= id_1;
    end else begin
      id_0 <= (1);
    end
  end
  logic id_2 = 1;
endmodule
<<EOF>>
4_gram_verilog_file_9182.v: 4_gram_verilog_file_9182.v:2:213-217: syntax error at token "logic"
4_gram_verilog_file_9182.v:2:336-344: syntax error at token "endmodule"

4_gram_verilog_file_9188.v: 4_gram_verilog_file_9188.v:2:280-284: syntax error at token "logic"
4_gram_verilog_file_9188.v:2:341: syntax error at token "("
4_gram_verilog_file_9188.v:2:391-399: syntax error at token "endmodule"

4_gram_verilog_file_9188.v: 4_gram_verilog_file_9188.v:2:313-317: syntax error at token "logic"
4_gram_verilog_file_9188.v:2:445-453: syntax error at token "endmodule"

4_gram_verilog_file_9191.v: 4_gram_verilog_file_9191.v:3:40-42: syntax error at token "reg"
4_gram_verilog_file_9191.v:3:128-133: syntax error at token "assign"
4_gram_verilog_file_9191.v:3:183-188: syntax error at token "assign"
4_gram_verilog_file_9191.v:3:209-214: syntax error at token "assign"
4_gram_verilog_file_9191.v:3:242: syntax error at token "("
4_gram_verilog_file_9191.v:3:266-271: syntax error at token "always"
4_gram_verilog_file_9191.v:3:308-316: syntax error at token "endmodule"

4_gram_verilog_file_9192.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 7:18-22:; problematic formatter output is
// Seed: 2448411201
`define pp_0 0
`define pp_1 0
module module_0;
  logic id_0 = 1;
endmodule
`default_nettype `pp_1
module module_1 ();
  assign id_0 = id_0;
  type_6 id_1 (
      .id_0(1),
      .id_1(1),
      .id_2(id_0)
  );
  logic id_2, id_3, id_4;
  logic id_5;
endmodule
<<EOF>>
4_gram_verilog_file_9194.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3304613665
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_9206.v: 4_gram_verilog_file_9206.v:2:116-120: syntax error at token "logic"
4_gram_verilog_file_9206.v:2:444-452: syntax error at token "endmodule"

4_gram_verilog_file_9216.v: 4_gram_verilog_file_9216.v:2:181-185: syntax error at token "logic"
4_gram_verilog_file_9216.v:2:485-490: syntax error at token "assign"
4_gram_verilog_file_9216.v:2:522: syntax error at token "("
4_gram_verilog_file_9216.v:2:588-593: syntax error at token "assign"
4_gram_verilog_file_9216.v:2:708-713: syntax error at token "genvar"
4_gram_verilog_file_9216.v:2:726-734: syntax error at token "endmodule"

4_gram_verilog_file_9216.v: 4_gram_verilog_file_9216.v:2:542-548: syntax error at token "integer"

4_gram_verilog_file_9227.v: 4_gram_verilog_file_9227.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_9227.v:2:214-219: syntax error at token "assign"
4_gram_verilog_file_9227.v:2:240-248: syntax error at token "endmodule"

4_gram_verilog_file_9240.v: 4_gram_verilog_file_9240.v:3:97-101: syntax error at token "logic"
4_gram_verilog_file_9240.v:3:386-391: syntax error at token "assign"
4_gram_verilog_file_9240.v:3:409-414: syntax error at token "assign"
4_gram_verilog_file_9240.v:3:437-445: syntax error at token "endmodule"

4_gram_verilog_file_9242.v: 4_gram_verilog_file_9242.v:2:77-81: syntax error at token "logic"
4_gram_verilog_file_9242.v:2:210-218: syntax error at token "endmodule"

4_gram_verilog_file_9249.v: 4_gram_verilog_file_9249.v:2:166-170: syntax error at token "logic"
4_gram_verilog_file_9249.v:2:474-479: syntax error at token "assign"
4_gram_verilog_file_9249.v:2:538-543: syntax error at token "assign"
4_gram_verilog_file_9249.v:2:589-597: syntax error at token "endmodule"

4_gram_verilog_file_9261.v: 4_gram_verilog_file_9261.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_9261.v:2:416: syntax error at token "("
4_gram_verilog_file_9261.v:2:448-453: syntax error at token "assign"
4_gram_verilog_file_9261.v:2:504-512: syntax error at token "endmodule"

4_gram_verilog_file_9285.v: 4_gram_verilog_file_9285.v:2:124-128: syntax error at token "logic"
4_gram_verilog_file_9285.v:2:552-557: syntax error at token "assign"
4_gram_verilog_file_9285.v:2:575-583: syntax error at token "endmodule"

4_gram_verilog_file_9295.v: 4_gram_verilog_file_9295.v:2:92-96: syntax error at token "logic"
4_gram_verilog_file_9295.v:2:201-209: syntax error at token "endmodule"

4_gram_verilog_file_9298.v: 4_gram_verilog_file_9298.v:2:83-86: syntax error at token "tri1"
4_gram_verilog_file_9298.v:2:200-208: syntax error at token "endmodule"

4_gram_verilog_file_9308.v: 4_gram_verilog_file_9308.v:2:203-207: syntax error at token "logic"
4_gram_verilog_file_9308.v:2:313-318: syntax error at token "assign"
4_gram_verilog_file_9308.v:2:388: syntax error at token "("
4_gram_verilog_file_9308.v:2:486-494: syntax error at token "endmodule"

4_gram_verilog_file_9315.v: 4_gram_verilog_file_9315.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_9315.v:2:159: syntax error at token "("
4_gram_verilog_file_9315.v:2:196-204: syntax error at token "endmodule"

4_gram_verilog_file_9324.v: 4_gram_verilog_file_9324.v:2:117-121: syntax error at token "logic"
4_gram_verilog_file_9324.v:2:136-144: syntax error at token "endmodule"

4_gram_verilog_file_9331.v: 4_gram_verilog_file_9331.v:7:116-120: syntax error at token "logic"
4_gram_verilog_file_9331.v:7:404: syntax error at token "("
4_gram_verilog_file_9331.v:7:487-495: syntax error at token "endmodule"

4_gram_verilog_file_9334.v: 4_gram_verilog_file_9334.v:2:351-354: syntax error at token "real"
4_gram_verilog_file_9334.v:2:445-451: syntax error at token "specify"
4_gram_verilog_file_9334.v:2:487: syntax error at token "("
4_gram_verilog_file_9334.v:2:520-525: syntax error at token "$width"
4_gram_verilog_file_9334.v:2:554-563: syntax error at token "endspecify"

4_gram_verilog_file_9338.v: 4_gram_verilog_file_9338.v:2:52-56: syntax error at token "logic"
4_gram_verilog_file_9338.v:2:815: syntax error at token "("
4_gram_verilog_file_9338.v:2:841-848: syntax error at token "generate"
4_gram_verilog_file_9338.v:2:887-897: syntax error at token "endgenerate"

4_gram_verilog_file_9346.v: 4_gram_verilog_file_9346.v:2:272-276: syntax error at token "logic"
4_gram_verilog_file_9346.v:2:648-656: syntax error at token "endmodule"

4_gram_verilog_file_9361.v: 4_gram_verilog_file_9361.v:3:166-170: syntax error at token "logic"
4_gram_verilog_file_9361.v:3:333-338: syntax error at token "assign"
4_gram_verilog_file_9361.v:3:394-402: syntax error at token "endmodule"

4_gram_verilog_file_9382.v: 4_gram_verilog_file_9382.v:2:70-74: syntax error at token "logic"
4_gram_verilog_file_9382.v:2:369-374: syntax error at token "assign"
4_gram_verilog_file_9382.v:2:417: syntax error at token "("
4_gram_verilog_file_9382.v:2:639-647: syntax error at token "endmodule"

4_gram_verilog_file_9389.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:18-22:; problematic formatter output is
// Seed: 3819974486
`define pp_0 0
`define pp_1 0
`default_nettype `pp_1
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`timescale 1ps / 1 ps `default_nettype wire
<<EOF>>
4_gram_verilog_file_9396.v: 4_gram_verilog_file_9396.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_9396.v:2:351-356: syntax error at token "assign"
4_gram_verilog_file_9396.v:2:378-386: syntax error at token "endmodule"

4_gram_verilog_file_9438.v: 4_gram_verilog_file_9438.v:2:298-302: syntax error at token "logic"
4_gram_verilog_file_9438.v:2:509-514: syntax error at token "assign"
4_gram_verilog_file_9438.v:2:574-582: syntax error at token "endmodule"

4_gram_verilog_file_9445.v: 4_gram_verilog_file_9445.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_9445.v:2:294-302: syntax error at token "endmodule"

4_gram_verilog_file_9457.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 6:18-22:; problematic formatter output is
// Seed: 81927450
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`default_nettype `pp_3
`define pp_4 0
`define pp_5 0
`define pp_6 (  pp_7  ,  pp_8  )  0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`default_nettype wire
`define pp_14 0
`define pp_15 0
`define pp_16 0
`timescale 1ps / 1ps `default_nettype `pp_9
<<EOF>>
4_gram_verilog_file_9479.v: 4_gram_verilog_file_9479.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_9479.v:2:295-303: syntax error at token "endmodule"

4_gram_verilog_file_9484.v: 4_gram_verilog_file_9484.v:2:75-79: syntax error at token "logic"
4_gram_verilog_file_9484.v:2:133-138: syntax error at token "assign"
4_gram_verilog_file_9484.v:2:168-176: syntax error at token "endmodule"

4_gram_verilog_file_9486.v: 4_gram_verilog_file_9486.v:2:391-395: syntax error at token "logic"
4_gram_verilog_file_9486.v:2:488-493: syntax error at token "assign"
4_gram_verilog_file_9486.v:2:529-534: syntax error at token "assign"
4_gram_verilog_file_9486.v:2:635: syntax error at token "("
4_gram_verilog_file_9486.v:2:673-681: syntax error at token "endmodule"

4_gram_verilog_file_9489.v: 4_gram_verilog_file_9489.v:2:78-82: syntax error at token "logic"
4_gram_verilog_file_9489.v:2:97-102: syntax error at token "assign"
4_gram_verilog_file_9489.v:2:120-128: syntax error at token "endmodule"

4_gram_verilog_file_9497.v: 4_gram_verilog_file_9497.v:8:103-107: syntax error at token "logic"
4_gram_verilog_file_9497.v:8:257-262: syntax error at token "assign"
4_gram_verilog_file_9497.v:8:283-288: syntax error at token "assign"
4_gram_verilog_file_9497.v:8:312-317: syntax error at token "assign"
4_gram_verilog_file_9497.v:8:336-344: syntax error at token "endmodule"
4_gram_verilog_file_9497.v:8:450-454: syntax error at token "input"
4_gram_verilog_file_9497.v:8:463-467: syntax error at token "inout"
4_gram_verilog_file_9497.v:8:476-480: syntax error at token "inout"
4_gram_verilog_file_9497.v:8:489-493: syntax error at token "inout"
4_gram_verilog_file_9497.v:8:502-506: syntax error at token "inout"
4_gram_verilog_file_9497.v:8:515-520: syntax error at token "output"
4_gram_verilog_file_9497.v:8:529-534: syntax error at token "output"
4_gram_verilog_file_9497.v:8:543-547: syntax error at token "input"
4_gram_verilog_file_9497.v:8:556-561: syntax error at token "output"
4_gram_verilog_file_9497.v:8:571-576: syntax error at token "assign"
4_gram_verilog_file_9497.v:8:669-677: syntax error at token "endmodule"

4_gram_verilog_file_9514.v: 4_gram_verilog_file_9514.v:2:255-259: syntax error at token "logic"
4_gram_verilog_file_9514.v:2:392-400: syntax error at token "endmodule"
4_gram_verilog_file_9514.v:2:452-457: syntax error at token "output"
4_gram_verilog_file_9514.v:2:466-471: syntax error at token "output"
4_gram_verilog_file_9514.v:2:480-485: syntax error at token "output"
4_gram_verilog_file_9514.v:2:495-500: syntax error at token "always"
4_gram_verilog_file_9514.v:2:562-564: syntax error at token "end"
4_gram_verilog_file_9514.v:2:590-598: syntax error at token "endmodule"

4_gram_verilog_file_9516.v: 4_gram_verilog_file_9516.v:3:139-143: syntax error at token "logic"
4_gram_verilog_file_9516.v:3:190-198: syntax error at token "endmodule"

4_gram_verilog_file_9517.v: 4_gram_verilog_file_9517.v:2:78-82: syntax error at token "logic"
4_gram_verilog_file_9517.v:2:409-417: syntax error at token "endmodule"

4_gram_verilog_file_9525.v: 4_gram_verilog_file_9525.v:9:83-87: syntax error at token "logic"
4_gram_verilog_file_9525.v:9:503-508: syntax error at token "always"
4_gram_verilog_file_9525.v:9:626-628: syntax error at token "end"
4_gram_verilog_file_9525.v:9:681-689: syntax error at token "endmodule"
4_gram_verilog_file_9525.v:9:755-763: syntax error at token "endmodule"

4_gram_verilog_file_9526.v: 4_gram_verilog_file_9526.v:2:70-74: syntax error at token "logic"
4_gram_verilog_file_9526.v:2:229-234: syntax error at token "assign"
4_gram_verilog_file_9526.v:2:271: syntax error at token "("
4_gram_verilog_file_9526.v:2:292-297: syntax error at token "assign"
4_gram_verilog_file_9526.v:2:335-340: syntax error at token "assign"
4_gram_verilog_file_9526.v:2:384-392: syntax error at token "endmodule"

4_gram_verilog_file_9544.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1535706285
`define pp_0 0
`default_nettype `pp_0
module module_0;
  logic id_0;
  logic id_1;
  logic id_2;
  type_6(
      id_1, 1, id_1
  );
endmodule
<<EOF>>
4_gram_verilog_file_9552.v: 4_gram_verilog_file_9552.v:2:74-78: syntax error at token "logic"
4_gram_verilog_file_9552.v:2:343-348: syntax error at token "assign"
4_gram_verilog_file_9552.v:2:406-414: syntax error at token "endmodule"

4_gram_verilog_file_9557.v: 4_gram_verilog_file_9557.v:2:348-352: syntax error at token "logic"
4_gram_verilog_file_9557.v:2:648-656: syntax error at token "endmodule"

4_gram_verilog_file_9557.v: 4_gram_verilog_file_9557.v:18:524-528: syntax error at token "logic"
4_gram_verilog_file_9557.v:18:644-652: syntax error at token "endmodule"

4_gram_verilog_file_9584.v: 4_gram_verilog_file_9584.v:2:90-94: syntax error at token "logic"
4_gram_verilog_file_9584.v:2:226: syntax error at token "("
4_gram_verilog_file_9584.v:2:345-350: syntax error at token "assign"
4_gram_verilog_file_9584.v:2:368-376: syntax error at token "endmodule"

4_gram_verilog_file_9586.v: 4_gram_verilog_file_9586.v:2:69-73: syntax error at token "logic"
4_gram_verilog_file_9586.v:2:207-212: syntax error at token "always"
4_gram_verilog_file_9586.v:2:324-332: syntax error at token "endmodule"

4_gram_verilog_file_9607.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:41-45:; problematic formatter output is
// Seed: 1439703528
`define pp_0 0
`default_nettype `pp_0 `default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_9609.v: 4_gram_verilog_file_9609.v:2:131-135: syntax error at token "logic"
4_gram_verilog_file_9609.v:2:427-435: syntax error at token "endmodule"

4_gram_verilog_file_9610.v: 4_gram_verilog_file_9610.v:2:128-132: syntax error at token "logic"
4_gram_verilog_file_9610.v:2:163-171: syntax error at token "endmodule"

4_gram_verilog_file_9612.v: 4_gram_verilog_file_9612.v:2:246-250: syntax error at token "logic"
4_gram_verilog_file_9612.v:2:327-332: syntax error at token "assign"
4_gram_verilog_file_9612.v:2:362-370: syntax error at token "endmodule"

4_gram_verilog_file_9619.v: 4_gram_verilog_file_9619.v:2:99-103: syntax error at token "logic"
4_gram_verilog_file_9619.v:2:164-169: syntax error at token "assign"
4_gram_verilog_file_9619.v:2:202: syntax error at token "("
4_gram_verilog_file_9619.v:2:546-554: syntax error at token "endmodule"

4_gram_verilog_file_9635.v: 4_gram_verilog_file_9635.v:2:158-160: syntax error at token "reg"
4_gram_verilog_file_9635.v:2:189-194: syntax error at token "always"
4_gram_verilog_file_9635.v:2:277-278: syntax error at token "<="
4_gram_verilog_file_9635.v:2:296-297: syntax error at token "<="
4_gram_verilog_file_9635.v:2:306-308: syntax error at token "end"
4_gram_verilog_file_9635.v:2:329-331: syntax error at token "end"
4_gram_verilog_file_9635.v:2:350-358: syntax error at token "endmodule"

4_gram_verilog_file_9636.v: 4_gram_verilog_file_9636.v:11:105-109: syntax error at token "logic"
4_gram_verilog_file_9636.v:11:656-662: syntax error at token "specify"
4_gram_verilog_file_9636.v:11:756: syntax error at token "("
4_gram_verilog_file_9636.v:11:789-798: syntax error at token "endspecify"
4_gram_verilog_file_9636.v:14:52: syntax error at token "#"
4_gram_verilog_file_9636.v:14:73-78: syntax error at token "assign"
4_gram_verilog_file_9636.v:14:97-102: syntax error at token "always"
4_gram_verilog_file_9636.v:14:151-153: syntax error at token "end"

4_gram_verilog_file_9640.v: 4_gram_verilog_file_9640.v:2:173-177: syntax error at token "logic"
4_gram_verilog_file_9640.v:2:352: syntax error at token "("
4_gram_verilog_file_9640.v:2:401-406: syntax error at token "always"
4_gram_verilog_file_9640.v:2:456-461: syntax error at token "assign"
4_gram_verilog_file_9640.v:2:507: syntax error at token "("
4_gram_verilog_file_9640.v:2:611-619: syntax error at token "endmodule"

4_gram_verilog_file_9664.v: 4_gram_verilog_file_9664.v:2:76-80: syntax error at token "logic"
4_gram_verilog_file_9664.v:2:691-696: syntax error at token "assign"
4_gram_verilog_file_9664.v:2:718-723: syntax error at token "assign"
4_gram_verilog_file_9664.v:2:807: syntax error at token "("
4_gram_verilog_file_9664.v:2:861: syntax error at token "("
4_gram_verilog_file_9664.v:2:925-933: syntax error at token "endmodule"

4_gram_verilog_file_9665.v: 4_gram_verilog_file_9665.v:2:125-129: syntax error at token "logic"
4_gram_verilog_file_9665.v:2:166-171: syntax error at token "assign"
4_gram_verilog_file_9665.v:2:256-264: syntax error at token "endmodule"

4_gram_verilog_file_9670.v: 4_gram_verilog_file_9670.v:2:232-236: syntax error at token "logic"
4_gram_verilog_file_9670.v:2:368-376: syntax error at token "endmodule"

4_gram_verilog_file_9674.v: 4_gram_verilog_file_9674.v:2:446-450: syntax error at token "logic"
4_gram_verilog_file_9674.v:2:548-556: syntax error at token "endmodule"

4_gram_verilog_file_9675.v: 4_gram_verilog_file_9675.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_9675.v:2:388: syntax error at token "("
4_gram_verilog_file_9675.v:2:501-506: syntax error at token "assign"
4_gram_verilog_file_9675.v:2:544-549: syntax error at token "always"
4_gram_verilog_file_9675.v:2:604-606: syntax error at token "end"
4_gram_verilog_file_9675.v:2:641-649: syntax error at token "endmodule"

4_gram_verilog_file_9679.v: 4_gram_verilog_file_9679.v:3:75-79: syntax error at token "logic"
4_gram_verilog_file_9679.v:3:100: syntax error at token "("
4_gram_verilog_file_9679.v:3:121-126: syntax error at token "assign"
4_gram_verilog_file_9679.v:3:156-164: syntax error at token "endmodule"

4_gram_verilog_file_9680.v: 4_gram_verilog_file_9680.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_9680.v:2:157-162: syntax error at token "assign"
4_gram_verilog_file_9680.v:2:199-207: syntax error at token "endmodule"

4_gram_verilog_file_9691.v: 4_gram_verilog_file_9691.v:3:119-123: syntax error at token "logic"
4_gram_verilog_file_9691.v:3:563-568: syntax error at token "assign"
4_gram_verilog_file_9691.v:3:591-599: syntax error at token "endmodule"

4_gram_verilog_file_9710.v: 4_gram_verilog_file_9710.v:2:360-364: syntax error at token "logic"

4_gram_verilog_file_9719.v: 4_gram_verilog_file_9719.v:2:366-370: syntax error at token "logic"
4_gram_verilog_file_9719.v:2:798-806: syntax error at token "endmodule"

4_gram_verilog_file_9721.v: 4_gram_verilog_file_9721.v:2:119-123: syntax error at token "logic"
4_gram_verilog_file_9721.v:2:546-551: syntax error at token "assign"
4_gram_verilog_file_9721.v:2:582-587: syntax error at token "assign"
4_gram_verilog_file_9721.v:2:614-622: syntax error at token "endmodule"

4_gram_verilog_file_9723.v: 4_gram_verilog_file_9723.v:2:120-124: syntax error at token "logic"
4_gram_verilog_file_9723.v:2:196-204: syntax error at token "endmodule"

4_gram_verilog_file_9724.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 6:18-22:; problematic formatter output is
// Seed: 2589592416
parameter id_0 = id_0;
`timescale 1ps / 1 ps
`define pp_1 0
`define pp_2 0
`default_nettype `pp_1
`define pp_3 0
`define pp_4 0
`timescale 1ps / 1ps
`define pp_5 0
`define pp_6 0
`define pp_7 0
localparam `pp_6 = `pp_2[1];
`define pp_8 0
`define pp_9 0
<<EOF>>
4_gram_verilog_file_9734.v: 4_gram_verilog_file_9734.v:2:92-96: syntax error at token "logic"
4_gram_verilog_file_9734.v:2:324: syntax error at token "("
4_gram_verilog_file_9734.v:2:724-732: syntax error at token "endmodule"

4_gram_verilog_file_9753.v: 4_gram_verilog_file_9753.v:2:92-96: syntax error at token "logic"
4_gram_verilog_file_9753.v:2:157: syntax error at token "("
4_gram_verilog_file_9753.v:2:202-207: syntax error at token "assign"
4_gram_verilog_file_9753.v:2:250-258: syntax error at token "endmodule"

4_gram_verilog_file_9756.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2135199934
`define pp_0 0
`default_nettype `pp_0
`undef pp_1
`define pp_2 0
`timescale 1ps / 1 ps `default_nettype wire
<<EOF>>
4_gram_verilog_file_9757.v: 4_gram_verilog_file_9757.v:2:92-96: syntax error at token "logic"
4_gram_verilog_file_9757.v:2:128-133: syntax error at token "assign"
4_gram_verilog_file_9757.v:2:154-162: syntax error at token "endmodule"

4_gram_verilog_file_9764.v: 4_gram_verilog_file_9764.v:3:240-244: syntax error at token "logic"
4_gram_verilog_file_9764.v:3:355: syntax error at token "("
4_gram_verilog_file_9764.v:3:438-446: syntax error at token "endmodule"

4_gram_verilog_file_9769.v: 4_gram_verilog_file_9769.v:2:74-78: syntax error at token "logic"
4_gram_verilog_file_9769.v:2:171-179: syntax error at token "endmodule"

4_gram_verilog_file_9770.v: 4_gram_verilog_file_9770.v:2:109-113: syntax error at token "logic"
4_gram_verilog_file_9770.v:2:485: syntax error at token "("
4_gram_verilog_file_9770.v:2:621-629: syntax error at token "endmodule"

4_gram_verilog_file_9785.v: 4_gram_verilog_file_9785.v:2:68-72: syntax error at token "logic"
4_gram_verilog_file_9785.v:2:126-131: syntax error at token "always"
4_gram_verilog_file_9785.v:2:188-190: syntax error at token "end"
4_gram_verilog_file_9785.v:2:218-223: syntax error at token "always"
4_gram_verilog_file_9785.v:2:263-265: syntax error at token "end"

4_gram_verilog_file_9793.v: 4_gram_verilog_file_9793.v:2:35-37: syntax error at token "wor"
4_gram_verilog_file_9793.v:2:335: syntax error at token "("
4_gram_verilog_file_9793.v:2:386-391: syntax error at token "assign"
4_gram_verilog_file_9793.v:2:418-426: syntax error at token "endmodule"

4_gram_verilog_file_9797.v: 4_gram_verilog_file_9797.v:2:105-106: syntax error at token "\'"

4_gram_verilog_file_9800.v: 4_gram_verilog_file_9800.v:5:218-222: syntax error at token "logic"
4_gram_verilog_file_9800.v:5:594-602: syntax error at token "endmodule"

4_gram_verilog_file_9822.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 7:18-22:; problematic formatter output is
// Seed: 899780863
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`default_nettype `pp_1
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1 ps / 1ps
module module_0 (
    id_1
);
  output id_1;
  logic id_2;
endmodule
<<EOF>>
4_gram_verilog_file_9842.v: 4_gram_verilog_file_9842.v:2:134-138: syntax error at token "logic"
4_gram_verilog_file_9842.v:2:235-240: syntax error at token "always"
4_gram_verilog_file_9842.v:2:287-289: syntax error at token "end"
4_gram_verilog_file_9842.v:2:315: syntax error at token "("
4_gram_verilog_file_9842.v:2:339-347: syntax error at token "endmodule"

4_gram_verilog_file_9843.v: 4_gram_verilog_file_9843.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_9843.v:2:125: syntax error at token "("
4_gram_verilog_file_9843.v:2:149-154: syntax error at token "pullup"
4_gram_verilog_file_9843.v:2:186-194: syntax error at token "endmodule"

4_gram_verilog_file_9854.v: 4_gram_verilog_file_9854.v:2:258-262: syntax error at token "logic"
4_gram_verilog_file_9854.v:2:534: syntax error at token "("
4_gram_verilog_file_9854.v:2:603-611: syntax error at token "endmodule"
4_gram_verilog_file_9854.v:2:775-780: syntax error at token "assign"
4_gram_verilog_file_9854.v:2:836: syntax error at token "("
4_gram_verilog_file_9854.v:2:1090: syntax error at token "("
4_gram_verilog_file_9854.v:2:1115-1123: syntax error at token "endmodule"

4_gram_verilog_file_9856.v: 4_gram_verilog_file_9856.v:2:216-220: syntax error at token "logic"
4_gram_verilog_file_9856.v:2:460: syntax error at token "("
4_gram_verilog_file_9856.v:2:713-718: syntax error at token "assign"
4_gram_verilog_file_9856.v:2:740-748: syntax error at token "endmodule"

4_gram_verilog_file_9859.v: 4_gram_verilog_file_9859.v:3:12-16: syntax error at token "`pp_2"
4_gram_verilog_file_9859.v:3:69-79: syntax error at token "endfunction"
4_gram_verilog_file_9859.v:3:122-126: syntax error at token "input"
4_gram_verilog_file_9859.v:3:135-139: syntax error at token "input"
4_gram_verilog_file_9859.v:3:155: syntax error at token "("
4_gram_verilog_file_9859.v:3:176-184: syntax error at token "endmodule"

4_gram_verilog_file_9860.v: 4_gram_verilog_file_9860.v:2:57-61: syntax error at token "logic"
4_gram_verilog_file_9860.v:2:744-752: syntax error at token "endmodule"

4_gram_verilog_file_9866.v: 4_gram_verilog_file_9866.v:3:243-247: syntax error at token "logic"
4_gram_verilog_file_9866.v:3:453: syntax error at token "("
4_gram_verilog_file_9866.v:3:480-488: syntax error at token "endmodule"

4_gram_verilog_file_9876.v: 4_gram_verilog_file_9876.v:2:60-64: syntax error at token "logic"
4_gram_verilog_file_9876.v:2:201: syntax error at token "("
4_gram_verilog_file_9876.v:2:228-233: syntax error at token "assign"
4_gram_verilog_file_9876.v:2:282-290: syntax error at token "endmodule"

4_gram_verilog_file_9876.v: 4_gram_verilog_file_9876.v:2:37-41: syntax error at token "logic"
4_gram_verilog_file_9876.v:2:732-740: syntax error at token "endmodule"

4_gram_verilog_file_9880.v: 4_gram_verilog_file_9880.v:3:85-89: syntax error at token "logic"
4_gram_verilog_file_9880.v:3:277-282: syntax error at token "assign"
4_gram_verilog_file_9880.v:3:411-419: syntax error at token "endmodule"

4_gram_verilog_file_9885.v: 4_gram_verilog_file_9885.v:2:250-254: syntax error at token "logic"
4_gram_verilog_file_9885.v:2:396-401: syntax error at token "assign"
4_gram_verilog_file_9885.v:2:423-431: syntax error at token "endmodule"

4_gram_verilog_file_9901.v: 4_gram_verilog_file_9901.v:2:150-154: syntax error at token "logic"
4_gram_verilog_file_9901.v:2:336: syntax error at token "("
4_gram_verilog_file_9901.v:2:375-383: syntax error at token "endmodule"
4_gram_verilog_file_9901.v:4:112: syntax error at token "("
4_gram_verilog_file_9901.v:4:262-270: syntax error at token "endmodule"

4_gram_verilog_file_9909.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 7:39-43:; problematic formatter output is
// Seed: 1600842882
`define pp_0 0
`define pp_1 0
`timescale 1 ps / 1ps
`define pp_2 0
`define pp_3 0
`timescale 1ps / 1ps `default_nettype `pp_3
<<EOF>>
4_gram_verilog_file_9925.v: 4_gram_verilog_file_9925.v:2:52-56: syntax error at token "logic"
4_gram_verilog_file_9925.v:2:95-100: syntax error at token "assign"
4_gram_verilog_file_9925.v:2:118-126: syntax error at token "endmodule"

4_gram_verilog_file_9933.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1714959400
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
4_gram_verilog_file_9936.v: 4_gram_verilog_file_9936.v:2:92-96: syntax error at token "logic"
4_gram_verilog_file_9936.v:2:127-135: syntax error at token "endmodule"

4_gram_verilog_file_9936.v: 4_gram_verilog_file_9936.v:3:194-198: syntax error at token "logic"
4_gram_verilog_file_9936.v:3:805-813: syntax error at token "endmodule"

4_gram_verilog_file_9937.v: 4_gram_verilog_file_9937.v:2:466-470: syntax error at token "logic"
4_gram_verilog_file_9937.v:2:737-742: syntax error at token "assign"
4_gram_verilog_file_9937.v:2:800-805: syntax error at token "assign"
4_gram_verilog_file_9937.v:2:841: syntax error at token "("
4_gram_verilog_file_9937.v:2:870-875: syntax error at token "assign"
4_gram_verilog_file_9937.v:2:897-905: syntax error at token "endmodule"

4_gram_verilog_file_9954.v: 4_gram_verilog_file_9954.v:2:271-275: syntax error at token "logic"
4_gram_verilog_file_9954.v:2:291-296: syntax error at token "assign"
4_gram_verilog_file_9954.v:2:368: syntax error at token "("
4_gram_verilog_file_9954.v:2:406-411: syntax error at token "assign"
4_gram_verilog_file_9954.v:2:458-466: syntax error at token "endmodule"

4_gram_verilog_file_9956.v: 4_gram_verilog_file_9956.v:2:75-79: syntax error at token "logic"
4_gram_verilog_file_9956.v:2:140: syntax error at token "("
4_gram_verilog_file_9956.v:2:171: syntax error at token "("
4_gram_verilog_file_9956.v:2:223: syntax error at token "("
4_gram_verilog_file_9956.v:2:262-267: syntax error at token "assign"
4_gram_verilog_file_9956.v:2:294-302: syntax error at token "endmodule"

4_gram_verilog_file_9961.v: 4_gram_verilog_file_9961.v:2:561-565: syntax error at token "logic"
4_gram_verilog_file_9961.v:2:816-824: syntax error at token "endmodule"

4_gram_verilog_file_9971.v: 4_gram_verilog_file_9971.v:2:177-181: syntax error at token "logic"
4_gram_verilog_file_9971.v:2:904-909: syntax error at token "assign"
4_gram_verilog_file_9971.v:2:976-981: syntax error at token "assign"
4_gram_verilog_file_9971.v:2:1003-1008: syntax error at token "assign"
4_gram_verilog_file_9971.v:2:1031-1039: syntax error at token "endmodule"

4_gram_verilog_file_9974.v: 4_gram_verilog_file_9974.v:2:84-88: syntax error at token "logic"
4_gram_verilog_file_9974.v:2:251-256: syntax error at token "assign"
4_gram_verilog_file_9974.v:2:296: syntax error at token "("
4_gram_verilog_file_9974.v:2:329-334: syntax error at token "assign"
4_gram_verilog_file_9974.v:2:375: syntax error at token "("
4_gram_verilog_file_9974.v:2:410-418: syntax error at token "endmodule"

4_gram_verilog_file_9978.v: 4_gram_verilog_file_9978.v:2:221-225: syntax error at token "logic"
4_gram_verilog_file_9978.v:2:682: syntax error at token "("
4_gram_verilog_file_9978.v:2:756-764: syntax error at token "endmodule"

4_gram_verilog_file_9983.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_7" at 10:18-22:; problematic formatter output is
// Seed: 781188344
`define pp_4 0
`timescale 1ps / 1ps
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`default_nettype `pp_7
`define pp_11 0
`define pp_12 0
`define pp_13 0
`define pp_14 0
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`define pp_20 0
`define pp_21 0
`define pp_22 0
`define pp_23 0
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2,
    input logic id_3
);
  type_10(
      1'd0 * id_0, 1, 1'b0, 1
  );
  logic id_4 = 1;
  logic id_5;
  assign id_1 = "" - 1;
  logic id_6;
  type_12(
      1, id_3
  );
endmodule
<<EOF>>
4_gram_verilog_file_9987.v: 4_gram_verilog_file_9987.v:2:36-40: syntax error at token "logic"
4_gram_verilog_file_9987.v:2:304: syntax error at token "("
4_gram_verilog_file_9987.v:2:357-362: syntax error at token "assign"
4_gram_verilog_file_9987.v:2:383-388: syntax error at token "assign"
4_gram_verilog_file_9987.v:2:406-414: syntax error at token "endmodule"

4_gram_verilog_file_9999.v: 4_gram_verilog_file_9999.v:2:52-56: syntax error at token "logic"
4_gram_verilog_file_9999.v:2:102: syntax error at token "("
4_gram_verilog_file_9999.v:2:132-140: syntax error at token "endmodule"

