INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/VHDL/EX6_1/EX6_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/VHDL/EX6_1/EX6_1.srcs/sim_1/new/ander_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ander_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/VHDL/EX6_1/EX6_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
