# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:53 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:52:54 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:54 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 15:52:54 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:54 on Oct 24,2019
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 15:52:56 on Oct 24,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:56 on Oct 24,2019
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 15:52:57 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:57 on Oct 24,2019
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 15:52:59 on Oct 24,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:59 on Oct 24,2019
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 15:53:00 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:00 on Oct 24,2019
# vlog -reportprogress 300 ./nth_alu.sv 
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# 
# Top level modules:
# 	nth_alu_testbench
# End time: 15:53:02 on Oct 24,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:02 on Oct 24,2019
# vlog -reportprogress 300 ./zero_flag.sv 
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	zero_flag_testbench
# End time: 15:53:03 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 15:53:05 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.nth_alu
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.zero_flag
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:39 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:02:40 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:40 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# ** Warning: ./alustim.sv(51): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./alustim.sv(51): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./alustim.sv(53): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./alustim.sv(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./alustim.sv(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./alustim.sv(57): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./alustim.sv(60): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# ** Warning: ./alustim.sv(60): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	alustim
# End time: 16:02:40 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:41 on Oct 24,2019
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 16:02:41 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:41 on Oct 24,2019
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:02:42 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:42 on Oct 24,2019
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:02:43 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:43 on Oct 24,2019
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 16:02:44 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:44 on Oct 24,2019
# vlog -reportprogress 300 ./nth_alu.sv 
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# 
# Top level modules:
# 	nth_alu_testbench
# End time: 16:02:46 on Oct 24,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:46 on Oct 24,2019
# vlog -reportprogress 300 ./zero_flag.sv 
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	zero_flag_testbench
# End time: 16:02:47 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:02:48 on Oct 24,2019, Elapsed time: 0:09:43
# Errors: 0, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:02:48 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.nth_alu
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.zero_flag
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# ** Error: Assertion error.
#    Time: 10200 us  Scope: alustim File: ./alustim.sv Line: 57
# 10200000.00 ns testing XOR operation
# 10300000.00 ns testing AND operations
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:00 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:11:01 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:01 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:11:02 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:02 on Oct 24,2019
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 16:11:03 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:03 on Oct 24,2019
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:11:04 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:04 on Oct 24,2019
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:11:04 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:04 on Oct 24,2019
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 16:11:05 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:05 on Oct 24,2019
# vlog -reportprogress 300 ./nth_alu.sv 
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# 
# Top level modules:
# 	nth_alu_testbench
# End time: 16:11:06 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:06 on Oct 24,2019
# vlog -reportprogress 300 ./zero_flag.sv 
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	zero_flag_testbench
# End time: 16:11:07 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:11:08 on Oct 24,2019, Elapsed time: 0:08:20
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:11:08 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.nth_alu
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.zero_flag
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10200000.00 ns testing XOR operation
# 10300000.00 ns testing AND operations
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:48 on Oct 24,2019
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:30:50 on Oct 24,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:50 on Oct 24,2019
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:30:51 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:51 on Oct 24,2019
# vlog -reportprogress 300 ./full_adder.sv 
# -- Compiling module full_adder
# -- Compiling module full_adder_testbench
# 
# Top level modules:
# 	full_adder_testbench
# End time: 16:30:52 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:52 on Oct 24,2019
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 16:30:53 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:53 on Oct 24,2019
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:30:54 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:54 on Oct 24,2019
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 16:30:55 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:55 on Oct 24,2019
# vlog -reportprogress 300 ./nth_alu.sv 
# -- Compiling module nth_alu
# -- Compiling module nth_alu_testbench
# 
# Top level modules:
# 	nth_alu_testbench
# End time: 16:30:56 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:56 on Oct 24,2019
# vlog -reportprogress 300 ./zero_flag.sv 
# -- Compiling module zero_flag
# -- Compiling module zero_flag_testbench
# 
# Top level modules:
# 	zero_flag_testbench
# End time: 16:30:57 on Oct 24,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:30:58 on Oct 24,2019, Elapsed time: 0:19:50
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 16:30:58 on Oct 24,2019
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.nth_alu
# Loading work.mux2_1
# Loading work.full_adder
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.zero_flag
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_B operations
# 5000000.00 ns testing addition
# 5200000.00 ns testing XOR operation
# 5300000.00 ns testing AND operations
# 10300000.00 ns testing SUB operations
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {U:/EE469 Lab Files/LAB 2/alustim_wave.do}
# End time: 16:33:31 on Oct 24,2019, Elapsed time: 0:02:33
# Errors: 0, Warnings: 0
