$date
	Sun Jun 22 22:29:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 32 ! acc_out [31:0] $end
$var reg 16 " a [15:0] $end
$var reg 32 # acc_in [31:0] $end
$var reg 16 $ b [15:0] $end
$var reg 1 % clk $end
$var reg 1 & rst $end
$scope module dut $end
$var wire 16 ' a [15:0] $end
$var wire 32 ( acc_in [31:0] $end
$var wire 16 ) b [15:0] $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var reg 32 * acc_out [31:0] $end
$var reg 32 + mult_result [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 (
b0 '
1&
0%
b0 $
b0 #
b0 "
b0 !
$end
#5000
0&
1%
#10000
0%
#15000
b1010 !
b1010 *
b1100 +
b1010 #
b1010 (
b100 $
b100 )
b11 "
b11 '
1%
#20000
0%
#25000
b10110 !
b10110 *
b1010 +
b101 $
b101 )
b10 "
b10 '
1%
#30000
0%
#35000
b10100 !
b10100 *
1%
