// Seed: 2796252677
module module_0 #(
    parameter id_7 = 32'd98
) (
    output supply1 id_0,
    output wor id_1,
    output wor id_2
    , id_6,
    input uwire id_3,
    input uwire id_4
);
  assign id_2 = -1;
  wire _id_7;
  wire [-1 'h0 : id_7] id_8;
  wire id_9;
  logic id_10;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    output wire id_5
);
  logic id_7;
  and primCall (id_5, id_3, id_7, id_2, id_1, id_4, id_0);
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_2,
      id_3
  );
endmodule
