//################################################################################
//#
//#                           Author: Arash Fayyazi
//#                          E-mail: fayyazi@usc.edu
//#
//################################################################################

# define AP_INT_MAX_W 10000
#include <ap_int.h>
#include <hls_stream.h>

#ifndef __MACCONFIG_H__FG
#define __MACCONFIG_H__

#define SYS_SIZE 32
#define ACT_LOCAL_SIZE 8192
#define WEI_LOCAL_SIZE 8192
#define BIA_LOCAL_SIZE 8192
#define OUT_LOCAL_SIZE 8192
#define NUM_REG_ALU 16
#define BRAM_SIZE 512
#define BRAM_ADDR_WIDTH 9
#define IBUF 0
#define OBUF 1
#define WBUF 2
#define BBUF 3
// Functions type in PU
#define FN_NOP 0
#define FN_ADD 1
#define FN_SUB 2
#define FN_MUL 3
#define FN_MVHI 4
#define FN_MAX 5
#define FN_OUT 6
#define FN_RSHIFT 7
// Instruction - related parameters
#define IMM_WIDTH 13
#define SRC1_LOC 13
#define SRC0_LOC 17
#define DES_LOC 21
#define REG_WR 25
#define SRC1_SEL_LOC 26
#define FN_LOC 27
#define INST_TYPE_LOC 30
#define INS_WIDTH 32
// layer 1 parameters
// memory assignments
#define  STARTING_LOC_ACT_1 0
#define  STARTING_LOC_PS_1 1156
#define  STARTING_LOC_W_1 0
#define  STARTING_LOC_B_1 576
// load activation features
#define IH_STEP_1 34
#define IH_BOUND_1 306
#define IW_STEP_1 1
#define IW_BOUND_1 9
#define IC_BOUND_1 0
// load partial sums
#define OH_STEP_1 64
#define OH_BOUND_1 448
#define OW_STEP_1 2
#define OW_BOUND_1 14
#define OC_BOUND_1 0
// load weights
#define ONC_MEM_STEP_1 288
#define WH_MEM_STEP_1 32
#define IC_MEM_STEP_1 32
#define ONC_STEP_1 9
#define ONC_BOUND_1 9
#define WH_STEP_1 1
#define WH_BOUND_1 8
#define IC_STEP_1 1
#define IC_BOUND_B_1 0
// load biases
#define OC_BOUND_BB_1 2
// store results
#define POSTH_STEP_1 68
#define POSTH_BOUND_1 476
#define POSTW_STEP_1 2
#define POSTW_BOUND_1 14
#define POSTC_BOUND_1 0
// streaming bounds
#define ACTIVE_STREAM_BOUND_1 100
#define PS_STREAM_BOUND_1 64
#define RESULT_STREAM_BOUND_1 64
// layer info
#define iNC_1 1
#define oNC_1 1
#define B_oWidth_1 8
#define B_oHeight_1 8
#define B_wWidth_1 3
#define B_wHeight_1 3
#define B_iWidth_1 10
#define B_iHeight_1 10
#define B_iChannel_1 32
#define STRIDE_H_1 1
#define STRIDE_W_1 1
#define iChannel_1 32
#define iWidth_1 34
#define oChannel_1 64
#define oWidth_1 32
#define NUM_INC_1 1
#define IC_OUTER_LOOP_1 2
#define LOOP_COUNT_TILE_0_LAYER_1 4
#define STRIDE_ACT_TILE_0_LAYER_1 8
#define STRIDE_OUT_TILE_0_LAYER_1 16
#define STRIDE_WEI_TILE_0_LAYER_1 0
#define STRIDE_BIA_TILE_0_LAYER_1 0
#define STRIDE_OC_DC_TILE_0_LAYER_1 0
#define STRIDE_IC_DC_TILE_0_LAYER_1 0
#define LOOP_COUNT_TILE_1_LAYER_1 4
#define STRIDE_ACT_TILE_1_LAYER_1 272
#define STRIDE_OUT_TILE_1_LAYER_1 512
#define STRIDE_WEI_TILE_1_LAYER_1 0
#define STRIDE_BIA_TILE_1_LAYER_1 0
#define STRIDE_OC_DC_TILE_1_LAYER_1 0
#define STRIDE_IC_DC_TILE_1_LAYER_1 0
#define LOOP_COUNT_TILE_2_LAYER_1 2
#define STRIDE_ACT_TILE_2_LAYER_1 0
#define STRIDE_OUT_TILE_2_LAYER_1 1
#define STRIDE_WEI_TILE_2_LAYER_1 288
#define STRIDE_BIA_TILE_2_LAYER_1 1
#define STRIDE_OC_DC_TILE_2_LAYER_1 1
#define STRIDE_IC_DC_TILE_2_LAYER_1 0
#define LOOP_COUNT_TILE_3_LAYER_1 1
#define STRIDE_ACT_TILE_3_LAYER_1 0
#define STRIDE_OUT_TILE_3_LAYER_1 0
#define STRIDE_WEI_TILE_3_LAYER_1 0
#define STRIDE_BIA_TILE_3_LAYER_1 0
#define STRIDE_OC_DC_TILE_3_LAYER_1 0
#define STRIDE_IC_DC_TILE_3_LAYER_1 0
#define  STARTING_LOC_RES_1 3274
#define STRIDE_POST_TILE_0_LAYER_1 16
#define STRIDE_POST_TILE_1_LAYER_1 544
#define STRIDE_POST_TILE_2_LAYER_1 1
#define STRIDE_POST_TILE_3_LAYER_1 0
#define b_LOOP_LAYER_1 1
#define b_LOOP_STRIDE_LAYER_1 64
#define oc_LOOP_LAYER_1 1
#define oc_LOOP_STRIDE_LAYER_1 1
#define pool_oh_LOOP_LAYER_1 8
#define pool_oh_LOOP_STRIDE_LAYER_1 8
#define pool_ow_LOOP_LAYER_1 8
#define pool_ow_LOOP_STRIDE_LAYER_1 1
#define postChannel_1 64
#define postWidth_1 34
#define pool_kw_1 1
#define pool_kh_1 1
#define POOL_EN_1 0
#define RELU_EN_1 1
#define STRIDE_POOL_2_LAYER_1 1
#define STRIDE_POOL_3_LAYER_1 8
#define STRIDE_POOL_4_LAYER_1 9
#define oc_1 1
#define ow_1 8
#define PU_INST_SIZE_LAYER_1 4
// layer 2 parameters
// memory assignments
#define  STARTING_LOC_ACT_2 3204
#define  STARTING_LOC_PS_2 5516
#define  STARTING_LOC_W_2 578
#define  STARTING_LOC_B_2 1730
// load activation features
#define IH_STEP_2 68
#define IH_BOUND_2 612
#define IW_STEP_2 2
#define IW_BOUND_2 18
#define IC_BOUND_2 0
// load partial sums
#define OH_STEP_2 64
#define OH_BOUND_2 448
#define OW_STEP_2 2
#define OW_BOUND_2 14
#define OC_BOUND_2 0
// load weights
#define ONC_MEM_STEP_2 576
#define WH_MEM_STEP_2 64
#define IC_MEM_STEP_2 32
#define ONC_STEP_2 18
#define ONC_BOUND_2 18
#define WH_STEP_2 2
#define WH_BOUND_2 16
#define IC_STEP_2 1
#define IC_BOUND_B_2 1
// load biases
#define OC_BOUND_BB_2 2
// store results
#define POSTH_STEP_2 36
#define POSTH_BOUND_2 108
#define POSTW_STEP_2 2
#define POSTW_BOUND_2 6
#define POSTC_BOUND_2 0
// streaming bounds
#define ACTIVE_STREAM_BOUND_2 100
#define PS_STREAM_BOUND_2 64
#define RESULT_STREAM_BOUND_2 16
// layer info
#define iNC_2 1
#define oNC_2 1
#define B_oWidth_2 8
#define B_oHeight_2 8
#define B_wWidth_2 3
#define B_wHeight_2 3
#define B_iWidth_2 10
#define B_iHeight_2 10
#define B_iChannel_2 32
#define STRIDE_H_2 1
#define STRIDE_W_2 1
#define iChannel_2 64
#define iWidth_2 34
#define oChannel_2 64
#define oWidth_2 32
#define NUM_INC_2 2
#define IC_OUTER_LOOP_2 2
#define LOOP_COUNT_TILE_0_LAYER_2 4
#define STRIDE_ACT_TILE_0_LAYER_2 16
#define STRIDE_OUT_TILE_0_LAYER_2 16
#define STRIDE_WEI_TILE_0_LAYER_2 0
#define STRIDE_BIA_TILE_0_LAYER_2 0
#define STRIDE_OC_DC_TILE_0_LAYER_2 0
#define STRIDE_IC_DC_TILE_0_LAYER_2 0
#define LOOP_COUNT_TILE_1_LAYER_2 4
#define STRIDE_ACT_TILE_1_LAYER_2 544
#define STRIDE_OUT_TILE_1_LAYER_2 512
#define STRIDE_WEI_TILE_1_LAYER_2 0
#define STRIDE_BIA_TILE_1_LAYER_2 0
#define STRIDE_OC_DC_TILE_1_LAYER_2 0
#define STRIDE_IC_DC_TILE_1_LAYER_2 0
#define LOOP_COUNT_TILE_2_LAYER_2 2
#define STRIDE_ACT_TILE_2_LAYER_2 1
#define STRIDE_OUT_TILE_2_LAYER_2 0
#define STRIDE_WEI_TILE_2_LAYER_2 32
#define STRIDE_BIA_TILE_2_LAYER_2 0
#define STRIDE_OC_DC_TILE_2_LAYER_2 0
#define STRIDE_IC_DC_TILE_2_LAYER_2 1
#define LOOP_COUNT_TILE_3_LAYER_2 2
#define STRIDE_ACT_TILE_3_LAYER_2 0
#define STRIDE_OUT_TILE_3_LAYER_2 1
#define STRIDE_WEI_TILE_3_LAYER_2 576
#define STRIDE_BIA_TILE_3_LAYER_2 1
#define STRIDE_OC_DC_TILE_3_LAYER_2 1
#define STRIDE_IC_DC_TILE_3_LAYER_2 0
#define  STARTING_LOC_RES_2 7602
#define STRIDE_POST_TILE_0_LAYER_2 8
#define STRIDE_POST_TILE_1_LAYER_2 144
#define STRIDE_POST_TILE_2_LAYER_2 0
#define STRIDE_POST_TILE_3_LAYER_2 1
#define b_LOOP_LAYER_2 1
#define b_LOOP_STRIDE_LAYER_2 64
#define oc_LOOP_LAYER_2 1
#define oc_LOOP_STRIDE_LAYER_2 1
#define pool_oh_LOOP_LAYER_2 4
#define pool_oh_LOOP_STRIDE_LAYER_2 16
#define pool_ow_LOOP_LAYER_2 4
#define pool_ow_LOOP_STRIDE_LAYER_2 2
#define postChannel_2 64
#define postWidth_2 18
#define pool_kw_2 2
#define pool_kh_2 2
#define POOL_EN_2 1
#define RELU_EN_2 1
#define STRIDE_POOL_2_LAYER_2 1
#define STRIDE_POOL_3_LAYER_2 8
#define STRIDE_POOL_4_LAYER_2 9
#define oc_2 1
#define ow_2 8
#define PU_INST_SIZE_LAYER_2 10
// layer 3 parameters
// memory assignments
#define  STARTING_LOC_ACT_3 7564
#define  STARTING_LOC_PS_3 8212
#define  STARTING_LOC_W_3 1732
#define  STARTING_LOC_B_3 4036
// load activation features
#define IH_STEP_3 36
#define IH_BOUND_3 324
#define IW_STEP_3 2
#define IW_BOUND_3 18
#define IC_BOUND_3 0
// load partial sums
#define OH_STEP_3 64
#define OH_BOUND_3 448
#define OW_STEP_3 4
#define OW_BOUND_3 28
#define OC_BOUND_3 0
// load weights
#define ONC_MEM_STEP_3 576
#define WH_MEM_STEP_3 64
#define IC_MEM_STEP_3 32
#define ONC_STEP_3 18
#define ONC_BOUND_3 54
#define WH_STEP_3 2
#define WH_BOUND_3 16
#define IC_STEP_3 1
#define IC_BOUND_B_3 1
// load biases
#define OC_BOUND_BB_3 4
// store results
#define POSTH_STEP_3 72
#define POSTH_BOUND_3 504
#define POSTW_STEP_3 4
#define POSTW_BOUND_3 28
#define POSTC_BOUND_3 0
// streaming bounds
#define ACTIVE_STREAM_BOUND_3 100
#define PS_STREAM_BOUND_3 64
#define RESULT_STREAM_BOUND_3 64
// layer info
#define iNC_3 1
#define oNC_3 1
#define B_oWidth_3 8
#define B_oHeight_3 8
#define B_wWidth_3 3
#define B_wHeight_3 3
#define B_iWidth_3 10
#define B_iHeight_3 10
#define B_iChannel_3 32
#define STRIDE_H_3 1
#define STRIDE_W_3 1
#define iChannel_3 64
#define iWidth_3 18
#define oChannel_3 128
#define oWidth_3 16
#define NUM_INC_3 2
#define IC_OUTER_LOOP_3 2
#define LOOP_COUNT_TILE_0_LAYER_3 2
#define STRIDE_ACT_TILE_0_LAYER_3 16
#define STRIDE_OUT_TILE_0_LAYER_3 32
#define STRIDE_WEI_TILE_0_LAYER_3 0
#define STRIDE_BIA_TILE_0_LAYER_3 0
#define STRIDE_OC_DC_TILE_0_LAYER_3 0
#define STRIDE_IC_DC_TILE_0_LAYER_3 0
#define LOOP_COUNT_TILE_1_LAYER_3 2
#define STRIDE_ACT_TILE_1_LAYER_3 288
#define STRIDE_OUT_TILE_1_LAYER_3 512
#define STRIDE_WEI_TILE_1_LAYER_3 0
#define STRIDE_BIA_TILE_1_LAYER_3 0
#define STRIDE_OC_DC_TILE_1_LAYER_3 0
#define STRIDE_IC_DC_TILE_1_LAYER_3 0
#define LOOP_COUNT_TILE_2_LAYER_3 2
#define STRIDE_ACT_TILE_2_LAYER_3 1
#define STRIDE_OUT_TILE_2_LAYER_3 0
#define STRIDE_WEI_TILE_2_LAYER_3 32
#define STRIDE_BIA_TILE_2_LAYER_3 0
#define STRIDE_OC_DC_TILE_2_LAYER_3 0
#define STRIDE_IC_DC_TILE_2_LAYER_3 1
#define LOOP_COUNT_TILE_3_LAYER_3 4
#define STRIDE_ACT_TILE_3_LAYER_3 0
#define STRIDE_OUT_TILE_3_LAYER_3 1
#define STRIDE_WEI_TILE_3_LAYER_3 576
#define STRIDE_BIA_TILE_3_LAYER_3 1
#define STRIDE_OC_DC_TILE_3_LAYER_3 1
#define STRIDE_IC_DC_TILE_3_LAYER_3 0
#define  STARTING_LOC_RES_3 9312
#define STRIDE_POST_TILE_0_LAYER_3 32
#define STRIDE_POST_TILE_1_LAYER_3 576
#define STRIDE_POST_TILE_2_LAYER_3 0
#define STRIDE_POST_TILE_3_LAYER_3 1
#define b_LOOP_LAYER_3 1
#define b_LOOP_STRIDE_LAYER_3 64
#define oc_LOOP_LAYER_3 1
#define oc_LOOP_STRIDE_LAYER_3 1
#define pool_oh_LOOP_LAYER_3 8
#define pool_oh_LOOP_STRIDE_LAYER_3 8
#define pool_ow_LOOP_LAYER_3 8
#define pool_ow_LOOP_STRIDE_LAYER_3 1
#define postChannel_3 128
#define postWidth_3 18
#define pool_kw_3 1
#define pool_kh_3 1
#define oc_3 1
#define ow_3 8
#define PU_INST_SIZE_LAYER_3 4
// layer 4 parameters
// memory assignments
#define  STARTING_LOC_ACT_4 9236
#define  STARTING_LOC_PS_4 10532
#define  STARTING_LOC_W_4 4040
#define  STARTING_LOC_B_4 8648
// load activation features
#define IH_STEP_4 72
#define IH_BOUND_4 648
#define IW_STEP_4 4
#define IW_BOUND_4 36
#define IC_BOUND_4 0
// load partial sums
#define OH_STEP_4 64
#define OH_BOUND_4 448
#define OW_STEP_4 4
#define OW_BOUND_4 28
#define OC_BOUND_4 0
// load weights
#define ONC_MEM_STEP_4 1152
#define WH_MEM_STEP_4 128
#define IC_MEM_STEP_4 32
#define ONC_STEP_4 36
#define ONC_BOUND_4 108
#define WH_STEP_4 4
#define WH_BOUND_4 32
#define IC_STEP_4 1
#define IC_BOUND_B_4 3
// load biases
#define OC_BOUND_BB_4 4
// store results
#define POSTH_STEP_4 40
#define POSTH_BOUND_4 120
#define POSTW_STEP_4 4
#define POSTW_BOUND_4 12
#define POSTC_BOUND_4 0
// streaming bounds
#define ACTIVE_STREAM_BOUND_4 100
#define PS_STREAM_BOUND_4 64
#define RESULT_STREAM_BOUND_4 16
// layer info
#define iNC_4 1
#define oNC_4 1
#define B_oWidth_4 8
#define B_oHeight_4 8
#define B_wWidth_4 3
#define B_wHeight_4 3
#define B_iWidth_4 10
#define B_iHeight_4 10
#define B_iChannel_4 32
#define STRIDE_H_4 1
#define STRIDE_W_4 1
#define iChannel_4 128
#define iWidth_4 18
#define oChannel_4 128
#define oWidth_4 16
#define NUM_INC_4 4
#define IC_OUTER_LOOP_4 2
#define LOOP_COUNT_TILE_0_LAYER_4 2
#define STRIDE_ACT_TILE_0_LAYER_4 32
#define STRIDE_OUT_TILE_0_LAYER_4 32
#define STRIDE_WEI_TILE_0_LAYER_4 0
#define STRIDE_BIA_TILE_0_LAYER_4 0
#define STRIDE_OC_DC_TILE_0_LAYER_4 0
#define STRIDE_IC_DC_TILE_0_LAYER_4 0
#define LOOP_COUNT_TILE_1_LAYER_4 2
#define STRIDE_ACT_TILE_1_LAYER_4 576
#define STRIDE_OUT_TILE_1_LAYER_4 512
#define STRIDE_WEI_TILE_1_LAYER_4 0
#define STRIDE_BIA_TILE_1_LAYER_4 0
#define STRIDE_OC_DC_TILE_1_LAYER_4 0
#define STRIDE_IC_DC_TILE_1_LAYER_4 0
#define LOOP_COUNT_TILE_2_LAYER_4 4
#define STRIDE_ACT_TILE_2_LAYER_4 1
#define STRIDE_OUT_TILE_2_LAYER_4 0
#define STRIDE_WEI_TILE_2_LAYER_4 32
#define STRIDE_BIA_TILE_2_LAYER_4 0
#define STRIDE_OC_DC_TILE_2_LAYER_4 0
#define STRIDE_IC_DC_TILE_2_LAYER_4 1
#define LOOP_COUNT_TILE_3_LAYER_4 4
#define STRIDE_ACT_TILE_3_LAYER_4 0
#define STRIDE_OUT_TILE_3_LAYER_4 1
#define STRIDE_WEI_TILE_3_LAYER_4 1152
#define STRIDE_BIA_TILE_3_LAYER_4 1
#define STRIDE_OC_DC_TILE_3_LAYER_4 1
#define STRIDE_IC_DC_TILE_3_LAYER_4 0
#define  STARTING_LOC_RES_4 11600
#define STRIDE_POST_TILE_0_LAYER_4 16
#define STRIDE_POST_TILE_1_LAYER_4 160
#define STRIDE_POST_TILE_2_LAYER_4 0
#define STRIDE_POST_TILE_3_LAYER_4 1
#define b_LOOP_LAYER_4 1
#define b_LOOP_STRIDE_LAYER_4 64
#define oc_LOOP_LAYER_4 1
#define oc_LOOP_STRIDE_LAYER_4 1
#define pool_oh_LOOP_LAYER_4 4
#define pool_oh_LOOP_STRIDE_LAYER_4 16
#define pool_ow_LOOP_LAYER_4 4
#define pool_ow_LOOP_STRIDE_LAYER_4 2
#define postChannel_4 128
#define postWidth_4 10
#define pool_kw_4 2
#define pool_kh_4 2
#define oc_4 1
#define ow_4 8
#define PU_INST_SIZE_LAYER_4 10
// layer 5 parameters
// memory assignments
#define  STARTING_LOC_ACT_5 11556
#define  STARTING_LOC_PS_5 11956
#define  STARTING_LOC_W_5 8652
#define  STARTING_LOC_B_5 17868
// load activation features
#define IH_STEP_5 40
#define IH_BOUND_5 360
#define IW_STEP_5 4
#define IW_BOUND_5 36
#define IC_BOUND_5 0
// load partial sums
#define OH_STEP_5 64
#define OH_BOUND_5 448
#define OW_STEP_5 8
#define OW_BOUND_5 56
#define OC_BOUND_5 0
// load weights
#define ONC_MEM_STEP_5 1152
#define WH_MEM_STEP_5 128
#define IC_MEM_STEP_5 32
#define ONC_STEP_5 36
#define ONC_BOUND_5 252
#define WH_STEP_5 4
#define WH_BOUND_5 32
#define IC_STEP_5 1
#define IC_BOUND_B_5 3
// load biases
#define OC_BOUND_BB_5 8
// store results
#define POSTH_STEP_5 80
#define POSTH_BOUND_5 560
#define POSTW_STEP_5 8
#define POSTW_BOUND_5 56
#define POSTC_BOUND_5 0
// streaming bounds
#define ACTIVE_STREAM_BOUND_5 100
#define PS_STREAM_BOUND_5 64
#define RESULT_STREAM_BOUND_5 64
// layer info
#define iNC_5 1
#define oNC_5 1
#define B_oWidth_5 8
#define B_oHeight_5 8
#define B_wWidth_5 3
#define B_wHeight_5 3
#define B_iWidth_5 10
#define B_iHeight_5 10
#define B_iChannel_5 32
#define STRIDE_H_5 1
#define STRIDE_W_5 1
#define iChannel_5 128
#define iWidth_5 10
#define oChannel_5 256
#define oWidth_5 8
#define NUM_INC_5 4
#define IC_OUTER_LOOP_5 0
#define LOOP_COUNT_TILE_0_LAYER_5 4
#define STRIDE_ACT_TILE_0_LAYER_5 1
#define STRIDE_OUT_TILE_0_LAYER_5 0
#define STRIDE_WEI_TILE_0_LAYER_5 32
#define STRIDE_BIA_TILE_0_LAYER_5 0
#define STRIDE_OC_DC_TILE_0_LAYER_5 0
#define STRIDE_IC_DC_TILE_0_LAYER_5 1
#define LOOP_COUNT_TILE_1_LAYER_5 8
#define STRIDE_ACT_TILE_1_LAYER_5 0
#define STRIDE_OUT_TILE_1_LAYER_5 1
#define STRIDE_WEI_TILE_1_LAYER_5 1152
#define STRIDE_BIA_TILE_1_LAYER_5 1
#define STRIDE_OC_DC_TILE_1_LAYER_5 1
#define STRIDE_IC_DC_TILE_1_LAYER_5 0
#define LOOP_COUNT_TILE_2_LAYER_5 1
#define STRIDE_ACT_TILE_2_LAYER_5 0
#define STRIDE_OUT_TILE_2_LAYER_5 0
#define STRIDE_WEI_TILE_2_LAYER_5 0
#define STRIDE_BIA_TILE_2_LAYER_5 0
#define STRIDE_OC_DC_TILE_2_LAYER_5 0
#define STRIDE_IC_DC_TILE_2_LAYER_5 0
#define LOOP_COUNT_TILE_3_LAYER_5 1
#define STRIDE_ACT_TILE_3_LAYER_5 0
#define STRIDE_OUT_TILE_3_LAYER_5 0
#define STRIDE_WEI_TILE_3_LAYER_5 0
#define STRIDE_BIA_TILE_3_LAYER_5 0
#define STRIDE_OC_DC_TILE_3_LAYER_5 0
#define STRIDE_IC_DC_TILE_3_LAYER_5 0
#define  STARTING_LOC_RES_5 12556
#define STRIDE_POST_TILE_0_LAYER_5 0
#define STRIDE_POST_TILE_1_LAYER_5 1
#define STRIDE_POST_TILE_2_LAYER_5 0
#define STRIDE_POST_TILE_3_LAYER_5 0
#define b_LOOP_LAYER_5 1
#define b_LOOP_STRIDE_LAYER_5 64
#define oc_LOOP_LAYER_5 1
#define oc_LOOP_STRIDE_LAYER_5 1
#define pool_oh_LOOP_LAYER_5 8
#define pool_oh_LOOP_STRIDE_LAYER_5 8
#define pool_ow_LOOP_LAYER_5 8
#define pool_ow_LOOP_STRIDE_LAYER_5 1
#define postChannel_5 256
#define postWidth_5 10
#define pool_kw_5 1
#define pool_kh_5 1
#define oc_5 1
#define ow_5 8
#define PU_INST_SIZE_LAYER_5 4
// layer 6 parameters
// memory assignments
#define  STARTING_LOC_ACT_6 12468
#define  STARTING_LOC_PS_6 13268
#define  STARTING_LOC_W_6 17876
#define  STARTING_LOC_B_6 36308
// load activation features
#define IH_STEP_6 80
#define IH_BOUND_6 720
#define IW_STEP_6 8
#define IW_BOUND_6 72
#define IC_BOUND_6 0
// load partial sums
#define OH_STEP_6 64
#define OH_BOUND_6 448
#define OW_STEP_6 8
#define OW_BOUND_6 56
#define OC_BOUND_6 0
// load weights
#define ONC_MEM_STEP_6 2304
#define WH_MEM_STEP_6 256
#define IC_MEM_STEP_6 32
#define ONC_STEP_6 72
#define ONC_BOUND_6 504
#define WH_STEP_6 8
#define WH_BOUND_6 64
#define IC_STEP_6 1
#define IC_BOUND_B_6 7
// load biases
#define OC_BOUND_BB_6 8
// store results
#define POSTH_STEP_6 80
#define POSTH_BOUND_6 560
#define POSTW_STEP_6 8
#define POSTW_BOUND_6 56
#define POSTC_BOUND_6 0
// streaming bounds
#define ACTIVE_STREAM_BOUND_6 100
#define PS_STREAM_BOUND_6 64
#define RESULT_STREAM_BOUND_6 64
// layer info
#define iNC_6 1
#define oNC_6 1
#define B_oWidth_6 8
#define B_oHeight_6 8
#define B_wWidth_6 3
#define B_wHeight_6 3
#define B_iWidth_6 10
#define B_iHeight_6 10
#define B_iChannel_6 32
#define STRIDE_H_6 1
#define STRIDE_W_6 1
#define iChannel_6 256
#define iWidth_6 10
#define oChannel_6 256
#define oWidth_6 8
#define NUM_INC_6 8
#define IC_OUTER_LOOP_6 0
#define LOOP_COUNT_TILE_0_LAYER_6 8
#define STRIDE_ACT_TILE_0_LAYER_6 1
#define STRIDE_OUT_TILE_0_LAYER_6 0
#define STRIDE_WEI_TILE_0_LAYER_6 32
#define STRIDE_BIA_TILE_0_LAYER_6 0
#define STRIDE_OC_DC_TILE_0_LAYER_6 0
#define STRIDE_IC_DC_TILE_0_LAYER_6 1
#define LOOP_COUNT_TILE_1_LAYER_6 8
#define STRIDE_ACT_TILE_1_LAYER_6 0
#define STRIDE_OUT_TILE_1_LAYER_6 1
#define STRIDE_WEI_TILE_1_LAYER_6 2304
#define STRIDE_BIA_TILE_1_LAYER_6 1
#define STRIDE_OC_DC_TILE_1_LAYER_6 1
#define STRIDE_IC_DC_TILE_1_LAYER_6 0
#define LOOP_COUNT_TILE_2_LAYER_6 1
#define STRIDE_ACT_TILE_2_LAYER_6 0
#define STRIDE_OUT_TILE_2_LAYER_6 0
#define STRIDE_WEI_TILE_2_LAYER_6 0
#define STRIDE_BIA_TILE_2_LAYER_6 0
#define STRIDE_OC_DC_TILE_2_LAYER_6 0
#define STRIDE_IC_DC_TILE_2_LAYER_6 0
#define LOOP_COUNT_TILE_3_LAYER_6 1
#define STRIDE_ACT_TILE_3_LAYER_6 0
#define STRIDE_OUT_TILE_3_LAYER_6 0
#define STRIDE_WEI_TILE_3_LAYER_6 0
#define STRIDE_BIA_TILE_3_LAYER_6 0
#define STRIDE_OC_DC_TILE_3_LAYER_6 0
#define STRIDE_IC_DC_TILE_3_LAYER_6 0
#define  STARTING_LOC_RES_6 13868
#define STRIDE_POST_TILE_0_LAYER_6 0
#define STRIDE_POST_TILE_1_LAYER_6 1
#define STRIDE_POST_TILE_2_LAYER_6 0
#define STRIDE_POST_TILE_3_LAYER_6 0
#define b_LOOP_LAYER_6 1
#define b_LOOP_STRIDE_LAYER_6 64
#define oc_LOOP_LAYER_6 1
#define oc_LOOP_STRIDE_LAYER_6 1
#define pool_oh_LOOP_LAYER_6 8
#define pool_oh_LOOP_STRIDE_LAYER_6 8
#define pool_ow_LOOP_LAYER_6 8
#define pool_ow_LOOP_STRIDE_LAYER_6 1
#define postChannel_6 256
#define postWidth_6 10
#define pool_kw_6 1
#define pool_kh_6 1
#define oc_6 1
#define ow_6 8
#define PU_INST_SIZE_LAYER_6 4
// layer 7 parameters
// memory assignments
#define  STARTING_LOC_ACT_7 13780
#define  STARTING_LOC_PS_7 14580
#define  STARTING_LOC_W_7 36316
#define  STARTING_LOC_B_7 54748
// load activation features
#define IH_STEP_7 80
#define IH_BOUND_7 720
#define IW_STEP_7 8
#define IW_BOUND_7 72
#define IC_BOUND_7 0
// load partial sums
#define OH_STEP_7 64
#define OH_BOUND_7 448
#define OW_STEP_7 8
#define OW_BOUND_7 56
#define OC_BOUND_7 0
// load weights
#define ONC_MEM_STEP_7 2304
#define WH_MEM_STEP_7 256
#define IC_MEM_STEP_7 32
#define ONC_STEP_7 72
#define ONC_BOUND_7 504
#define WH_STEP_7 8
#define WH_BOUND_7 64
#define IC_STEP_7 1
#define IC_BOUND_B_7 7
// load biases
#define OC_BOUND_BB_7 8
// store results
#define POSTH_STEP_7 48
#define POSTH_BOUND_7 144
#define POSTW_STEP_7 8
#define POSTW_BOUND_7 24
#define POSTC_BOUND_7 0
// streaming bounds
#define ACTIVE_STREAM_BOUND_7 100
#define PS_STREAM_BOUND_7 64
#define RESULT_STREAM_BOUND_7 16
// layer info
#define iNC_7 1
#define oNC_7 1
#define B_oWidth_7 8
#define B_oHeight_7 8
#define B_wWidth_7 3
#define B_wHeight_7 3
#define B_iWidth_7 10
#define B_iHeight_7 10
#define B_iChannel_7 32
#define STRIDE_H_7 1
#define STRIDE_W_7 1
#define iChannel_7 256
#define iWidth_7 10
#define oChannel_7 256
#define oWidth_7 8
#define NUM_INC_7 8
#define IC_OUTER_LOOP_7 0
#define LOOP_COUNT_TILE_0_LAYER_7 8
#define STRIDE_ACT_TILE_0_LAYER_7 1
#define STRIDE_OUT_TILE_0_LAYER_7 0
#define STRIDE_WEI_TILE_0_LAYER_7 32
#define STRIDE_BIA_TILE_0_LAYER_7 0
#define STRIDE_OC_DC_TILE_0_LAYER_7 0
#define STRIDE_IC_DC_TILE_0_LAYER_7 1
#define LOOP_COUNT_TILE_1_LAYER_7 8
#define STRIDE_ACT_TILE_1_LAYER_7 0
#define STRIDE_OUT_TILE_1_LAYER_7 1
#define STRIDE_WEI_TILE_1_LAYER_7 2304
#define STRIDE_BIA_TILE_1_LAYER_7 1
#define STRIDE_OC_DC_TILE_1_LAYER_7 1
#define STRIDE_IC_DC_TILE_1_LAYER_7 0
#define LOOP_COUNT_TILE_2_LAYER_7 1
#define STRIDE_ACT_TILE_2_LAYER_7 0
#define STRIDE_OUT_TILE_2_LAYER_7 0
#define STRIDE_WEI_TILE_2_LAYER_7 0
#define STRIDE_BIA_TILE_2_LAYER_7 0
#define STRIDE_OC_DC_TILE_2_LAYER_7 0
#define STRIDE_IC_DC_TILE_2_LAYER_7 0
#define LOOP_COUNT_TILE_3_LAYER_7 1
#define STRIDE_ACT_TILE_3_LAYER_7 0
#define STRIDE_OUT_TILE_3_LAYER_7 0
#define STRIDE_WEI_TILE_3_LAYER_7 0
#define STRIDE_BIA_TILE_3_LAYER_7 0
#define STRIDE_OC_DC_TILE_3_LAYER_7 0
#define STRIDE_IC_DC_TILE_3_LAYER_7 0
#define  STARTING_LOC_RES_7 15148
#define STRIDE_POST_TILE_0_LAYER_7 0
#define STRIDE_POST_TILE_1_LAYER_7 1
#define STRIDE_POST_TILE_2_LAYER_7 0
#define STRIDE_POST_TILE_3_LAYER_7 0
#define b_LOOP_LAYER_7 1
#define b_LOOP_STRIDE_LAYER_7 64
#define oc_LOOP_LAYER_7 1
#define oc_LOOP_STRIDE_LAYER_7 1
#define pool_oh_LOOP_LAYER_7 4
#define pool_oh_LOOP_STRIDE_LAYER_7 16
#define pool_ow_LOOP_LAYER_7 4
#define pool_ow_LOOP_STRIDE_LAYER_7 2
#define postChannel_7 256
#define postWidth_7 6
#define pool_kw_7 2
#define pool_kh_7 2
#define oc_7 1
#define ow_7 8
#define PU_INST_SIZE_LAYER_7 10
// layer 8 parameters
// memory assignments
#define  STARTING_LOC_ACT_8 15092
#define  STARTING_LOC_PS_8 15380
#define  STARTING_LOC_W_8 54756
#define  STARTING_LOC_B_8 91620
// load activation features
#define IH_STEP_8 48
#define IH_BOUND_8 240
#define IW_STEP_8 8
#define IW_BOUND_8 40
#define IC_BOUND_8 0
// load partial sums
#define OH_STEP_8 64
#define OH_BOUND_8 192
#define OW_STEP_8 16
#define OW_BOUND_8 48
#define OC_BOUND_8 0
// load weights
#define ONC_MEM_STEP_8 2304
#define WH_MEM_STEP_8 256
#define IC_MEM_STEP_8 32
#define ONC_STEP_8 72
#define ONC_BOUND_8 1080
#define WH_STEP_8 8
#define WH_BOUND_8 64
#define IC_STEP_8 1
#define IC_BOUND_B_8 7
// load biases
#define OC_BOUND_BB_8 16
// store results
#define POSTH_STEP_8 96
#define POSTH_BOUND_8 288
#define POSTW_STEP_8 16
#define POSTW_BOUND_8 48
#define POSTC_BOUND_8 0
// streaming bounds
#define ACTIVE_STREAM_BOUND_8 36
#define PS_STREAM_BOUND_8 16
#define RESULT_STREAM_BOUND_8 16
// layer info
#define iNC_8 1
#define oNC_8 1
#define B_oWidth_8 4
#define B_oHeight_8 4
#define B_wWidth_8 3
#define B_wHeight_8 3
#define B_iWidth_8 6
#define B_iHeight_8 6
#define B_iChannel_8 32
#define STRIDE_H_8 1
#define STRIDE_W_8 1
#define iChannel_8 256
#define iWidth_8 6
#define oChannel_8 512
#define oWidth_8 4
#define NUM_INC_8 8
#define IC_OUTER_LOOP_8 1
#define LOOP_COUNT_TILE_0_LAYER_8 16
#define STRIDE_ACT_TILE_0_LAYER_8 0
#define STRIDE_OUT_TILE_0_LAYER_8 1
#define STRIDE_WEI_TILE_0_LAYER_8 2304
#define STRIDE_BIA_TILE_0_LAYER_8 1
#define STRIDE_OC_DC_TILE_0_LAYER_8 1
#define STRIDE_IC_DC_TILE_0_LAYER_8 0
#define LOOP_COUNT_TILE_1_LAYER_8 8
#define STRIDE_ACT_TILE_1_LAYER_8 1
#define STRIDE_OUT_TILE_1_LAYER_8 0
#define STRIDE_WEI_TILE_1_LAYER_8 32
#define STRIDE_BIA_TILE_1_LAYER_8 0
#define STRIDE_OC_DC_TILE_1_LAYER_8 0
#define STRIDE_IC_DC_TILE_1_LAYER_8 1
#define LOOP_COUNT_TILE_2_LAYER_8 1
#define STRIDE_ACT_TILE_2_LAYER_8 0
#define STRIDE_OUT_TILE_2_LAYER_8 0
#define STRIDE_WEI_TILE_2_LAYER_8 0
#define STRIDE_BIA_TILE_2_LAYER_8 0
#define STRIDE_OC_DC_TILE_2_LAYER_8 0
#define STRIDE_IC_DC_TILE_2_LAYER_8 0
#define LOOP_COUNT_TILE_3_LAYER_8 1
#define STRIDE_ACT_TILE_3_LAYER_8 0
#define STRIDE_OUT_TILE_3_LAYER_8 0
#define STRIDE_WEI_TILE_3_LAYER_8 0
#define STRIDE_BIA_TILE_3_LAYER_8 0
#define STRIDE_OC_DC_TILE_3_LAYER_8 0
#define STRIDE_IC_DC_TILE_3_LAYER_8 0
#define  STARTING_LOC_RES_8 15748
#define STRIDE_POST_TILE_0_LAYER_8 1
#define STRIDE_POST_TILE_1_LAYER_8 0
#define STRIDE_POST_TILE_2_LAYER_8 0
#define STRIDE_POST_TILE_3_LAYER_8 0
#define b_LOOP_LAYER_8 1
#define b_LOOP_STRIDE_LAYER_8 16
#define oc_LOOP_LAYER_8 1
#define oc_LOOP_STRIDE_LAYER_8 1
#define pool_oh_LOOP_LAYER_8 4
#define pool_oh_LOOP_STRIDE_LAYER_8 4
#define pool_ow_LOOP_LAYER_8 4
#define pool_ow_LOOP_STRIDE_LAYER_8 1
#define postChannel_8 512
#define postWidth_8 6
#define pool_kw_8 1
#define pool_kh_8 1
#define oc_8 1
#define ow_8 4
#define PU_INST_SIZE_LAYER_8 4
// layer 9 parameters
// memory assignments
#define  STARTING_LOC_ACT_9 15636
#define  STARTING_LOC_PS_9 16212
#define  STARTING_LOC_W_9 91636
#define  STARTING_LOC_B_9 165364
// load activation features
#define IH_STEP_9 96
#define IH_BOUND_9 480
#define IW_STEP_9 16
#define IW_BOUND_9 80
#define IC_BOUND_9 0
// load partial sums
#define OH_STEP_9 64
#define OH_BOUND_9 192
#define OW_STEP_9 16
#define OW_BOUND_9 48
#define OC_BOUND_9 0
// load weights
#define ONC_MEM_STEP_9 4608
#define WH_MEM_STEP_9 512
#define IC_MEM_STEP_9 32
#define ONC_STEP_9 144
#define ONC_BOUND_9 2160
#define WH_STEP_9 16
#define WH_BOUND_9 128
#define IC_STEP_9 1
#define IC_BOUND_B_9 15
// load biases
#define OC_BOUND_BB_9 16
// store results
#define POSTH_STEP_9 96
#define POSTH_BOUND_9 288
#define POSTW_STEP_9 16
#define POSTW_BOUND_9 48
#define POSTC_BOUND_9 0
// streaming bounds
#define ACTIVE_STREAM_BOUND_9 36
#define PS_STREAM_BOUND_9 16
#define RESULT_STREAM_BOUND_9 16
// layer info
#define iNC_9 1
#define oNC_9 1
#define B_oWidth_9 4
#define B_oHeight_9 4
#define B_wWidth_9 3
#define B_wHeight_9 3
#define B_iWidth_9 6
#define B_iHeight_9 6
#define B_iChannel_9 32
#define STRIDE_H_9 1
#define STRIDE_W_9 1
#define iChannel_9 512
#define iWidth_9 6
#define oChannel_9 512
#define oWidth_9 4
#define NUM_INC_9 16
#define IC_OUTER_LOOP_9 1
#define LOOP_COUNT_TILE_0_LAYER_9 16
#define STRIDE_ACT_TILE_0_LAYER_9 0
#define STRIDE_OUT_TILE_0_LAYER_9 1
#define STRIDE_WEI_TILE_0_LAYER_9 4608
#define STRIDE_BIA_TILE_0_LAYER_9 1
#define STRIDE_OC_DC_TILE_0_LAYER_9 1
#define STRIDE_IC_DC_TILE_0_LAYER_9 0
#define LOOP_COUNT_TILE_1_LAYER_9 16
#define STRIDE_ACT_TILE_1_LAYER_9 1
#define STRIDE_OUT_TILE_1_LAYER_9 0
#define STRIDE_WEI_TILE_1_LAYER_9 32
#define STRIDE_BIA_TILE_1_LAYER_9 0
#define STRIDE_OC_DC_TILE_1_LAYER_9 0
#define STRIDE_IC_DC_TILE_1_LAYER_9 1
#define LOOP_COUNT_TILE_2_LAYER_9 1
#define STRIDE_ACT_TILE_2_LAYER_9 0
#define STRIDE_OUT_TILE_2_LAYER_9 0
#define STRIDE_WEI_TILE_2_LAYER_9 0
#define STRIDE_BIA_TILE_2_LAYER_9 0
#define STRIDE_OC_DC_TILE_2_LAYER_9 0
#define STRIDE_IC_DC_TILE_2_LAYER_9 0
#define LOOP_COUNT_TILE_3_LAYER_9 1
#define STRIDE_ACT_TILE_3_LAYER_9 0
#define STRIDE_OUT_TILE_3_LAYER_9 0
#define STRIDE_WEI_TILE_3_LAYER_9 0
#define STRIDE_BIA_TILE_3_LAYER_9 0
#define STRIDE_OC_DC_TILE_3_LAYER_9 0
#define STRIDE_IC_DC_TILE_3_LAYER_9 0
#define  STARTING_LOC_RES_9 16580
#define STRIDE_POST_TILE_0_LAYER_9 1
#define STRIDE_POST_TILE_1_LAYER_9 0
#define STRIDE_POST_TILE_2_LAYER_9 0
#define STRIDE_POST_TILE_3_LAYER_9 0
#define b_LOOP_LAYER_9 1
#define b_LOOP_STRIDE_LAYER_9 16
#define oc_LOOP_LAYER_9 1
#define oc_LOOP_STRIDE_LAYER_9 1
#define pool_oh_LOOP_LAYER_9 4
#define pool_oh_LOOP_STRIDE_LAYER_9 4
#define pool_ow_LOOP_LAYER_9 4
#define pool_ow_LOOP_STRIDE_LAYER_9 1
#define postChannel_9 512
#define postWidth_9 6
#define pool_kw_9 1
#define pool_kh_9 1
#define oc_9 1
#define ow_9 4
#define PU_INST_SIZE_LAYER_9 4
// layer 10 parameters
// memory assignments
#define  STARTING_LOC_ACT_10 16468
#define  STARTING_LOC_PS_10 17044
#define  STARTING_LOC_W_10 165380
#define  STARTING_LOC_B_10 239108
// load activation features
#define IH_STEP_10 96
#define IH_BOUND_10 480
#define IW_STEP_10 16
#define IW_BOUND_10 80
#define IC_BOUND_10 0
// load partial sums
#define OH_STEP_10 64
#define OH_BOUND_10 192
#define OW_STEP_10 16
#define OW_BOUND_10 48
#define OC_BOUND_10 0
// load weights
#define ONC_MEM_STEP_10 4608
#define WH_MEM_STEP_10 512
#define IC_MEM_STEP_10 32
#define ONC_STEP_10 144
#define ONC_BOUND_10 2160
#define WH_STEP_10 16
#define WH_BOUND_10 128
#define IC_STEP_10 1
#define IC_BOUND_B_10 15
// load biases
#define OC_BOUND_BB_10 16
// store results
#define POSTH_STEP_10 64
#define POSTH_BOUND_10 64
#define POSTW_STEP_10 16
#define POSTW_BOUND_10 16
#define POSTC_BOUND_10 0
// streaming bounds
#define ACTIVE_STREAM_BOUND_10 36
#define PS_STREAM_BOUND_10 16
#define RESULT_STREAM_BOUND_10 4
// layer info
#define iNC_10 1
#define oNC_10 1
#define B_oWidth_10 4
#define B_oHeight_10 4
#define B_wWidth_10 3
#define B_wHeight_10 3
#define B_iWidth_10 6
#define B_iHeight_10 6
#define B_iChannel_10 32
#define STRIDE_H_10 1
#define STRIDE_W_10 1
#define iChannel_10 512
#define iWidth_10 6
#define oChannel_10 512
#define oWidth_10 4
#define NUM_INC_10 16
#define IC_OUTER_LOOP_10 1
#define LOOP_COUNT_TILE_0_LAYER_10 16
#define STRIDE_ACT_TILE_0_LAYER_10 0
#define STRIDE_OUT_TILE_0_LAYER_10 1
#define STRIDE_WEI_TILE_0_LAYER_10 4608
#define STRIDE_BIA_TILE_0_LAYER_10 1
#define STRIDE_OC_DC_TILE_0_LAYER_10 1
#define STRIDE_IC_DC_TILE_0_LAYER_10 0
#define LOOP_COUNT_TILE_1_LAYER_10 16
#define STRIDE_ACT_TILE_1_LAYER_10 1
#define STRIDE_OUT_TILE_1_LAYER_10 0
#define STRIDE_WEI_TILE_1_LAYER_10 32
#define STRIDE_BIA_TILE_1_LAYER_10 0
#define STRIDE_OC_DC_TILE_1_LAYER_10 0
#define STRIDE_IC_DC_TILE_1_LAYER_10 1
#define LOOP_COUNT_TILE_2_LAYER_10 1
#define STRIDE_ACT_TILE_2_LAYER_10 0
#define STRIDE_OUT_TILE_2_LAYER_10 0
#define STRIDE_WEI_TILE_2_LAYER_10 0
#define STRIDE_BIA_TILE_2_LAYER_10 0
#define STRIDE_OC_DC_TILE_2_LAYER_10 0
#define STRIDE_IC_DC_TILE_2_LAYER_10 0
#define LOOP_COUNT_TILE_3_LAYER_10 1
#define STRIDE_ACT_TILE_3_LAYER_10 0
#define STRIDE_OUT_TILE_3_LAYER_10 0
#define STRIDE_WEI_TILE_3_LAYER_10 0
#define STRIDE_BIA_TILE_3_LAYER_10 0
#define STRIDE_OC_DC_TILE_3_LAYER_10 0
#define STRIDE_IC_DC_TILE_3_LAYER_10 0
#define  STARTING_LOC_RES_10 17380
#define STRIDE_POST_TILE_0_LAYER_10 1
#define STRIDE_POST_TILE_1_LAYER_10 0
#define STRIDE_POST_TILE_2_LAYER_10 0
#define STRIDE_POST_TILE_3_LAYER_10 0
#define b_LOOP_LAYER_10 1
#define b_LOOP_STRIDE_LAYER_10 16
#define oc_LOOP_LAYER_10 1
#define oc_LOOP_STRIDE_LAYER_10 1
#define pool_oh_LOOP_LAYER_10 2
#define pool_oh_LOOP_STRIDE_LAYER_10 8
#define pool_ow_LOOP_LAYER_10 2
#define pool_ow_LOOP_STRIDE_LAYER_10 2
#define postChannel_10 512
#define postWidth_10 4
#define pool_kw_10 2
#define pool_kh_10 2
#define oc_10 1
#define ow_10 4
#define PU_INST_SIZE_LAYER_10 10
// layer 11 parameters
// memory assignments
#define  STARTING_LOC_ACT_11 17300
#define  STARTING_LOC_PS_11 17556
#define  STARTING_LOC_W_11 239124
#define  STARTING_LOC_B_11 312852
// load activation features
#define IH_STEP_11 64
#define IH_BOUND_11 192
#define IW_STEP_11 16
#define IW_BOUND_11 48
#define IC_BOUND_11 0
// load partial sums
#define OH_STEP_11 32
#define OH_BOUND_11 32
#define OW_STEP_11 16
#define OW_BOUND_11 16
#define OC_BOUND_11 0
// load weights
#define ONC_MEM_STEP_11 4608
#define WH_MEM_STEP_11 512
#define IC_MEM_STEP_11 32
#define ONC_STEP_11 144
#define ONC_BOUND_11 2160
#define WH_STEP_11 16
#define WH_BOUND_11 128
#define IC_STEP_11 1
#define IC_BOUND_B_11 15
// load biases
#define OC_BOUND_BB_11 16
// store results
#define POSTH_STEP_11 64
#define POSTH_BOUND_11 64
#define POSTW_STEP_11 16
#define POSTW_BOUND_11 16
#define POSTC_BOUND_11 0
// streaming bounds
#define ACTIVE_STREAM_BOUND_11 16
#define PS_STREAM_BOUND_11 4
#define RESULT_STREAM_BOUND_11 4
// layer info
#define iNC_11 1
#define oNC_11 1
#define B_oWidth_11 2
#define B_oHeight_11 2
#define B_wWidth_11 3
#define B_wHeight_11 3
#define B_iWidth_11 4
#define B_iHeight_11 4
#define B_iChannel_11 32
#define STRIDE_H_11 1
#define STRIDE_W_11 1
#define iChannel_11 512
#define iWidth_11 4
#define oChannel_11 512
#define oWidth_11 2
#define NUM_INC_11 16
#define IC_OUTER_LOOP_11 1
#define LOOP_COUNT_TILE_0_LAYER_11 16
#define STRIDE_ACT_TILE_0_LAYER_11 0
#define STRIDE_OUT_TILE_0_LAYER_11 1
#define STRIDE_WEI_TILE_0_LAYER_11 4608
#define STRIDE_BIA_TILE_0_LAYER_11 1
#define STRIDE_OC_DC_TILE_0_LAYER_11 1
#define STRIDE_IC_DC_TILE_0_LAYER_11 0
#define LOOP_COUNT_TILE_1_LAYER_11 16
#define STRIDE_ACT_TILE_1_LAYER_11 1
#define STRIDE_OUT_TILE_1_LAYER_11 0
#define STRIDE_WEI_TILE_1_LAYER_11 32
#define STRIDE_BIA_TILE_1_LAYER_11 0
#define STRIDE_OC_DC_TILE_1_LAYER_11 0
#define STRIDE_IC_DC_TILE_1_LAYER_11 1
#define LOOP_COUNT_TILE_2_LAYER_11 1
#define STRIDE_ACT_TILE_2_LAYER_11 0
#define STRIDE_OUT_TILE_2_LAYER_11 0
#define STRIDE_WEI_TILE_2_LAYER_11 0
#define STRIDE_BIA_TILE_2_LAYER_11 0
#define STRIDE_OC_DC_TILE_2_LAYER_11 0
#define STRIDE_IC_DC_TILE_2_LAYER_11 0
#define LOOP_COUNT_TILE_3_LAYER_11 1
#define STRIDE_ACT_TILE_3_LAYER_11 0
#define STRIDE_OUT_TILE_3_LAYER_11 0
#define STRIDE_WEI_TILE_3_LAYER_11 0
#define STRIDE_BIA_TILE_3_LAYER_11 0
#define STRIDE_OC_DC_TILE_3_LAYER_11 0
#define STRIDE_IC_DC_TILE_3_LAYER_11 0
#define  STARTING_LOC_RES_11 17700
#define STRIDE_POST_TILE_0_LAYER_11 1
#define STRIDE_POST_TILE_1_LAYER_11 0
#define STRIDE_POST_TILE_2_LAYER_11 0
#define STRIDE_POST_TILE_3_LAYER_11 0
#define b_LOOP_LAYER_11 1
#define b_LOOP_STRIDE_LAYER_11 4
#define oc_LOOP_LAYER_11 1
#define oc_LOOP_STRIDE_LAYER_11 1
#define pool_oh_LOOP_LAYER_11 2
#define pool_oh_LOOP_STRIDE_LAYER_11 2
#define pool_ow_LOOP_LAYER_11 2
#define pool_ow_LOOP_STRIDE_LAYER_11 1
#define postChannel_11 512
#define postWidth_11 4
#define pool_kw_11 1
#define pool_kh_11 1
#define oc_11 1
#define ow_11 2
#define PU_INST_SIZE_LAYER_11 4
// layer 12 parameters
// memory assignments
#define  STARTING_LOC_ACT_12 17620
#define  STARTING_LOC_PS_12 17876
#define  STARTING_LOC_W_12 312868
#define  STARTING_LOC_B_12 386596
// load activation features
#define IH_STEP_12 64
#define IH_BOUND_12 192
#define IW_STEP_12 16
#define IW_BOUND_12 48
#define IC_BOUND_12 0
// load partial sums
#define OH_STEP_12 32
#define OH_BOUND_12 32
#define OW_STEP_12 16
#define OW_BOUND_12 16
#define OC_BOUND_12 0
// load weights
#define ONC_MEM_STEP_12 4608
#define WH_MEM_STEP_12 512
#define IC_MEM_STEP_12 32
#define ONC_STEP_12 144
#define ONC_BOUND_12 2160
#define WH_STEP_12 16
#define WH_BOUND_12 128
#define IC_STEP_12 1
#define IC_BOUND_B_12 15
// load biases
#define OC_BOUND_BB_12 16
// store results
#define POSTH_STEP_12 64
#define POSTH_BOUND_12 64
#define POSTW_STEP_12 16
#define POSTW_BOUND_12 16
#define POSTC_BOUND_12 0
// streaming bounds
#define ACTIVE_STREAM_BOUND_12 16
#define PS_STREAM_BOUND_12 4
#define RESULT_STREAM_BOUND_12 4
// layer info
#define iNC_12 1
#define oNC_12 1
#define B_oWidth_12 2
#define B_oHeight_12 2
#define B_wWidth_12 3
#define B_wHeight_12 3
#define B_iWidth_12 4
#define B_iHeight_12 4
#define B_iChannel_12 32
#define STRIDE_H_12 1
#define STRIDE_W_12 1
#define iChannel_12 512
#define iWidth_12 4
#define oChannel_12 512
#define oWidth_12 2
#define NUM_INC_12 16
#define IC_OUTER_LOOP_12 1
#define LOOP_COUNT_TILE_0_LAYER_12 16
#define STRIDE_ACT_TILE_0_LAYER_12 0
#define STRIDE_OUT_TILE_0_LAYER_12 1
#define STRIDE_WEI_TILE_0_LAYER_12 4608
#define STRIDE_BIA_TILE_0_LAYER_12 1
#define STRIDE_OC_DC_TILE_0_LAYER_12 1
#define STRIDE_IC_DC_TILE_0_LAYER_12 0
#define LOOP_COUNT_TILE_1_LAYER_12 16
#define STRIDE_ACT_TILE_1_LAYER_12 1
#define STRIDE_OUT_TILE_1_LAYER_12 0
#define STRIDE_WEI_TILE_1_LAYER_12 32
#define STRIDE_BIA_TILE_1_LAYER_12 0
#define STRIDE_OC_DC_TILE_1_LAYER_12 0
#define STRIDE_IC_DC_TILE_1_LAYER_12 1
#define LOOP_COUNT_TILE_2_LAYER_12 1
#define STRIDE_ACT_TILE_2_LAYER_12 0
#define STRIDE_OUT_TILE_2_LAYER_12 0
#define STRIDE_WEI_TILE_2_LAYER_12 0
#define STRIDE_BIA_TILE_2_LAYER_12 0
#define STRIDE_OC_DC_TILE_2_LAYER_12 0
#define STRIDE_IC_DC_TILE_2_LAYER_12 0
#define LOOP_COUNT_TILE_3_LAYER_12 1
#define STRIDE_ACT_TILE_3_LAYER_12 0
#define STRIDE_OUT_TILE_3_LAYER_12 0
#define STRIDE_WEI_TILE_3_LAYER_12 0
#define STRIDE_BIA_TILE_3_LAYER_12 0
#define STRIDE_OC_DC_TILE_3_LAYER_12 0
#define STRIDE_IC_DC_TILE_3_LAYER_12 0
#define  STARTING_LOC_RES_12 18020
#define STRIDE_POST_TILE_0_LAYER_12 1
#define STRIDE_POST_TILE_1_LAYER_12 0
#define STRIDE_POST_TILE_2_LAYER_12 0
#define STRIDE_POST_TILE_3_LAYER_12 0
#define b_LOOP_LAYER_12 1
#define b_LOOP_STRIDE_LAYER_12 4
#define oc_LOOP_LAYER_12 1
#define oc_LOOP_STRIDE_LAYER_12 1
#define pool_oh_LOOP_LAYER_12 2
#define pool_oh_LOOP_STRIDE_LAYER_12 2
#define pool_ow_LOOP_LAYER_12 2
#define pool_ow_LOOP_STRIDE_LAYER_12 1
#define postChannel_12 512
#define postWidth_12 4
#define pool_kw_12 1
#define pool_kh_12 1
#define oc_12 1
#define ow_12 2
#define PU_INST_SIZE_LAYER_12 4
// layer 13 parameters
// memory assignments
#define  STARTING_LOC_ACT_13 17940
#define  STARTING_LOC_PS_13 18196
#define  STARTING_LOC_W_13 386612
#define  STARTING_LOC_B_13 460340
// load activation features
#define IH_STEP_13 64
#define IH_BOUND_13 192
#define IW_STEP_13 16
#define IW_BOUND_13 48
#define IC_BOUND_13 0
// load partial sums
#define OH_STEP_13 32
#define OH_BOUND_13 32
#define OW_STEP_13 16
#define OW_BOUND_13 16
#define OC_BOUND_13 0
// load weights
#define ONC_MEM_STEP_13 4608
#define WH_MEM_STEP_13 512
#define IC_MEM_STEP_13 32
#define ONC_STEP_13 144
#define ONC_BOUND_13 2160
#define WH_STEP_13 16
#define WH_BOUND_13 128
#define IC_STEP_13 1
#define IC_BOUND_B_13 15
// load biases
#define OC_BOUND_BB_13 16
// store results
#define POSTH_STEP_13 16
#define POSTH_BOUND_13 0
#define POSTW_STEP_13 16
#define POSTW_BOUND_13 0
#define POSTC_BOUND_13 0
// streaming bounds
#define ACTIVE_STREAM_BOUND_13 16
#define PS_STREAM_BOUND_13 4
#define RESULT_STREAM_BOUND_13 1
// layer info
#define iNC_13 1
#define oNC_13 1
#define B_oWidth_13 2
#define B_oHeight_13 2
#define B_wWidth_13 3
#define B_wHeight_13 3
#define B_iWidth_13 4
#define B_iHeight_13 4
#define B_iChannel_13 32
#define STRIDE_H_13 1
#define STRIDE_W_13 1
#define iChannel_13 512
#define iWidth_13 4
#define oChannel_13 512
#define oWidth_13 2
#define NUM_INC_13 16
#define IC_OUTER_LOOP_13 1
#define LOOP_COUNT_TILE_0_LAYER_13 16
#define STRIDE_ACT_TILE_0_LAYER_13 0
#define STRIDE_OUT_TILE_0_LAYER_13 1
#define STRIDE_WEI_TILE_0_LAYER_13 4608
#define STRIDE_BIA_TILE_0_LAYER_13 1
#define STRIDE_OC_DC_TILE_0_LAYER_13 1
#define STRIDE_IC_DC_TILE_0_LAYER_13 0
#define LOOP_COUNT_TILE_1_LAYER_13 16
#define STRIDE_ACT_TILE_1_LAYER_13 1
#define STRIDE_OUT_TILE_1_LAYER_13 0
#define STRIDE_WEI_TILE_1_LAYER_13 32
#define STRIDE_BIA_TILE_1_LAYER_13 0
#define STRIDE_OC_DC_TILE_1_LAYER_13 0
#define STRIDE_IC_DC_TILE_1_LAYER_13 1
#define LOOP_COUNT_TILE_2_LAYER_13 1
#define STRIDE_ACT_TILE_2_LAYER_13 0
#define STRIDE_OUT_TILE_2_LAYER_13 0
#define STRIDE_WEI_TILE_2_LAYER_13 0
#define STRIDE_BIA_TILE_2_LAYER_13 0
#define STRIDE_OC_DC_TILE_2_LAYER_13 0
#define STRIDE_IC_DC_TILE_2_LAYER_13 0
#define LOOP_COUNT_TILE_3_LAYER_13 1
#define STRIDE_ACT_TILE_3_LAYER_13 0
#define STRIDE_OUT_TILE_3_LAYER_13 0
#define STRIDE_WEI_TILE_3_LAYER_13 0
#define STRIDE_BIA_TILE_3_LAYER_13 0
#define STRIDE_OC_DC_TILE_3_LAYER_13 0
#define STRIDE_IC_DC_TILE_3_LAYER_13 0
#define  STARTING_LOC_RES_13 18260
#define STRIDE_POST_TILE_0_LAYER_13 1
#define STRIDE_POST_TILE_1_LAYER_13 0
#define STRIDE_POST_TILE_2_LAYER_13 0
#define STRIDE_POST_TILE_3_LAYER_13 0
#define b_LOOP_LAYER_13 1
#define b_LOOP_STRIDE_LAYER_13 4
#define oc_LOOP_LAYER_13 1
#define oc_LOOP_STRIDE_LAYER_13 1
#define pool_oh_LOOP_LAYER_13 1
#define pool_oh_LOOP_STRIDE_LAYER_13 4
#define pool_ow_LOOP_LAYER_13 1
#define pool_ow_LOOP_STRIDE_LAYER_13 2
#define postChannel_13 512
#define postWidth_13 1
#define pool_kw_13 2
#define pool_kh_13 2
#define oc_13 1
#define ow_13 2
#define PU_INST_SIZE_LAYER_13 12
// layer 14 parameters
// memory assignments
#define  STARTING_LOC_ACT_14 18260
#define  STARTING_LOC_PS_14 18276
#define  STARTING_LOC_W_14 460356
#define  STARTING_LOC_B_14 468548
// load activation features
#define IH_STEP_14 16
#define IH_BOUND_14 0
#define IW_STEP_14 16
#define IW_BOUND_14 0
#define IC_BOUND_14 0
// load partial sums
#define OH_STEP_14 16
#define OH_BOUND_14 0
#define OW_STEP_14 16
#define OW_BOUND_14 0
#define OC_BOUND_14 15
// load weights
#define ONC_MEM_STEP_14 512
#define WH_MEM_STEP_14 512
#define IC_MEM_STEP_14 32
#define ONC_STEP_14 16
#define ONC_BOUND_14 240
#define WH_STEP_14 16
#define WH_BOUND_14 0
#define IC_STEP_14 1
#define IC_BOUND_B_14 15
// load biases
#define OC_BOUND_BB_14 16
// store results
#define POSTH_STEP_14 16
#define POSTH_BOUND_14 0
#define POSTW_STEP_14 16
#define POSTW_BOUND_14 0
#define POSTC_BOUND_14 15
// streaming bounds
#define ACTIVE_STREAM_BOUND_14 1
#define PS_STREAM_BOUND_14 16
#define RESULT_STREAM_BOUND_14 16
// layer info
#define iNC_14 1
#define oNC_14 16
#define B_oWidth_14 1
#define B_oHeight_14 1
#define B_wWidth_14 1
#define B_wHeight_14 1
#define B_iWidth_14 1
#define B_iHeight_14 1
#define B_iChannel_14 32
#define STRIDE_H_14 1
#define STRIDE_W_14 1
#define iChannel_14 512
#define iWidth_14 1
#define oChannel_14 512
#define oWidth_14 1
#define NUM_INC_14 16
#define IC_OUTER_LOOP_14 0
#define LOOP_COUNT_TILE_0_LAYER_14 16
#define STRIDE_ACT_TILE_0_LAYER_14 1
#define STRIDE_OUT_TILE_0_LAYER_14 0
#define STRIDE_WEI_TILE_0_LAYER_14 32
#define STRIDE_BIA_TILE_0_LAYER_14 0
#define STRIDE_OC_DC_TILE_0_LAYER_14 0
#define STRIDE_IC_DC_TILE_0_LAYER_14 1
#define LOOP_COUNT_TILE_1_LAYER_14 1
#define STRIDE_ACT_TILE_1_LAYER_14 0
#define STRIDE_OUT_TILE_1_LAYER_14 0
#define STRIDE_WEI_TILE_1_LAYER_14 0
#define STRIDE_BIA_TILE_1_LAYER_14 0
#define STRIDE_OC_DC_TILE_1_LAYER_14 0
#define STRIDE_IC_DC_TILE_1_LAYER_14 0
#define LOOP_COUNT_TILE_2_LAYER_14 1
#define STRIDE_ACT_TILE_2_LAYER_14 0
#define STRIDE_OUT_TILE_2_LAYER_14 0
#define STRIDE_WEI_TILE_2_LAYER_14 0
#define STRIDE_BIA_TILE_2_LAYER_14 0
#define STRIDE_OC_DC_TILE_2_LAYER_14 0
#define STRIDE_IC_DC_TILE_2_LAYER_14 0
#define LOOP_COUNT_TILE_3_LAYER_14 1
#define STRIDE_ACT_TILE_3_LAYER_14 0
#define STRIDE_OUT_TILE_3_LAYER_14 0
#define STRIDE_WEI_TILE_3_LAYER_14 0
#define STRIDE_BIA_TILE_3_LAYER_14 0
#define STRIDE_OC_DC_TILE_3_LAYER_14 0
#define STRIDE_IC_DC_TILE_3_LAYER_14 0
#define  STARTING_LOC_RES_14 18292
#define STRIDE_POST_TILE_0_LAYER_14 0
#define STRIDE_POST_TILE_1_LAYER_14 0
#define STRIDE_POST_TILE_2_LAYER_14 0
#define STRIDE_POST_TILE_3_LAYER_14 0
#define b_LOOP_LAYER_14 1
#define b_LOOP_STRIDE_LAYER_14 16
#define oc_LOOP_LAYER_14 16
#define oc_LOOP_STRIDE_LAYER_14 1
#define pool_oh_LOOP_LAYER_14 1
#define pool_oh_LOOP_STRIDE_LAYER_14 16
#define pool_ow_LOOP_LAYER_14 1
#define pool_ow_LOOP_STRIDE_LAYER_14 16
#define postChannel_14 512
#define postWidth_14 1
#define pool_kw_14 1
#define pool_kh_14 1
#define oc_14 16
#define ow_14 1
#define PU_INST_SIZE_LAYER_14 4
// layer 15 parameters
// memory assignments
#define  STARTING_LOC_ACT_15 18292
#define  STARTING_LOC_PS_15 18308
#define  STARTING_LOC_W_15 468564
#define  STARTING_LOC_B_15 476756
// load activation features
#define IH_STEP_15 16
#define IH_BOUND_15 0
#define IW_STEP_15 16
#define IW_BOUND_15 0
#define IC_BOUND_15 0
// load partial sums
#define OH_STEP_15 16
#define OH_BOUND_15 0
#define OW_STEP_15 16
#define OW_BOUND_15 0
#define OC_BOUND_15 15
// load weights
#define ONC_MEM_STEP_15 512
#define WH_MEM_STEP_15 512
#define IC_MEM_STEP_15 32
#define ONC_STEP_15 16
#define ONC_BOUND_15 240
#define WH_STEP_15 16
#define WH_BOUND_15 0
#define IC_STEP_15 1
#define IC_BOUND_B_15 15
// load biases
#define OC_BOUND_BB_15 16
// store results
#define POSTH_STEP_15 16
#define POSTH_BOUND_15 0
#define POSTW_STEP_15 16
#define POSTW_BOUND_15 0
#define POSTC_BOUND_15 15
// streaming bounds
#define ACTIVE_STREAM_BOUND_15 1
#define PS_STREAM_BOUND_15 16
#define RESULT_STREAM_BOUND_15 16
// layer info
#define iNC_15 1
#define oNC_15 16
#define B_oWidth_15 1
#define B_oHeight_15 1
#define B_wWidth_15 1
#define B_wHeight_15 1
#define B_iWidth_15 1
#define B_iHeight_15 1
#define B_iChannel_15 32
#define STRIDE_H_15 1
#define STRIDE_W_15 1
#define iChannel_15 512
#define iWidth_15 1
#define oChannel_15 512
#define oWidth_15 1
#define NUM_INC_15 16
#define IC_OUTER_LOOP_15 0
#define LOOP_COUNT_TILE_0_LAYER_15 16
#define STRIDE_ACT_TILE_0_LAYER_15 1
#define STRIDE_OUT_TILE_0_LAYER_15 0
#define STRIDE_WEI_TILE_0_LAYER_15 32
#define STRIDE_BIA_TILE_0_LAYER_15 0
#define STRIDE_OC_DC_TILE_0_LAYER_15 0
#define STRIDE_IC_DC_TILE_0_LAYER_15 1
#define LOOP_COUNT_TILE_1_LAYER_15 1
#define STRIDE_ACT_TILE_1_LAYER_15 0
#define STRIDE_OUT_TILE_1_LAYER_15 0
#define STRIDE_WEI_TILE_1_LAYER_15 0
#define STRIDE_BIA_TILE_1_LAYER_15 0
#define STRIDE_OC_DC_TILE_1_LAYER_15 0
#define STRIDE_IC_DC_TILE_1_LAYER_15 0
#define LOOP_COUNT_TILE_2_LAYER_15 1
#define STRIDE_ACT_TILE_2_LAYER_15 0
#define STRIDE_OUT_TILE_2_LAYER_15 0
#define STRIDE_WEI_TILE_2_LAYER_15 0
#define STRIDE_BIA_TILE_2_LAYER_15 0
#define STRIDE_OC_DC_TILE_2_LAYER_15 0
#define STRIDE_IC_DC_TILE_2_LAYER_15 0
#define LOOP_COUNT_TILE_3_LAYER_15 1
#define STRIDE_ACT_TILE_3_LAYER_15 0
#define STRIDE_OUT_TILE_3_LAYER_15 0
#define STRIDE_WEI_TILE_3_LAYER_15 0
#define STRIDE_BIA_TILE_3_LAYER_15 0
#define STRIDE_OC_DC_TILE_3_LAYER_15 0
#define STRIDE_IC_DC_TILE_3_LAYER_15 0
#define  STARTING_LOC_RES_15 18324
#define STRIDE_POST_TILE_0_LAYER_15 0
#define STRIDE_POST_TILE_1_LAYER_15 0
#define STRIDE_POST_TILE_2_LAYER_15 0
#define STRIDE_POST_TILE_3_LAYER_15 0
#define b_LOOP_LAYER_15 1
#define b_LOOP_STRIDE_LAYER_15 16
#define oc_LOOP_LAYER_15 16
#define oc_LOOP_STRIDE_LAYER_15 1
#define pool_oh_LOOP_LAYER_15 1
#define pool_oh_LOOP_STRIDE_LAYER_15 16
#define pool_ow_LOOP_LAYER_15 1
#define pool_ow_LOOP_STRIDE_LAYER_15 16
#define postChannel_15 512
#define postWidth_15 1
#define pool_kw_15 1
#define pool_kh_15 1
#define oc_15 16
#define ow_15 1
#define PU_INST_SIZE_LAYER_15 4
// layer 16 parameters
// memory assignments
#define  STARTING_LOC_ACT_16 18324
#define  STARTING_LOC_PS_16 18340
#define  STARTING_LOC_W_16 476772
#define  STARTING_LOC_B_16 477284
// load activation features
#define IH_STEP_16 16
#define IH_BOUND_16 0
#define IW_STEP_16 16
#define IW_BOUND_16 0
#define IC_BOUND_16 7
// load partial sums
#define OH_STEP_16 1
#define OH_BOUND_16 0
#define OW_STEP_16 1
#define OW_BOUND_16 0
#define OC_BOUND_16 0
// load weights
#define ONC_MEM_STEP_16 512
#define WH_MEM_STEP_16 512
#define IC_MEM_STEP_16 32
#define ONC_STEP_16 16
#define ONC_BOUND_16 0
#define WH_STEP_16 16
#define WH_BOUND_16 0
#define IC_STEP_16 1
#define IC_BOUND_B_16 15
// load biases
#define OC_BOUND_BB_16 1
// store results
#define POSTH_STEP_16 1
#define POSTH_BOUND_16 0
#define POSTW_STEP_16 1
#define POSTW_BOUND_16 0
#define POSTC_BOUND_16 0
// streaming bounds
#define ACTIVE_STREAM_BOUND_16 8
#define PS_STREAM_BOUND_16 1
#define RESULT_STREAM_BOUND_16 1
// layer info
#define iNC_16 8
#define oNC_16 1
#define B_oWidth_16 1
#define B_oHeight_16 1
#define B_wWidth_16 1
#define B_wHeight_16 1
#define B_iWidth_16 1
#define B_iHeight_16 1
#define B_iChannel_16 256
#define STRIDE_H_16 1
#define STRIDE_W_16 1
#define iChannel_16 512
#define iWidth_16 1
#define oChannel_16 32
#define oWidth_16 1
#define NUM_INC_16 2
#define IC_OUTER_LOOP_16 0
#define LOOP_COUNT_TILE_0_LAYER_16 2
#define STRIDE_ACT_TILE_0_LAYER_16 8
#define STRIDE_OUT_TILE_0_LAYER_16 0
#define STRIDE_WEI_TILE_0_LAYER_16 256
#define STRIDE_BIA_TILE_0_LAYER_16 0
#define STRIDE_OC_DC_TILE_0_LAYER_16 0
#define STRIDE_IC_DC_TILE_0_LAYER_16 1
#define LOOP_COUNT_TILE_1_LAYER_16 1
#define STRIDE_ACT_TILE_1_LAYER_16 0
#define STRIDE_OUT_TILE_1_LAYER_16 0
#define STRIDE_WEI_TILE_1_LAYER_16 0
#define STRIDE_BIA_TILE_1_LAYER_16 0
#define STRIDE_OC_DC_TILE_1_LAYER_16 0
#define STRIDE_IC_DC_TILE_1_LAYER_16 0
#define LOOP_COUNT_TILE_2_LAYER_16 1
#define STRIDE_ACT_TILE_2_LAYER_16 0
#define STRIDE_OUT_TILE_2_LAYER_16 0
#define STRIDE_WEI_TILE_2_LAYER_16 0
#define STRIDE_BIA_TILE_2_LAYER_16 0
#define STRIDE_OC_DC_TILE_2_LAYER_16 0
#define STRIDE_IC_DC_TILE_2_LAYER_16 0
#define LOOP_COUNT_TILE_3_LAYER_16 1
#define STRIDE_ACT_TILE_3_LAYER_16 0
#define STRIDE_OUT_TILE_3_LAYER_16 0
#define STRIDE_WEI_TILE_3_LAYER_16 0
#define STRIDE_BIA_TILE_3_LAYER_16 0
#define STRIDE_OC_DC_TILE_3_LAYER_16 0
#define STRIDE_IC_DC_TILE_3_LAYER_16 0
#define  STARTING_LOC_RES_16 18341
#define STRIDE_POST_TILE_0_LAYER_16 0
#define STRIDE_POST_TILE_1_LAYER_16 0
#define STRIDE_POST_TILE_2_LAYER_16 0
#define STRIDE_POST_TILE_3_LAYER_16 0
#define b_LOOP_LAYER_16 1
#define b_LOOP_STRIDE_LAYER_16 1
#define oc_LOOP_LAYER_16 1
#define oc_LOOP_STRIDE_LAYER_16 1
#define pool_oh_LOOP_LAYER_16 1
#define pool_oh_LOOP_STRIDE_LAYER_16 1
#define pool_ow_LOOP_LAYER_16 1
#define pool_ow_LOOP_STRIDE_LAYER_16 1
#define postChannel_16 32
#define postWidth_16 1
#define pool_kw_16 1
#define pool_kh_16 1
#define oc_16 1
#define ow_16 1
#define PU_INST_SIZE_LAYER_16 3
// General data sizes 
#define DT_WIDTH 16
#define DT_INT 4
#define DT_FRAC (DT_WIDTH - DT_INT)
#define MULTDT_WIDTH (2*DT_WIDTH)
#define MULTDT_INT (2*DT_INT)
#define MULTDT_FRAC (MULTDT_WIDTH - MULTDT_INT)
#define DSPDT_WIDTH 48
#define DSPDT_FRAC (2*DT_FRAC)
#define DSPDT_INT (DSPDT_WIDTH - DSPDT_FRAC)
#define axi_width_mac (32 * DT_WIDTH)
// Data Types 
typedef ap_fixed<DT_WIDTH, DT_INT> data_type;
typedef ap_fixed<MULTDT_WIDTH, MULTDT_INT> MULT_data_type;
typedef ap_fixed<DSPDT_WIDTH, DSPDT_INT> DSP_data_type;
typedef ap_uint <32> insn_T;
typedef ap_uint<BRAM_ADDR_WIDTH> BRAM_addr_Type;
typedef ap_uint <axi_width_mac> axi_data_type;
// streaming Data Types
typedef hls::stream <axi_data_type> data_fifo;
// PU Data Types
typedef ap_uint <3> fn_type;
typedef ap_uint <4> src_addr_type;
typedef ap_int <13> imm_type;


#endif
