INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.sim/sim_1/impl/timing/xsim/main_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACD
INFO: [VRFC 10-311] analyzing module ADC
INFO: [VRFC 10-311] analyzing module DAC
INFO: [VRFC 10-311] analyzing module c_addsub_0
INFO: [VRFC 10-311] analyzing module c_addsub_1
INFO: [VRFC 10-311] analyzing module c_addsub_1_HD8
INFO: [VRFC 10-311] analyzing module c_addsub_2
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-311] analyzing module debounce_0
INFO: [VRFC 10-311] analyzing module debounce_1
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-311] analyzing module mult_gen_0
INFO: [VRFC 10-311] analyzing module mult_gen_0_HD2
INFO: [VRFC 10-311] analyzing module on_time_counter
INFO: [VRFC 10-311] analyzing module stage0
INFO: [VRFC 10-311] analyzing module stage1
INFO: [VRFC 10-311] analyzing module stage2
INFO: [VRFC 10-311] analyzing module stage3
INFO: [VRFC 10-311] analyzing module sync_reg
INFO: [VRFC 10-311] analyzing module c_addsub_0__c_addsub_v12_0_12
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_HD9
INFO: [VRFC 10-311] analyzing module c_addsub_2__c_addsub_v12_0_12
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_14
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_14_HD3
INFO: [VRFC 10-311] analyzing module on_time_counter__c_counter_binary_v12_0_12
INFO: [VRFC 10-311] analyzing module c_addsub_0__c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-311] analyzing module c_addsub_0__c_addsub_v12_0_12_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module c_addsub_0__c_addsub_v12_0_12_fabric_legacy__parameterized3
INFO: [VRFC 10-311] analyzing module c_addsub_0__c_addsub_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module c_addsub_0__c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-311] analyzing module c_addsub_0__c_addsub_v12_0_12_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module c_addsub_0__c_addsub_v12_0_12_lut6_legacy__parameterized3
INFO: [VRFC 10-311] analyzing module c_addsub_0__c_addsub_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module c_addsub_0__c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-311] analyzing module c_addsub_0__c_reg_fd_v12_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module c_addsub_0__c_reg_fd_v12_0_5_viv__parameterized1_0
INFO: [VRFC 10-311] analyzing module c_addsub_0__c_reg_fd_v12_0_5_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module c_addsub_0__c_reg_fd_v12_0_5_viv__parameterized1_2
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_fabric_legacy_HD12
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized1_HD16
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized3
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized3_HD20
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized5
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized5_2
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized5_2_HD31
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_fabric_legacy__parameterized5_HD24
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_legacy_HD11
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_lut6_legacy_HD13
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized1_HD17
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized3
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized3_HD21
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized5
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized5_4
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized5_4_HD25
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_lut6_legacy__parameterized5_HD32
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_addsub_v12_0_12_viv_HD10
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv_10
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv_10_HD15
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv_8
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv_8_HD19
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv_HD27
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized1_0
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized1_0_HD29
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized1_9
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized1_9_HD14
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized1_HD23
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_1
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_1_HD30
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_3
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_3_HD33
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_5
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_5_HD26
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_6
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_6_HD22
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_7
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_7_HD18
INFO: [VRFC 10-311] analyzing module c_addsub_1_c_reg_fd_v12_0_5_viv__parameterized4_HD28
INFO: [VRFC 10-311] analyzing module c_addsub_2__c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-311] analyzing module c_addsub_2__c_addsub_v12_0_12_fabric_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module c_addsub_2__c_addsub_v12_0_12_fabric_legacy__parameterized3
INFO: [VRFC 10-311] analyzing module c_addsub_2__c_addsub_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module c_addsub_2__c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-311] analyzing module c_addsub_2__c_addsub_v12_0_12_lut6_legacy__parameterized1
INFO: [VRFC 10-311] analyzing module c_addsub_2__c_addsub_v12_0_12_lut6_legacy__parameterized3
INFO: [VRFC 10-311] analyzing module c_addsub_2__c_addsub_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module c_addsub_2__c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-311] analyzing module c_addsub_2__c_reg_fd_v12_0_5_viv__parameterized1
INFO: [VRFC 10-311] analyzing module c_addsub_2__c_reg_fd_v12_0_5_viv__parameterized1_0
INFO: [VRFC 10-311] analyzing module c_addsub_2__c_reg_fd_v12_0_5_viv__parameterized1_1
INFO: [VRFC 10-311] analyzing module c_addsub_2__c_reg_fd_v12_0_5_viv__parameterized1_2
INFO: [VRFC 10-311] analyzing module mult_gen_0_delay_line
INFO: [VRFC 10-311] analyzing module mult_gen_0_delay_line_HD6
INFO: [VRFC 10-311] analyzing module mult_gen_0_luts
INFO: [VRFC 10-311] analyzing module mult_gen_0_luts_HD5
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_14_viv
INFO: [VRFC 10-311] analyzing module mult_gen_0_mult_gen_v12_0_14_viv_HD4
INFO: [VRFC 10-311] analyzing module on_time_counter__c_addsub_v12_0_12_fabric_legacy
INFO: [VRFC 10-311] analyzing module on_time_counter__c_addsub_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module on_time_counter__c_addsub_v12_0_12_lut6_legacy
INFO: [VRFC 10-311] analyzing module on_time_counter__c_counter_binary_v12_0_12_legacy
INFO: [VRFC 10-311] analyzing module on_time_counter__c_counter_binary_v12_0_12_viv
INFO: [VRFC 10-311] analyzing module on_time_counter__c_reg_fd_v12_0_5_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Chris/Desktop/Research/Buck_Control/Buck_Control.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
