 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : add_sub_dsr
Version: T-2022.03-SP2
Date   : Thu May 15 22:34:31 2025
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: a[5] (input port)
  Endpoint: result[11] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_sub_dsr        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  a[5] (in)                                               0.00      0.00       0.00 f
  a[5] (net)                                    4                   0.00       0.00 f
  U46/ZN (INV_X1)                                         0.01      0.02       0.02 r
  n15 (net)                                     1                   0.00       0.02 r
  U43/ZN (AND4_X1)                                        0.01      0.06       0.08 r
  n32 (net)                                     1                   0.00       0.08 r
  U60/ZN (AND2_X1)                                        0.02      0.05       0.13 r
  n31 (net)                                     3                   0.00       0.13 r
  U112/ZN (NAND2_X1)                                      0.01      0.03       0.17 f
  n59 (net)                                     1                   0.00       0.17 f
  U117/ZN (OAI21_X1)                                      0.03      0.04       0.20 r
  N23 (net)                                     3                   0.00       0.20 r
  add_0_root_add_0_root_add_8_2_U61/ZN (OR2_X1)           0.01      0.04       0.24 r
  add_0_root_add_0_root_add_8_2_n57 (net)       2                   0.00       0.24 r
  add_0_root_add_0_root_add_8_2_U109/ZN (AND2_X1)         0.01      0.04       0.28 r
  add_0_root_add_0_root_add_8_2_n129 (net)      1                   0.00       0.28 r
  add_0_root_add_0_root_add_8_2_U150/ZN (NAND3_X1)        0.01      0.03       0.31 f
  add_0_root_add_0_root_add_8_2_n127 (net)      1                   0.00       0.31 f
  add_0_root_add_0_root_add_8_2_U37/ZN (NAND3_X1)         0.01      0.03       0.34 r
  add_0_root_add_0_root_add_8_2_n40 (net)       1                   0.00       0.34 r
  add_0_root_add_0_root_add_8_2_U54/ZN (NAND2_X1)         0.01      0.03       0.37 f
  add_0_root_add_0_root_add_8_2_n50 (net)       2                   0.00       0.37 f
  add_0_root_add_0_root_add_8_2_U123/ZN (OAI21_X1)        0.02      0.04       0.41 r
  add_0_root_add_0_root_add_8_2_n125 (net)      1                   0.00       0.41 r
  add_0_root_add_0_root_add_8_2_U149/ZN (INV_X1)          0.01      0.02       0.44 f
  add_0_root_add_0_root_add_8_2_n121 (net)      2                   0.00       0.44 f
  add_0_root_add_0_root_add_8_2_U133/ZN (OAI21_X1)        0.02      0.04       0.48 r
  add_0_root_add_0_root_add_8_2_n119 (net)      1                   0.00       0.48 r
  add_0_root_add_0_root_add_8_2_U145/ZN (XNOR2_X1)        0.01      0.05       0.54 r
  result[11] (net)                              1                   0.00       0.54 r
  result[11] (out)                                        0.01      0.00       0.54 r
  data arrival time                                                            0.54

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.54
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.44


  Startpoint: a[5] (input port)
  Endpoint: result[15] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_sub_dsr        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  a[5] (in)                                               0.00      0.00       0.00 f
  a[5] (net)                                    4                   0.00       0.00 f
  U46/ZN (INV_X1)                                         0.01      0.02       0.02 r
  n15 (net)                                     1                   0.00       0.02 r
  U43/ZN (AND4_X1)                                        0.01      0.06       0.08 r
  n32 (net)                                     1                   0.00       0.08 r
  U60/ZN (AND2_X1)                                        0.02      0.05       0.13 r
  n31 (net)                                     3                   0.00       0.13 r
  U112/ZN (NAND2_X1)                                      0.01      0.03       0.17 f
  n59 (net)                                     1                   0.00       0.17 f
  U117/ZN (OAI21_X1)                                      0.03      0.04       0.20 r
  N23 (net)                                     3                   0.00       0.20 r
  add_0_root_add_0_root_add_8_2_U41/ZN (OR2_X1)           0.01      0.04       0.25 r
  add_0_root_add_0_root_add_8_2_n27 (net)       3                   0.00       0.25 r
  add_0_root_add_0_root_add_8_2_U68/ZN (AND2_X1)          0.01      0.04       0.29 r
  add_0_root_add_0_root_add_8_2_n136 (net)      1                   0.00       0.29 r
  add_0_root_add_0_root_add_8_2_U117/ZN (AOI21_X1)        0.01      0.03       0.32 f
  add_0_root_add_0_root_add_8_2_n126 (net)      1                   0.00       0.32 f
  add_0_root_add_0_root_add_8_2_U65/ZN (NAND2_X1)         0.02      0.04       0.35 r
  add_0_root_add_0_root_add_8_2_n47 (net)       3                   0.00       0.35 r
  add_0_root_add_0_root_add_8_2_U142/ZN (NAND3_X1)        0.01      0.04       0.39 f
  add_0_root_add_0_root_add_8_2_n108 (net)      1                   0.00       0.39 f
  add_0_root_add_0_root_add_8_2_U36/ZN (NAND2_X1)         0.01      0.03       0.42 r
  add_0_root_add_0_root_add_8_2_n49 (net)       2                   0.00       0.42 r
  add_0_root_add_0_root_add_8_2_U138/ZN (NAND3_X1)        0.01      0.03       0.45 f
  add_0_root_add_0_root_add_8_2_n90 (net)       1                   0.00       0.45 f
  add_0_root_add_0_root_add_8_2_U137/ZN (NAND3_X1)        0.01      0.03       0.48 r
  add_0_root_add_0_root_add_8_2_n86 (net)       1                   0.00       0.48 r
  add_0_root_add_0_root_add_8_2_U126/ZN (XNOR2_X1)        0.01      0.05       0.53 r
  result[15] (net)                              1                   0.00       0.53 r
  result[15] (out)                                        0.01      0.00       0.54 r
  data arrival time                                                            0.54

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.54
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.44


  Startpoint: a[5] (input port)
  Endpoint: result[10] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_sub_dsr        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  a[5] (in)                                               0.00      0.00       0.00 f
  a[5] (net)                                    4                   0.00       0.00 f
  U46/ZN (INV_X1)                                         0.01      0.02       0.02 r
  n15 (net)                                     1                   0.00       0.02 r
  U43/ZN (AND4_X1)                                        0.01      0.06       0.08 r
  n32 (net)                                     1                   0.00       0.08 r
  U60/ZN (AND2_X1)                                        0.02      0.05       0.13 r
  n31 (net)                                     3                   0.00       0.13 r
  U21/ZN (AND2_X2)                                        0.01      0.05       0.19 r
  n26 (net)                                     3                   0.00       0.19 r
  U71/ZN (AND2_X1)                                        0.01      0.04       0.23 r
  n40 (net)                                     1                   0.00       0.23 r
  U115/ZN (OAI21_X1)                                      0.01      0.03       0.26 f
  N25 (net)                                     3                   0.00       0.26 f
  add_0_root_add_0_root_add_8_2_U3/ZN (OR2_X1)            0.01      0.06       0.32 f
  add_0_root_add_0_root_add_8_2_n51 (net)       3                   0.00       0.32 f
  add_0_root_add_0_root_add_8_2_U2/Z (BUF_X1)             0.01      0.04       0.36 f
  add_0_root_add_0_root_add_8_2_n1 (net)        2                   0.00       0.36 f
  add_0_root_add_0_root_add_8_2_U155/ZN (INV_X1)          0.01      0.03       0.39 r
  add_0_root_add_0_root_add_8_2_n112 (net)      1                   0.00       0.39 r
  add_0_root_add_0_root_add_8_2_U123/ZN (OAI21_X1)        0.01      0.03       0.41 f
  add_0_root_add_0_root_add_8_2_n125 (net)      1                   0.00       0.41 f
  add_0_root_add_0_root_add_8_2_U149/ZN (INV_X1)          0.01      0.03       0.44 r
  add_0_root_add_0_root_add_8_2_n121 (net)      2                   0.00       0.44 r
  add_0_root_add_0_root_add_8_2_U5/Z (CLKBUF_X1)          0.01      0.04       0.48 r
  add_0_root_add_0_root_add_8_2_n29 (net)       1                   0.00       0.48 r
  add_0_root_add_0_root_add_8_2_U146/ZN (XNOR2_X1)        0.01      0.05       0.53 r
  result[10] (net)                              1                   0.00       0.53 r
  result[10] (out)                                        0.01      0.00       0.53 r
  data arrival time                                                            0.53

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.53
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.43


  Startpoint: a[5] (input port)
  Endpoint: result[13] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_sub_dsr        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  a[5] (in)                                               0.00      0.00       0.00 f
  a[5] (net)                                    4                   0.00       0.00 f
  U46/ZN (INV_X1)                                         0.01      0.02       0.02 r
  n15 (net)                                     1                   0.00       0.02 r
  U43/ZN (AND4_X1)                                        0.01      0.06       0.08 r
  n32 (net)                                     1                   0.00       0.08 r
  U60/ZN (AND2_X1)                                        0.02      0.05       0.13 r
  n31 (net)                                     3                   0.00       0.13 r
  U112/ZN (NAND2_X1)                                      0.01      0.03       0.17 f
  n59 (net)                                     1                   0.00       0.17 f
  U117/ZN (OAI21_X1)                                      0.03      0.04       0.20 r
  N23 (net)                                     3                   0.00       0.20 r
  add_0_root_add_0_root_add_8_2_U41/ZN (OR2_X1)           0.01      0.04       0.25 r
  add_0_root_add_0_root_add_8_2_n27 (net)       3                   0.00       0.25 r
  add_0_root_add_0_root_add_8_2_U68/ZN (AND2_X1)          0.01      0.04       0.29 r
  add_0_root_add_0_root_add_8_2_n136 (net)      1                   0.00       0.29 r
  add_0_root_add_0_root_add_8_2_U117/ZN (AOI21_X1)        0.01      0.03       0.32 f
  add_0_root_add_0_root_add_8_2_n126 (net)      1                   0.00       0.32 f
  add_0_root_add_0_root_add_8_2_U65/ZN (NAND2_X1)         0.02      0.04       0.35 r
  add_0_root_add_0_root_add_8_2_n47 (net)       3                   0.00       0.35 r
  add_0_root_add_0_root_add_8_2_U51/ZN (NAND3_X1)         0.01      0.04       0.39 f
  add_0_root_add_0_root_add_8_2_n38 (net)       1                   0.00       0.39 f
  add_0_root_add_0_root_add_8_2_U104/ZN (NAND2_X1)        0.01      0.03       0.42 r
  add_0_root_add_0_root_add_8_2_n92 (net)       2                   0.00       0.42 r
  add_0_root_add_0_root_add_8_2_U120/ZN (NAND2_X1)        0.01      0.03       0.45 f
  add_0_root_add_0_root_add_8_2_n105 (net)      1                   0.00       0.45 f
  add_0_root_add_0_root_add_8_2_U108/ZN (NAND2_X1)        0.01      0.03       0.48 r
  add_0_root_add_0_root_add_8_2_n102 (net)      1                   0.00       0.48 r
  add_0_root_add_0_root_add_8_2_U107/ZN (XNOR2_X1)        0.01      0.05       0.53 r
  result[13] (net)                              1                   0.00       0.53 r
  result[13] (out)                                        0.01      0.00       0.53 r
  data arrival time                                                            0.53

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.53
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.43


  Startpoint: a[5] (input port)
  Endpoint: result[14] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_sub_dsr        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  a[5] (in)                                               0.00      0.00       0.00 f
  a[5] (net)                                    4                   0.00       0.00 f
  U46/ZN (INV_X1)                                         0.01      0.02       0.02 r
  n15 (net)                                     1                   0.00       0.02 r
  U43/ZN (AND4_X1)                                        0.01      0.06       0.08 r
  n32 (net)                                     1                   0.00       0.08 r
  U60/ZN (AND2_X1)                                        0.02      0.05       0.13 r
  n31 (net)                                     3                   0.00       0.13 r
  U112/ZN (NAND2_X1)                                      0.01      0.03       0.17 f
  n59 (net)                                     1                   0.00       0.17 f
  U117/ZN (OAI21_X1)                                      0.03      0.04       0.20 r
  N23 (net)                                     3                   0.00       0.20 r
  add_0_root_add_0_root_add_8_2_U41/ZN (OR2_X1)           0.01      0.04       0.25 r
  add_0_root_add_0_root_add_8_2_n27 (net)       3                   0.00       0.25 r
  add_0_root_add_0_root_add_8_2_U68/ZN (AND2_X1)          0.01      0.04       0.29 r
  add_0_root_add_0_root_add_8_2_n136 (net)      1                   0.00       0.29 r
  add_0_root_add_0_root_add_8_2_U117/ZN (AOI21_X1)        0.01      0.03       0.32 f
  add_0_root_add_0_root_add_8_2_n126 (net)      1                   0.00       0.32 f
  add_0_root_add_0_root_add_8_2_U65/ZN (NAND2_X1)         0.02      0.04       0.35 r
  add_0_root_add_0_root_add_8_2_n47 (net)       3                   0.00       0.35 r
  add_0_root_add_0_root_add_8_2_U51/ZN (NAND3_X1)         0.01      0.04       0.39 f
  add_0_root_add_0_root_add_8_2_n38 (net)       1                   0.00       0.39 f
  add_0_root_add_0_root_add_8_2_U104/ZN (NAND2_X1)        0.01      0.03       0.42 r
  add_0_root_add_0_root_add_8_2_n92 (net)       2                   0.00       0.42 r
  add_0_root_add_0_root_add_8_2_U132/ZN (NAND2_X1)        0.01      0.03       0.45 f
  add_0_root_add_0_root_add_8_2_n99 (net)       1                   0.00       0.45 f
  add_0_root_add_0_root_add_8_2_U42/ZN (NAND2_X1)         0.01      0.03       0.48 r
  add_0_root_add_0_root_add_8_2_n97 (net)       1                   0.00       0.48 r
  add_0_root_add_0_root_add_8_2_U122/ZN (XNOR2_X1)        0.01      0.05       0.53 r
  result[14] (net)                              1                   0.00       0.53 r
  result[14] (out)                                        0.01      0.00       0.53 r
  data arrival time                                                            0.53

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.53
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.43


  Startpoint: a[5] (input port)
  Endpoint: result[12] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_sub_dsr        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  a[5] (in)                                               0.00      0.00       0.00 f
  a[5] (net)                                    4                   0.00       0.00 f
  U46/ZN (INV_X1)                                         0.01      0.02       0.02 r
  n15 (net)                                     1                   0.00       0.02 r
  U43/ZN (AND4_X1)                                        0.01      0.06       0.08 r
  n32 (net)                                     1                   0.00       0.08 r
  U60/ZN (AND2_X1)                                        0.02      0.05       0.13 r
  n31 (net)                                     3                   0.00       0.13 r
  U112/ZN (NAND2_X1)                                      0.01      0.03       0.17 f
  n59 (net)                                     1                   0.00       0.17 f
  U117/ZN (OAI21_X1)                                      0.03      0.04       0.20 r
  N23 (net)                                     3                   0.00       0.20 r
  add_0_root_add_0_root_add_8_2_U41/ZN (OR2_X1)           0.01      0.04       0.25 r
  add_0_root_add_0_root_add_8_2_n27 (net)       3                   0.00       0.25 r
  add_0_root_add_0_root_add_8_2_U68/ZN (AND2_X1)          0.01      0.04       0.29 r
  add_0_root_add_0_root_add_8_2_n136 (net)      1                   0.00       0.29 r
  add_0_root_add_0_root_add_8_2_U117/ZN (AOI21_X1)        0.01      0.03       0.32 f
  add_0_root_add_0_root_add_8_2_n126 (net)      1                   0.00       0.32 f
  add_0_root_add_0_root_add_8_2_U65/ZN (NAND2_X1)         0.02      0.04       0.35 r
  add_0_root_add_0_root_add_8_2_n47 (net)       3                   0.00       0.35 r
  add_0_root_add_0_root_add_8_2_U142/ZN (NAND3_X1)        0.01      0.04       0.39 f
  add_0_root_add_0_root_add_8_2_n108 (net)      1                   0.00       0.39 f
  add_0_root_add_0_root_add_8_2_U36/ZN (NAND2_X1)         0.01      0.03       0.42 r
  add_0_root_add_0_root_add_8_2_n49 (net)       2                   0.00       0.42 r
  add_0_root_add_0_root_add_8_2_U45/Z (CLKBUF_X1)         0.01      0.04       0.46 r
  add_0_root_add_0_root_add_8_2_n31 (net)       1                   0.00       0.46 r
  add_0_root_add_0_root_add_8_2_U119/ZN (XNOR2_X1)        0.01      0.05       0.51 r
  result[12] (net)                              1                   0.00       0.51 r
  result[12] (out)                                        0.01      0.00       0.51 r
  data arrival time                                                            0.51

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.41


  Startpoint: control (input port)
  Endpoint: result[7] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_sub_dsr        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  control (in)                                            0.00      0.00       0.00 r
  control (net)                                11                   0.00       0.00 r
  U56/ZN (INV_X1)                                         0.01      0.03       0.03 f
  n24 (net)                                     2                   0.00       0.03 f
  U74/ZN (AOI21_X1)                                       0.03      0.04       0.07 r
  n76 (net)                                     1                   0.00       0.07 r
  U73/ZN (XNOR2_X1)                                       0.03      0.06       0.13 r
  N18 (net)                                     2                   0.00       0.13 r
  add_0_root_add_0_root_add_8_2_U87/ZN (OR2_X1)           0.01      0.04       0.17 r
  add_0_root_add_0_root_add_8_2_n80 (net)       2                   0.00       0.17 r
  add_0_root_add_0_root_add_8_2_U53/ZN (AND2_X1)          0.01      0.04       0.21 r
  add_0_root_add_0_root_add_8_2_n132 (net)      1                   0.00       0.21 r
  add_0_root_add_0_root_add_8_2_U151/ZN (NAND2_X1)        0.01      0.03       0.24 f
  add_0_root_add_0_root_add_8_2_n131 (net)      2                   0.00       0.24 f
  add_0_root_add_0_root_add_8_2_U28/ZN (NAND2_X1)         0.01      0.03       0.27 r
  add_0_root_add_0_root_add_8_2_n19 (net)       2                   0.00       0.27 r
  add_0_root_add_0_root_add_8_2_U115/ZN (NAND2_X1)        0.01      0.03       0.31 f
  add_0_root_add_0_root_add_8_2_n66 (net)       2                   0.00       0.31 f
  add_0_root_add_0_root_add_8_2_U9/ZN (AND2_X1)           0.01      0.04       0.34 f
  add_0_root_add_0_root_add_8_2_n4 (net)        1                   0.00       0.34 f
  add_0_root_add_0_root_add_8_2_U69/ZN (OAI21_X1)         0.03      0.05       0.39 r
  add_0_root_add_0_root_add_8_2_n62 (net)       2                   0.00       0.39 r
  add_0_root_add_0_root_add_8_2_U72/ZN (NAND2_X1)         0.01      0.03       0.43 f
  add_0_root_add_0_root_add_8_2_n59 (net)       1                   0.00       0.43 f
  add_0_root_add_0_root_add_8_2_U71/ZN (NAND2_X1)         0.01      0.03       0.46 r
  add_0_root_add_0_root_add_8_2_n56 (net)       1                   0.00       0.46 r
  add_0_root_add_0_root_add_8_2_U20/ZN (XNOR2_X1)         0.01      0.05       0.51 r
  result[7] (net)                               1                   0.00       0.51 r
  result[7] (out)                                         0.01      0.00       0.51 r
  data arrival time                                                            0.51

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.51
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.41


  Startpoint: a[1] (input port)
  Endpoint: result[9] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_sub_dsr        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  a[1] (in)                                               0.00      0.00       0.00 f
  a[1] (net)                                   11                   0.00       0.00 f
  U50/ZN (INV_X1)                                         0.01      0.03       0.03 r
  n19 (net)                                     2                   0.00       0.03 r
  U36/ZN (AND4_X2)                                        0.01      0.06       0.09 r
  n65 (net)                                     2                   0.00       0.09 r
  U35/ZN (AND2_X1)                                        0.01      0.04       0.13 r
  n11 (net)                                     1                   0.00       0.13 r
  U120/ZN (OAI22_X1)                                      0.01      0.03       0.17 f
  N21 (net)                                     2                   0.00       0.17 f
  add_0_root_add_0_root_add_8_2_U50/ZN (NOR2_X1)          0.03      0.06       0.22 r
  add_0_root_add_0_root_add_8_2_n42 (net)       3                   0.00       0.22 r
  add_0_root_add_0_root_add_8_2_U118/ZN (OAI211_X1)       0.02      0.05       0.27 f
  add_0_root_add_0_root_add_8_2_n137 (net)      2                   0.00       0.27 f
  add_0_root_add_0_root_add_8_2_U43/ZN (AOI21_X1)         0.02      0.05       0.32 r
  add_0_root_add_0_root_add_8_2_n28 (net)       1                   0.00       0.32 r
  add_0_root_add_0_root_add_8_2_U37/ZN (NAND3_X1)         0.01      0.03       0.35 f
  add_0_root_add_0_root_add_8_2_n40 (net)       1                   0.00       0.35 f
  add_0_root_add_0_root_add_8_2_U54/ZN (NAND2_X1)         0.01      0.03       0.38 r
  add_0_root_add_0_root_add_8_2_n50 (net)       2                   0.00       0.38 r
  add_0_root_add_0_root_add_8_2_U6/Z (CLKBUF_X1)          0.01      0.04       0.42 r
  add_0_root_add_0_root_add_8_2_n39 (net)       1                   0.00       0.42 r
  add_0_root_add_0_root_add_8_2_U75/ZN (XNOR2_X1)         0.01      0.05       0.47 r
  result[9] (net)                               1                   0.00       0.47 r
  result[9] (out)                                         0.01      0.00       0.48 r
  data arrival time                                                            0.48

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.48
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.38


  Startpoint: control (input port)
  Endpoint: result[6] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_sub_dsr        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 r
  control (in)                                            0.00      0.00       0.00 r
  control (net)                                11                   0.00       0.00 r
  U56/ZN (INV_X1)                                         0.01      0.03       0.03 f
  n24 (net)                                     2                   0.00       0.03 f
  U74/ZN (AOI21_X1)                                       0.03      0.04       0.07 r
  n76 (net)                                     1                   0.00       0.07 r
  U73/ZN (XNOR2_X1)                                       0.03      0.06       0.13 r
  N18 (net)                                     2                   0.00       0.13 r
  add_0_root_add_0_root_add_8_2_U87/ZN (OR2_X1)           0.01      0.04       0.17 r
  add_0_root_add_0_root_add_8_2_n80 (net)       2                   0.00       0.17 r
  add_0_root_add_0_root_add_8_2_U53/ZN (AND2_X1)          0.01      0.04       0.21 r
  add_0_root_add_0_root_add_8_2_n132 (net)      1                   0.00       0.21 r
  add_0_root_add_0_root_add_8_2_U151/ZN (NAND2_X1)        0.01      0.03       0.24 f
  add_0_root_add_0_root_add_8_2_n131 (net)      2                   0.00       0.24 f
  add_0_root_add_0_root_add_8_2_U28/ZN (NAND2_X1)         0.01      0.03       0.27 r
  add_0_root_add_0_root_add_8_2_n19 (net)       2                   0.00       0.27 r
  add_0_root_add_0_root_add_8_2_U115/ZN (NAND2_X1)        0.01      0.03       0.31 f
  add_0_root_add_0_root_add_8_2_n66 (net)       2                   0.00       0.31 f
  add_0_root_add_0_root_add_8_2_U9/ZN (AND2_X1)           0.01      0.04       0.34 f
  add_0_root_add_0_root_add_8_2_n4 (net)        1                   0.00       0.34 f
  add_0_root_add_0_root_add_8_2_U69/ZN (OAI21_X1)         0.03      0.05       0.39 r
  add_0_root_add_0_root_add_8_2_n62 (net)       2                   0.00       0.39 r
  add_0_root_add_0_root_add_8_2_U56/Z (XOR2_X1)           0.01      0.06       0.46 r
  result[6] (net)                               1                   0.00       0.46 r
  result[6] (out)                                         0.01      0.00       0.46 r
  data arrival time                                                            0.46

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.46
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.36


  Startpoint: a[5] (input port)
  Endpoint: result[8] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  add_sub_dsr        5K_hvratio_1_1        NangateOpenCellLibrary

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  input external delay                                              0.00       0.00 f
  a[5] (in)                                               0.00      0.00       0.00 f
  a[5] (net)                                    4                   0.00       0.00 f
  U46/ZN (INV_X1)                                         0.01      0.02       0.02 r
  n15 (net)                                     1                   0.00       0.02 r
  U43/ZN (AND4_X1)                                        0.01      0.06       0.08 r
  n32 (net)                                     1                   0.00       0.08 r
  U60/ZN (AND2_X1)                                        0.02      0.05       0.13 r
  n31 (net)                                     3                   0.00       0.13 r
  U112/ZN (NAND2_X1)                                      0.01      0.03       0.17 f
  n59 (net)                                     1                   0.00       0.17 f
  U117/ZN (OAI21_X1)                                      0.03      0.04       0.20 r
  N23 (net)                                     3                   0.00       0.20 r
  add_0_root_add_0_root_add_8_2_U41/ZN (OR2_X1)           0.01      0.04       0.25 r
  add_0_root_add_0_root_add_8_2_n27 (net)       3                   0.00       0.25 r
  add_0_root_add_0_root_add_8_2_U68/ZN (AND2_X1)          0.01      0.04       0.29 r
  add_0_root_add_0_root_add_8_2_n136 (net)      1                   0.00       0.29 r
  add_0_root_add_0_root_add_8_2_U117/ZN (AOI21_X1)        0.01      0.03       0.32 f
  add_0_root_add_0_root_add_8_2_n126 (net)      1                   0.00       0.32 f
  add_0_root_add_0_root_add_8_2_U65/ZN (NAND2_X1)         0.02      0.04       0.35 r
  add_0_root_add_0_root_add_8_2_n47 (net)       3                   0.00       0.35 r
  add_0_root_add_0_root_add_8_2_U48/Z (CLKBUF_X1)         0.01      0.04       0.40 r
  add_0_root_add_0_root_add_8_2_n35 (net)       1                   0.00       0.40 r
  add_0_root_add_0_root_add_8_2_U128/ZN (XNOR2_X1)        0.01      0.05       0.45 r
  result[8] (net)                               1                   0.00       0.45 r
  result[8] (out)                                         0.01      0.00       0.45 r
  data arrival time                                                            0.45

  max_delay                                                         0.10       0.10
  output external delay                                             0.00       0.10
  data required time                                                           0.10
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.10
  data arrival time                                                           -0.45
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.35


1
