
led_library:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000019c4  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000011c  200019c4  200019c4  000099c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000070  20001ae0  20001ae0  00009ae0  2**2
                  ALLOC
  3 .stack        00003000  20001b50  20001b50  00009ae0  2**0
                  ALLOC
  4 .comment      00000158  00000000  00000000  00009ae0  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000100  00000000  00000000  00009c38  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000077a  00000000  00000000  00009d38  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00003089  00000000  00000000  0000a4b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000813  00000000  00000000  0000d53b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000105b  00000000  00000000  0000dd4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000009cc  00000000  00000000  0000edac  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000019fd  00000000  00000000  0000f778  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001026  00000000  00000000  00011175  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 000272bf  00000000  00000000  0001219b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  0003945a  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	20001051 	.word	0x20001051
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	2000032f 	.word	0x2000032f
2000006c:	20000331 	.word	0x20000331
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	200004a1 	.word	0x200004a1
200000d8:	200004ad 	.word	0x200004ad
200000dc:	200004b9 	.word	0x200004b9
200000e0:	200004c5 	.word	0x200004c5
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>
2000031c:	e7fe      	b.n	2000031c <WdogWakeup_IRQHandler+0x2>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>

2000032e <UART0_IRQHandler>:
2000032e:	e7fe      	b.n	2000032e <UART0_IRQHandler>

20000330 <UART1_IRQHandler>:
20000330:	e7fe      	b.n	20000330 <UART1_IRQHandler>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>
20000358:	e7fe      	b.n	20000358 <GPIO4_IRQHandler+0x2>
2000035a:	e7fe      	b.n	2000035a <GPIO4_IRQHandler+0x4>
2000035c:	e7fe      	b.n	2000035c <GPIO4_IRQHandler+0x6>
2000035e:	e7fe      	b.n	2000035e <GPIO4_IRQHandler+0x8>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	2000138d 	.word	0x2000138d
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	200019c4 	.word	0x200019c4
20000450:	200019c4 	.word	0x200019c4
20000454:	200019c4 	.word	0x200019c4
20000458:	20001ae0 	.word	0x20001ae0
2000045c:	00000000 	.word	0x00000000
20000460:	20001ae0 	.word	0x20001ae0
20000464:	20001b50 	.word	0x20001b50
20000468:	20001861 	.word	0x20001861
2000046c:	200004d1 	.word	0x200004d1

20000470 <__do_global_dtors_aux>:
20000470:	f641 23e0 	movw	r3, #6880	; 0x1ae0
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f641 10c4 	movw	r0, #6596	; 0x19c4
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <GPIO5_IRQHandler>:
#define RED_GPIO_INT   MSS_GPIO_5
#define GREEN_GPIO_INT MSS_GPIO_6
#define BLUE_GPIO_INT  MSS_GPIO_8
#define PULSE_GPIO_INT MSS_GPIO_8

void GPIO5_IRQHandler(void){
200004a0:	b580      	push	{r7, lr}
200004a2:	af00      	add	r7, sp, #0
  pwm_red();
200004a4:	f000 f978 	bl	20000798 <pwm_red>
}
200004a8:	bd80      	pop	{r7, pc}
200004aa:	bf00      	nop

200004ac <GPIO6_IRQHandler>:

void GPIO6_IRQHandler(void){
200004ac:	b580      	push	{r7, lr}
200004ae:	af00      	add	r7, sp, #0
  pwm_green();
200004b0:	f000 f984 	bl	200007bc <pwm_green>
}
200004b4:	bd80      	pop	{r7, pc}
200004b6:	bf00      	nop

200004b8 <GPIO7_IRQHandler>:

void GPIO7_IRQHandler(void){
200004b8:	b580      	push	{r7, lr}
200004ba:	af00      	add	r7, sp, #0
  pwm_blue();
200004bc:	f000 f990 	bl	200007e0 <pwm_blue>
}
200004c0:	bd80      	pop	{r7, pc}
200004c2:	bf00      	nop

200004c4 <GPIO8_IRQHandler>:

void GPIO8_IRQHandler(void){
200004c4:	b580      	push	{r7, lr}
200004c6:	af00      	add	r7, sp, #0
  on_pulse();
200004c8:	f000 f91c 	bl	20000704 <on_pulse>
}
200004cc:	bd80      	pop	{r7, pc}
200004ce:	bf00      	nop

200004d0 <main>:
#define RED_GPIO   MSS_GPIO_9
#define GREEN_GPIO MSS_GPIO_10
#define BLUE_GPIO  MSS_GPIO_11

int main(void)
{
200004d0:	b580      	push	{r7, lr}
200004d2:	af00      	add	r7, sp, #0
   MSS_GPIO_init();
200004d4:	f000 fac8 	bl	20000a68 <MSS_GPIO_init>

   init_rgb_pwm(RED_GPIO_INT, GREEN_GPIO_INT, BLUE_GPIO_INT, PULSE_GPIO_INT);
200004d8:	f04f 0005 	mov.w	r0, #5
200004dc:	f04f 0106 	mov.w	r1, #6
200004e0:	f04f 0208 	mov.w	r2, #8
200004e4:	f04f 0308 	mov.w	r3, #8
200004e8:	f000 f816 	bl	20000518 <init_rgb_pwm>
   init_rgb_led(RED_GPIO, GREEN_GPIO, BLUE_GPIO);
200004ec:	f04f 0009 	mov.w	r0, #9
200004f0:	f04f 010a 	mov.w	r1, #10
200004f4:	f04f 020b 	mov.w	r2, #11
200004f8:	f000 f8c6 	bl	20000688 <init_rgb_led>
   set_color(100,200,255);
200004fc:	f04f 0064 	mov.w	r0, #100	; 0x64
20000500:	f04f 01c8 	mov.w	r1, #200	; 0xc8
20000504:	f04f 02ff 	mov.w	r2, #255	; 0xff
20000508:	f000 f9ac 	bl	20000864 <set_color>
   set_pulse_rate(20000);
2000050c:	f644 6020 	movw	r0, #20000	; 0x4e20
20000510:	f000 fa4a 	bl	200009a8 <set_pulse_rate>

}
20000514:	bd80      	pop	{r7, pc}
20000516:	bf00      	nop

20000518 <init_rgb_pwm>:
uint8_t gpio_r;
uint8_t gpio_g;
uint8_t gpio_b;
uint8_t gpio_i;

void init_rgb_pwm(uint8_t _gpio_r, uint8_t _gpio_g, uint8_t _gpio_b, uint8_t _gpio_i){
20000518:	b580      	push	{r7, lr}
2000051a:	b082      	sub	sp, #8
2000051c:	af00      	add	r7, sp, #0
2000051e:	71f8      	strb	r0, [r7, #7]
20000520:	71b9      	strb	r1, [r7, #6]
20000522:	717a      	strb	r2, [r7, #5]
20000524:	713b      	strb	r3, [r7, #4]
	MSS_GPIO_config(_gpio_r, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE);
20000526:	79fb      	ldrb	r3, [r7, #7]
20000528:	4618      	mov	r0, r3
2000052a:	f04f 0162 	mov.w	r1, #98	; 0x62
2000052e:	f000 fad1 	bl	20000ad4 <MSS_GPIO_config>
	MSS_GPIO_config(_gpio_g, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE);
20000532:	79bb      	ldrb	r3, [r7, #6]
20000534:	4618      	mov	r0, r3
20000536:	f04f 0162 	mov.w	r1, #98	; 0x62
2000053a:	f000 facb 	bl	20000ad4 <MSS_GPIO_config>
	MSS_GPIO_config(_gpio_b, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE);
2000053e:	797b      	ldrb	r3, [r7, #5]
20000540:	4618      	mov	r0, r3
20000542:	f04f 0162 	mov.w	r1, #98	; 0x62
20000546:	f000 fac5 	bl	20000ad4 <MSS_GPIO_config>
	MSS_GPIO_config(_gpio_i, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE);
2000054a:	793b      	ldrb	r3, [r7, #4]
2000054c:	4618      	mov	r0, r3
2000054e:	f04f 0162 	mov.w	r1, #98	; 0x62
20000552:	f000 fabf 	bl	20000ad4 <MSS_GPIO_config>

	MSS_GPIO_enable_irq(_gpio_r);
20000556:	79fb      	ldrb	r3, [r7, #7]
20000558:	4618      	mov	r0, r3
2000055a:	f000 fb8d 	bl	20000c78 <MSS_GPIO_enable_irq>
	MSS_GPIO_enable_irq(_gpio_g);
2000055e:	79bb      	ldrb	r3, [r7, #6]
20000560:	4618      	mov	r0, r3
20000562:	f000 fb89 	bl	20000c78 <MSS_GPIO_enable_irq>
	MSS_GPIO_enable_irq(_gpio_b);
20000566:	797b      	ldrb	r3, [r7, #5]
20000568:	4618      	mov	r0, r3
2000056a:	f000 fb85 	bl	20000c78 <MSS_GPIO_enable_irq>
	MSS_GPIO_enable_irq(_gpio_i);
2000056e:	793b      	ldrb	r3, [r7, #4]
20000570:	4618      	mov	r0, r3
20000572:	f000 fb81 	bl	20000c78 <MSS_GPIO_enable_irq>

	// add the timer peripherals to the timer module
	red_timer_id   = add_timer(TIMER_RED);
20000576:	f240 1000 	movw	r0, #256	; 0x100
2000057a:	f2c4 0005 	movt	r0, #16389	; 0x4005
2000057e:	f000 fc09 	bl	20000d94 <add_timer>
20000582:	4603      	mov	r3, r0
20000584:	461a      	mov	r2, r3
20000586:	f641 23ee 	movw	r3, #6894	; 0x1aee
2000058a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000058e:	701a      	strb	r2, [r3, #0]
	green_timer_id = add_timer(TIMER_GREEN);
20000590:	f240 2000 	movw	r0, #512	; 0x200
20000594:	f2c4 0005 	movt	r0, #16389	; 0x4005
20000598:	f000 fbfc 	bl	20000d94 <add_timer>
2000059c:	4603      	mov	r3, r0
2000059e:	461a      	mov	r2, r3
200005a0:	f641 334b 	movw	r3, #6987	; 0x1b4b
200005a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005a8:	701a      	strb	r2, [r3, #0]
	blue_timer_id  = add_timer(TIMER_BLUE);
200005aa:	f240 3000 	movw	r0, #768	; 0x300
200005ae:	f2c4 0005 	movt	r0, #16389	; 0x4005
200005b2:	f000 fbef 	bl	20000d94 <add_timer>
200005b6:	4603      	mov	r3, r0
200005b8:	461a      	mov	r2, r3
200005ba:	f641 3349 	movw	r3, #6985	; 0x1b49
200005be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005c2:	701a      	strb	r2, [r3, #0]
	pulse_timer_id = add_timer(TIMER_PULSE);
200005c4:	f240 4000 	movw	r0, #1024	; 0x400
200005c8:	f2c4 0005 	movt	r0, #16389	; 0x4005
200005cc:	f000 fbe2 	bl	20000d94 <add_timer>
200005d0:	4603      	mov	r3, r0
200005d2:	461a      	mov	r2, r3
200005d4:	f641 23f0 	movw	r3, #6896	; 0x1af0
200005d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005dc:	701a      	strb	r2, [r3, #0]

	// all colors overflow at their max pwm value
	timer_setOverflowVal(red_timer_id, 255);
200005de:	f641 23ee 	movw	r3, #6894	; 0x1aee
200005e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005e6:	781b      	ldrb	r3, [r3, #0]
200005e8:	4618      	mov	r0, r3
200005ea:	f04f 01ff 	mov.w	r1, #255	; 0xff
200005ee:	f000 fc37 	bl	20000e60 <timer_setOverflowVal>
	timer_setOverflowVal(blue_timer_id, 255);
200005f2:	f641 3349 	movw	r3, #6985	; 0x1b49
200005f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005fa:	781b      	ldrb	r3, [r3, #0]
200005fc:	4618      	mov	r0, r3
200005fe:	f04f 01ff 	mov.w	r1, #255	; 0xff
20000602:	f000 fc2d 	bl	20000e60 <timer_setOverflowVal>
	timer_setOverflowVal(green_timer_id, 255);
20000606:	f641 334b 	movw	r3, #6987	; 0x1b4b
2000060a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000060e:	781b      	ldrb	r3, [r3, #0]
20000610:	4618      	mov	r0, r3
20000612:	f04f 01ff 	mov.w	r1, #255	; 0xff
20000616:	f000 fc23 	bl	20000e60 <timer_setOverflowVal>
	timer_setOverflowVal(pulse_timer_id, 0);
2000061a:	f641 23f0 	movw	r3, #6896	; 0x1af0
2000061e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000622:	781b      	ldrb	r3, [r3, #0]
20000624:	4618      	mov	r0, r3
20000626:	f04f 0100 	mov.w	r1, #0
2000062a:	f000 fc19 	bl	20000e60 <timer_setOverflowVal>

	// pulse uses overflow only
	timer_enable_overflowInt(pulse_timer_id);
2000062e:	f641 23f0 	movw	r3, #6896	; 0x1af0
20000632:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000636:	781b      	ldrb	r3, [r3, #0]
20000638:	4618      	mov	r0, r3
2000063a:	f000 fcbd 	bl	20000fb8 <timer_enable_overflowInt>
	timer_disable_compareInt(pulse_timer_id);
2000063e:	f641 23f0 	movw	r3, #6896	; 0x1af0
20000642:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000646:	781b      	ldrb	r3, [r3, #0]
20000648:	4618      	mov	r0, r3
2000064a:	f000 fc85 	bl	20000f58 <timer_disable_compareInt>

	// colors require overflow and compare registers
	timer_enable_allInterrupts(red_timer_id);
2000064e:	f641 23ee 	movw	r3, #6894	; 0x1aee
20000652:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000656:	781b      	ldrb	r3, [r3, #0]
20000658:	4618      	mov	r0, r3
2000065a:	f000 fc29 	bl	20000eb0 <timer_enable_allInterrupts>
	timer_enable_allInterrupts(blue_timer_id);
2000065e:	f641 3349 	movw	r3, #6985	; 0x1b49
20000662:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000666:	781b      	ldrb	r3, [r3, #0]
20000668:	4618      	mov	r0, r3
2000066a:	f000 fc21 	bl	20000eb0 <timer_enable_allInterrupts>
	timer_enable_allInterrupts(green_timer_id);
2000066e:	f641 334b 	movw	r3, #6987	; 0x1b4b
20000672:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000676:	781b      	ldrb	r3, [r3, #0]
20000678:	4618      	mov	r0, r3
2000067a:	f000 fc19 	bl	20000eb0 <timer_enable_allInterrupts>

	// don't start the colors until set_brightness is called
}
2000067e:	f107 0708 	add.w	r7, r7, #8
20000682:	46bd      	mov	sp, r7
20000684:	bd80      	pop	{r7, pc}
20000686:	bf00      	nop

20000688 <init_rgb_led>:



// caller must have called MSS_GPIO_init();
// because we don't want to re-init and change other gpio's setup by caller
void init_rgb_led(uint8_t _gpio_r, uint8_t _gpio_g, uint8_t _gpio_b){
20000688:	b580      	push	{r7, lr}
2000068a:	b082      	sub	sp, #8
2000068c:	af00      	add	r7, sp, #0
2000068e:	4613      	mov	r3, r2
20000690:	4602      	mov	r2, r0
20000692:	71fa      	strb	r2, [r7, #7]
20000694:	460a      	mov	r2, r1
20000696:	71ba      	strb	r2, [r7, #6]
20000698:	717b      	strb	r3, [r7, #5]
	MSS_GPIO_config((gpio_r = _gpio_r), MSS_GPIO_OUTPUT_MODE);
2000069a:	f641 334a 	movw	r3, #6986	; 0x1b4a
2000069e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a2:	79fa      	ldrb	r2, [r7, #7]
200006a4:	701a      	strb	r2, [r3, #0]
200006a6:	f641 334a 	movw	r3, #6986	; 0x1b4a
200006aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ae:	781b      	ldrb	r3, [r3, #0]
200006b0:	4618      	mov	r0, r3
200006b2:	f04f 0105 	mov.w	r1, #5
200006b6:	f000 fa0d 	bl	20000ad4 <MSS_GPIO_config>
	MSS_GPIO_config((gpio_g = _gpio_g), MSS_GPIO_OUTPUT_MODE);
200006ba:	f641 23ef 	movw	r3, #6895	; 0x1aef
200006be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006c2:	79ba      	ldrb	r2, [r7, #6]
200006c4:	701a      	strb	r2, [r3, #0]
200006c6:	f641 23ef 	movw	r3, #6895	; 0x1aef
200006ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ce:	781b      	ldrb	r3, [r3, #0]
200006d0:	4618      	mov	r0, r3
200006d2:	f04f 0105 	mov.w	r1, #5
200006d6:	f000 f9fd 	bl	20000ad4 <MSS_GPIO_config>
	MSS_GPIO_config((gpio_b = _gpio_b), MSS_GPIO_OUTPUT_MODE);
200006da:	f641 23ec 	movw	r3, #6892	; 0x1aec
200006de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006e2:	797a      	ldrb	r2, [r7, #5]
200006e4:	701a      	strb	r2, [r3, #0]
200006e6:	f641 23ec 	movw	r3, #6892	; 0x1aec
200006ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ee:	781b      	ldrb	r3, [r3, #0]
200006f0:	4618      	mov	r0, r3
200006f2:	f04f 0105 	mov.w	r1, #5
200006f6:	f000 f9ed 	bl	20000ad4 <MSS_GPIO_config>
}
200006fa:	f107 0708 	add.w	r7, r7, #8
200006fe:	46bd      	mov	sp, r7
20000700:	bd80      	pop	{r7, pc}
20000702:	bf00      	nop

20000704 <on_pulse>:

void on_pulse(void){
20000704:	b580      	push	{r7, lr}
20000706:	af00      	add	r7, sp, #0
	if(pulse_direction == BRIGHTER) {
20000708:	f641 23ed 	movw	r3, #6893	; 0x1aed
2000070c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000710:	781b      	ldrb	r3, [r3, #0]
20000712:	2b01      	cmp	r3, #1
20000714:	d11f      	bne.n	20000756 <on_pulse+0x52>
		if(master_brightness < full_brightness)
20000716:	f641 13cc 	movw	r3, #6604	; 0x19cc
2000071a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000071e:	781a      	ldrb	r2, [r3, #0]
20000720:	f641 13cd 	movw	r3, #6605	; 0x19cd
20000724:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000728:	781b      	ldrb	r3, [r3, #0]
2000072a:	429a      	cmp	r2, r3
2000072c:	d20b      	bcs.n	20000746 <on_pulse+0x42>
			set_brightness(master_brightness+1);
2000072e:	f641 13cc 	movw	r3, #6604	; 0x19cc
20000732:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000736:	781b      	ldrb	r3, [r3, #0]
20000738:	f103 0301 	add.w	r3, r3, #1
2000073c:	b2db      	uxtb	r3, r3
2000073e:	4618      	mov	r0, r3
20000740:	f000 f8b0 	bl	200008a4 <set_brightness>
		else
			pulse_direction = DIMMER;
20000744:	e026      	b.n	20000794 <on_pulse+0x90>
20000746:	f641 23ed 	movw	r3, #6893	; 0x1aed
2000074a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000074e:	f04f 0200 	mov.w	r2, #0
20000752:	701a      	strb	r2, [r3, #0]
20000754:	e01e      	b.n	20000794 <on_pulse+0x90>
	} else {
		if(master_brightness > min_brightness)
20000756:	f641 13cc 	movw	r3, #6604	; 0x19cc
2000075a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000075e:	781a      	ldrb	r2, [r3, #0]
20000760:	f641 23e1 	movw	r3, #6881	; 0x1ae1
20000764:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000768:	781b      	ldrb	r3, [r3, #0]
2000076a:	429a      	cmp	r2, r3
2000076c:	d90b      	bls.n	20000786 <on_pulse+0x82>
			set_brightness(master_brightness-1);
2000076e:	f641 13cc 	movw	r3, #6604	; 0x19cc
20000772:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000776:	781b      	ldrb	r3, [r3, #0]
20000778:	f103 33ff 	add.w	r3, r3, #4294967295
2000077c:	b2db      	uxtb	r3, r3
2000077e:	4618      	mov	r0, r3
20000780:	f000 f890 	bl	200008a4 <set_brightness>
20000784:	e006      	b.n	20000794 <on_pulse+0x90>
		else
			pulse_direction = BRIGHTER;
20000786:	f641 23ed 	movw	r3, #6893	; 0x1aed
2000078a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000078e:	f04f 0201 	mov.w	r2, #1
20000792:	701a      	strb	r2, [r3, #0]
	}
}
20000794:	bd80      	pop	{r7, pc}
20000796:	bf00      	nop

20000798 <pwm_red>:

void pwm_red(){
20000798:	b580      	push	{r7, lr}
2000079a:	af00      	add	r7, sp, #0
	pwm_timer_handler(gpio_r, red_timer_id);
2000079c:	f641 334a 	movw	r3, #6986	; 0x1b4a
200007a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007a4:	781b      	ldrb	r3, [r3, #0]
200007a6:	461a      	mov	r2, r3
200007a8:	f641 23ee 	movw	r3, #6894	; 0x1aee
200007ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007b0:	781b      	ldrb	r3, [r3, #0]
200007b2:	4610      	mov	r0, r2
200007b4:	4619      	mov	r1, r3
200007b6:	f000 f825 	bl	20000804 <pwm_timer_handler>
}
200007ba:	bd80      	pop	{r7, pc}

200007bc <pwm_green>:

void pwm_green(){
200007bc:	b580      	push	{r7, lr}
200007be:	af00      	add	r7, sp, #0
	pwm_timer_handler(gpio_g, green_timer_id);
200007c0:	f641 23ef 	movw	r3, #6895	; 0x1aef
200007c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007c8:	781b      	ldrb	r3, [r3, #0]
200007ca:	461a      	mov	r2, r3
200007cc:	f641 334b 	movw	r3, #6987	; 0x1b4b
200007d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007d4:	781b      	ldrb	r3, [r3, #0]
200007d6:	4610      	mov	r0, r2
200007d8:	4619      	mov	r1, r3
200007da:	f000 f813 	bl	20000804 <pwm_timer_handler>
}
200007de:	bd80      	pop	{r7, pc}

200007e0 <pwm_blue>:

void pwm_blue(){
200007e0:	b580      	push	{r7, lr}
200007e2:	af00      	add	r7, sp, #0
	pwm_timer_handler(gpio_b, blue_timer_id);
200007e4:	f641 23ec 	movw	r3, #6892	; 0x1aec
200007e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007ec:	781b      	ldrb	r3, [r3, #0]
200007ee:	461a      	mov	r2, r3
200007f0:	f641 3349 	movw	r3, #6985	; 0x1b49
200007f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007f8:	781b      	ldrb	r3, [r3, #0]
200007fa:	4610      	mov	r0, r2
200007fc:	4619      	mov	r1, r3
200007fe:	f000 f801 	bl	20000804 <pwm_timer_handler>
}
20000802:	bd80      	pop	{r7, pc}

20000804 <pwm_timer_handler>:

void pwm_timer_handler(uint32_t gpio, uint32_t timer_index)
{
20000804:	b580      	push	{r7, lr}
20000806:	b084      	sub	sp, #16
20000808:	af00      	add	r7, sp, #0
2000080a:	6078      	str	r0, [r7, #4]
2000080c:	6039      	str	r1, [r7, #0]
    MSS_GPIO_clear_irq(gpio);
2000080e:	687b      	ldr	r3, [r7, #4]
20000810:	b2db      	uxtb	r3, r3
20000812:	4618      	mov	r0, r3
20000814:	f000 fa8a 	bl	20000d2c <MSS_GPIO_clear_irq>
    uint32_t status = timer_getInterrupt_status(timer_index);
20000818:	683b      	ldr	r3, [r7, #0]
2000081a:	b2db      	uxtb	r3, r3
2000081c:	4618      	mov	r0, r3
2000081e:	f000 fc03 	bl	20001028 <timer_getInterrupt_status>
20000822:	4603      	mov	r3, r0
20000824:	60fb      	str	r3, [r7, #12]

    if(status & STATUS_OVERFLOW)
20000826:	68fb      	ldr	r3, [r7, #12]
20000828:	f003 0301 	and.w	r3, r3, #1
2000082c:	b2db      	uxtb	r3, r3
2000082e:	2b00      	cmp	r3, #0
20000830:	d007      	beq.n	20000842 <pwm_timer_handler+0x3e>
    {
        MSS_GPIO_set_output(gpio, ON);
20000832:	687b      	ldr	r3, [r7, #4]
20000834:	b2db      	uxtb	r3, r3
20000836:	4618      	mov	r0, r3
20000838:	f04f 0100 	mov.w	r1, #0
2000083c:	f000 f968 	bl	20000b10 <MSS_GPIO_set_output>
20000840:	e00b      	b.n	2000085a <pwm_timer_handler+0x56>
    }
    else if(status & STATUS_COMPARE)
20000842:	68fb      	ldr	r3, [r7, #12]
20000844:	f003 0302 	and.w	r3, r3, #2
20000848:	2b00      	cmp	r3, #0
2000084a:	d006      	beq.n	2000085a <pwm_timer_handler+0x56>
    {
    	MSS_GPIO_set_output(gpio, OFF);
2000084c:	687b      	ldr	r3, [r7, #4]
2000084e:	b2db      	uxtb	r3, r3
20000850:	4618      	mov	r0, r3
20000852:	f04f 0101 	mov.w	r1, #1
20000856:	f000 f95b 	bl	20000b10 <MSS_GPIO_set_output>
    }
}
2000085a:	f107 0710 	add.w	r7, r7, #16
2000085e:	46bd      	mov	sp, r7
20000860:	bd80      	pop	{r7, pc}
20000862:	bf00      	nop

20000864 <set_color>:

void set_color(uint8_t r, uint8_t g, uint8_t b){
20000864:	b480      	push	{r7}
20000866:	b083      	sub	sp, #12
20000868:	af00      	add	r7, sp, #0
2000086a:	4613      	mov	r3, r2
2000086c:	4602      	mov	r2, r0
2000086e:	71fa      	strb	r2, [r7, #7]
20000870:	460a      	mov	r2, r1
20000872:	71ba      	strb	r2, [r7, #6]
20000874:	717b      	strb	r3, [r7, #5]
  red = r; green = g; blue = g;
20000876:	f641 3346 	movw	r3, #6982	; 0x1b46
2000087a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000087e:	79fa      	ldrb	r2, [r7, #7]
20000880:	701a      	strb	r2, [r3, #0]
20000882:	f641 3345 	movw	r3, #6981	; 0x1b45
20000886:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000088a:	79ba      	ldrb	r2, [r7, #6]
2000088c:	701a      	strb	r2, [r3, #0]
2000088e:	f641 3344 	movw	r3, #6980	; 0x1b44
20000892:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000896:	79ba      	ldrb	r2, [r7, #6]
20000898:	701a      	strb	r2, [r3, #0]
}
2000089a:	f107 070c 	add.w	r7, r7, #12
2000089e:	46bd      	mov	sp, r7
200008a0:	bc80      	pop	{r7}
200008a2:	4770      	bx	lr

200008a4 <set_brightness>:

void set_brightness(uint8_t brightness){
200008a4:	b580      	push	{r7, lr}
200008a6:	b082      	sub	sp, #8
200008a8:	af00      	add	r7, sp, #0
200008aa:	4603      	mov	r3, r0
200008ac:	71fb      	strb	r3, [r7, #7]
  master_brightness = brightness;
200008ae:	f641 13cc 	movw	r3, #6604	; 0x19cc
200008b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008b6:	79fa      	ldrb	r2, [r7, #7]
200008b8:	701a      	strb	r2, [r3, #0]

  timer_setCompareVal(red_timer_id, red*(master_brightness/full_brightness));
200008ba:	f641 23ee 	movw	r3, #6894	; 0x1aee
200008be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008c2:	781a      	ldrb	r2, [r3, #0]
200008c4:	f641 3346 	movw	r3, #6982	; 0x1b46
200008c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008cc:	781b      	ldrb	r3, [r3, #0]
200008ce:	4619      	mov	r1, r3
200008d0:	f641 13cc 	movw	r3, #6604	; 0x19cc
200008d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008d8:	7818      	ldrb	r0, [r3, #0]
200008da:	f641 13cd 	movw	r3, #6605	; 0x19cd
200008de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008e2:	781b      	ldrb	r3, [r3, #0]
200008e4:	fbb0 f3f3 	udiv	r3, r0, r3
200008e8:	b2db      	uxtb	r3, r3
200008ea:	fb03 f301 	mul.w	r3, r3, r1
200008ee:	4610      	mov	r0, r2
200008f0:	4619      	mov	r1, r3
200008f2:	f000 fb4d 	bl	20000f90 <timer_setCompareVal>
  timer_setCompareVal(blue_timer_id, blue*(master_brightness/full_brightness));
200008f6:	f641 3349 	movw	r3, #6985	; 0x1b49
200008fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008fe:	781a      	ldrb	r2, [r3, #0]
20000900:	f641 3344 	movw	r3, #6980	; 0x1b44
20000904:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000908:	781b      	ldrb	r3, [r3, #0]
2000090a:	4619      	mov	r1, r3
2000090c:	f641 13cc 	movw	r3, #6604	; 0x19cc
20000910:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000914:	7818      	ldrb	r0, [r3, #0]
20000916:	f641 13cd 	movw	r3, #6605	; 0x19cd
2000091a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000091e:	781b      	ldrb	r3, [r3, #0]
20000920:	fbb0 f3f3 	udiv	r3, r0, r3
20000924:	b2db      	uxtb	r3, r3
20000926:	fb03 f301 	mul.w	r3, r3, r1
2000092a:	4610      	mov	r0, r2
2000092c:	4619      	mov	r1, r3
2000092e:	f000 fb2f 	bl	20000f90 <timer_setCompareVal>
  timer_setCompareVal(green_timer_id, green*(master_brightness/full_brightness));
20000932:	f641 334b 	movw	r3, #6987	; 0x1b4b
20000936:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000093a:	781a      	ldrb	r2, [r3, #0]
2000093c:	f641 3345 	movw	r3, #6981	; 0x1b45
20000940:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000944:	781b      	ldrb	r3, [r3, #0]
20000946:	4619      	mov	r1, r3
20000948:	f641 13cc 	movw	r3, #6604	; 0x19cc
2000094c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000950:	7818      	ldrb	r0, [r3, #0]
20000952:	f641 13cd 	movw	r3, #6605	; 0x19cd
20000956:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000095a:	781b      	ldrb	r3, [r3, #0]
2000095c:	fbb0 f3f3 	udiv	r3, r0, r3
20000960:	b2db      	uxtb	r3, r3
20000962:	fb03 f301 	mul.w	r3, r3, r1
20000966:	4610      	mov	r0, r2
20000968:	4619      	mov	r1, r3
2000096a:	f000 fb11 	bl	20000f90 <timer_setCompareVal>

  timer_enable(red_timer_id);
2000096e:	f641 23ee 	movw	r3, #6894	; 0x1aee
20000972:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000976:	781b      	ldrb	r3, [r3, #0]
20000978:	4618      	mov	r0, r3
2000097a:	f000 fa39 	bl	20000df0 <timer_enable>
  timer_enable(green_timer_id);
2000097e:	f641 334b 	movw	r3, #6987	; 0x1b4b
20000982:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000986:	781b      	ldrb	r3, [r3, #0]
20000988:	4618      	mov	r0, r3
2000098a:	f000 fa31 	bl	20000df0 <timer_enable>
  timer_enable(blue_timer_id);
2000098e:	f641 3349 	movw	r3, #6985	; 0x1b49
20000992:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000996:	781b      	ldrb	r3, [r3, #0]
20000998:	4618      	mov	r0, r3
2000099a:	f000 fa29 	bl	20000df0 <timer_enable>
}
2000099e:	f107 0708 	add.w	r7, r7, #8
200009a2:	46bd      	mov	sp, r7
200009a4:	bd80      	pop	{r7, pc}
200009a6:	bf00      	nop

200009a8 <set_pulse_rate>:

// We could reverse this to make it more intuitive
// 0 = no pulse, 1(fast pulse)-2^32(slow pulse)
void set_pulse_rate(uint32_t rate){
200009a8:	b580      	push	{r7, lr}
200009aa:	b082      	sub	sp, #8
200009ac:	af00      	add	r7, sp, #0
200009ae:	6078      	str	r0, [r7, #4]
   timer_setOverflowVal(pulse_timer_id, rate);
200009b0:	f641 23f0 	movw	r3, #6896	; 0x1af0
200009b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009b8:	781b      	ldrb	r3, [r3, #0]
200009ba:	4618      	mov	r0, r3
200009bc:	6879      	ldr	r1, [r7, #4]
200009be:	f000 fa4f 	bl	20000e60 <timer_setOverflowVal>
   if(rate)
200009c2:	687b      	ldr	r3, [r7, #4]
200009c4:	2b00      	cmp	r3, #0
200009c6:	d008      	beq.n	200009da <set_pulse_rate+0x32>
     timer_enable(pulse_timer_id);
200009c8:	f641 23f0 	movw	r3, #6896	; 0x1af0
200009cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009d0:	781b      	ldrb	r3, [r3, #0]
200009d2:	4618      	mov	r0, r3
200009d4:	f000 fa0c 	bl	20000df0 <timer_enable>
200009d8:	e007      	b.n	200009ea <set_pulse_rate+0x42>
   else
	 timer_disable(pulse_timer_id);
200009da:	f641 23f0 	movw	r3, #6896	; 0x1af0
200009de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009e2:	781b      	ldrb	r3, [r3, #0]
200009e4:	4618      	mov	r0, r3
200009e6:	f000 fa1f 	bl	20000e28 <timer_disable>
}
200009ea:	f107 0708 	add.w	r7, r7, #8
200009ee:	46bd      	mov	sp, r7
200009f0:	bd80      	pop	{r7, pc}
200009f2:	bf00      	nop

200009f4 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200009f4:	b480      	push	{r7}
200009f6:	b083      	sub	sp, #12
200009f8:	af00      	add	r7, sp, #0
200009fa:	4603      	mov	r3, r0
200009fc:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200009fe:	f24e 1300 	movw	r3, #57600	; 0xe100
20000a02:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000a06:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000a0a:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000a0e:	88f9      	ldrh	r1, [r7, #6]
20000a10:	f001 011f 	and.w	r1, r1, #31
20000a14:	f04f 0001 	mov.w	r0, #1
20000a18:	fa00 f101 	lsl.w	r1, r0, r1
20000a1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000a20:	f107 070c 	add.w	r7, r7, #12
20000a24:	46bd      	mov	sp, r7
20000a26:	bc80      	pop	{r7}
20000a28:	4770      	bx	lr
20000a2a:	bf00      	nop

20000a2c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000a2c:	b480      	push	{r7}
20000a2e:	b083      	sub	sp, #12
20000a30:	af00      	add	r7, sp, #0
20000a32:	4603      	mov	r3, r0
20000a34:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000a36:	f24e 1300 	movw	r3, #57600	; 0xe100
20000a3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000a3e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000a42:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000a46:	88f9      	ldrh	r1, [r7, #6]
20000a48:	f001 011f 	and.w	r1, r1, #31
20000a4c:	f04f 0001 	mov.w	r0, #1
20000a50:	fa00 f101 	lsl.w	r1, r0, r1
20000a54:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000a58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000a5c:	f107 070c 	add.w	r7, r7, #12
20000a60:	46bd      	mov	sp, r7
20000a62:	bc80      	pop	{r7}
20000a64:	4770      	bx	lr
20000a66:	bf00      	nop

20000a68 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20000a68:	b580      	push	{r7, lr}
20000a6a:	b082      	sub	sp, #8
20000a6c:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20000a6e:	f242 0300 	movw	r3, #8192	; 0x2000
20000a72:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000a76:	f242 0200 	movw	r2, #8192	; 0x2000
20000a7a:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000a7e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000a80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20000a84:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20000a86:	f04f 0300 	mov.w	r3, #0
20000a8a:	607b      	str	r3, [r7, #4]
20000a8c:	e00e      	b.n	20000aac <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20000a8e:	687a      	ldr	r2, [r7, #4]
20000a90:	f641 1330 	movw	r3, #6448	; 0x1930
20000a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a98:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20000a9c:	b21b      	sxth	r3, r3
20000a9e:	4618      	mov	r0, r3
20000aa0:	f7ff ffc4 	bl	20000a2c <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20000aa4:	687b      	ldr	r3, [r7, #4]
20000aa6:	f103 0301 	add.w	r3, r3, #1
20000aaa:	607b      	str	r3, [r7, #4]
20000aac:	687b      	ldr	r3, [r7, #4]
20000aae:	2b1f      	cmp	r3, #31
20000ab0:	d9ed      	bls.n	20000a8e <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20000ab2:	f242 0300 	movw	r3, #8192	; 0x2000
20000ab6:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000aba:	f242 0200 	movw	r2, #8192	; 0x2000
20000abe:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000ac2:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000ac4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20000ac8:	631a      	str	r2, [r3, #48]	; 0x30
}
20000aca:	f107 0708 	add.w	r7, r7, #8
20000ace:	46bd      	mov	sp, r7
20000ad0:	bd80      	pop	{r7, pc}
20000ad2:	bf00      	nop

20000ad4 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
20000ad4:	b480      	push	{r7}
20000ad6:	b085      	sub	sp, #20
20000ad8:	af00      	add	r7, sp, #0
20000ada:	4603      	mov	r3, r0
20000adc:	6039      	str	r1, [r7, #0]
20000ade:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20000ae0:	79fb      	ldrb	r3, [r7, #7]
20000ae2:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20000ae4:	68fb      	ldr	r3, [r7, #12]
20000ae6:	2b1f      	cmp	r3, #31
20000ae8:	d900      	bls.n	20000aec <MSS_GPIO_config+0x18>
20000aea:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20000aec:	68fb      	ldr	r3, [r7, #12]
20000aee:	2b1f      	cmp	r3, #31
20000af0:	d808      	bhi.n	20000b04 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20000af2:	68fa      	ldr	r2, [r7, #12]
20000af4:	f641 03b0 	movw	r3, #6320	; 0x18b0
20000af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000afc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000b00:	683a      	ldr	r2, [r7, #0]
20000b02:	601a      	str	r2, [r3, #0]
    }
}
20000b04:	f107 0714 	add.w	r7, r7, #20
20000b08:	46bd      	mov	sp, r7
20000b0a:	bc80      	pop	{r7}
20000b0c:	4770      	bx	lr
20000b0e:	bf00      	nop

20000b10 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
20000b10:	b480      	push	{r7}
20000b12:	b085      	sub	sp, #20
20000b14:	af00      	add	r7, sp, #0
20000b16:	4602      	mov	r2, r0
20000b18:	460b      	mov	r3, r1
20000b1a:	71fa      	strb	r2, [r7, #7]
20000b1c:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
20000b1e:	79fb      	ldrb	r3, [r7, #7]
20000b20:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20000b22:	68fb      	ldr	r3, [r7, #12]
20000b24:	2b1f      	cmp	r3, #31
20000b26:	d900      	bls.n	20000b2a <MSS_GPIO_set_output+0x1a>
20000b28:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20000b2a:	68fb      	ldr	r3, [r7, #12]
20000b2c:	2b1f      	cmp	r3, #31
20000b2e:	d809      	bhi.n	20000b44 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20000b30:	f240 0300 	movw	r3, #0
20000b34:	f2c4 2326 	movt	r3, #16934	; 0x4226
20000b38:	68fa      	ldr	r2, [r7, #12]
20000b3a:	79b9      	ldrb	r1, [r7, #6]
20000b3c:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20000b40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20000b44:	f107 0714 	add.w	r7, r7, #20
20000b48:	46bd      	mov	sp, r7
20000b4a:	bc80      	pop	{r7}
20000b4c:	4770      	bx	lr
20000b4e:	bf00      	nop

20000b50 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
20000b50:	b480      	push	{r7}
20000b52:	b087      	sub	sp, #28
20000b54:	af00      	add	r7, sp, #0
20000b56:	4602      	mov	r2, r0
20000b58:	460b      	mov	r3, r1
20000b5a:	71fa      	strb	r2, [r7, #7]
20000b5c:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
20000b5e:	79fb      	ldrb	r3, [r7, #7]
20000b60:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20000b62:	697b      	ldr	r3, [r7, #20]
20000b64:	2b1f      	cmp	r3, #31
20000b66:	d900      	bls.n	20000b6a <MSS_GPIO_drive_inout+0x1a>
20000b68:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20000b6a:	697b      	ldr	r3, [r7, #20]
20000b6c:	2b1f      	cmp	r3, #31
20000b6e:	d87d      	bhi.n	20000c6c <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
20000b70:	79bb      	ldrb	r3, [r7, #6]
20000b72:	2b01      	cmp	r3, #1
20000b74:	d004      	beq.n	20000b80 <MSS_GPIO_drive_inout+0x30>
20000b76:	2b02      	cmp	r3, #2
20000b78:	d060      	beq.n	20000c3c <MSS_GPIO_drive_inout+0xec>
20000b7a:	2b00      	cmp	r3, #0
20000b7c:	d02e      	beq.n	20000bdc <MSS_GPIO_drive_inout+0x8c>
20000b7e:	e074      	b.n	20000c6a <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
20000b80:	f243 0300 	movw	r3, #12288	; 0x3000
20000b84:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
20000b8c:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
20000b8e:	697b      	ldr	r3, [r7, #20]
20000b90:	f04f 0201 	mov.w	r2, #1
20000b94:	fa02 f303 	lsl.w	r3, r2, r3
20000b98:	68fa      	ldr	r2, [r7, #12]
20000b9a:	ea42 0303 	orr.w	r3, r2, r3
20000b9e:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
20000ba0:	f243 0300 	movw	r3, #12288	; 0x3000
20000ba4:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000ba8:	68fa      	ldr	r2, [r7, #12]
20000baa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
20000bae:	697a      	ldr	r2, [r7, #20]
20000bb0:	f641 03b0 	movw	r3, #6320	; 0x18b0
20000bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000bbc:	681b      	ldr	r3, [r3, #0]
20000bbe:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
20000bc0:	693b      	ldr	r3, [r7, #16]
20000bc2:	f043 0304 	orr.w	r3, r3, #4
20000bc6:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
20000bc8:	697a      	ldr	r2, [r7, #20]
20000bca:	f641 03b0 	movw	r3, #6320	; 0x18b0
20000bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000bd6:	693a      	ldr	r2, [r7, #16]
20000bd8:	601a      	str	r2, [r3, #0]
            break;
20000bda:	e047      	b.n	20000c6c <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
20000bdc:	f243 0300 	movw	r3, #12288	; 0x3000
20000be0:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000be4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
20000be8:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
20000bea:	697b      	ldr	r3, [r7, #20]
20000bec:	f04f 0201 	mov.w	r2, #1
20000bf0:	fa02 f303 	lsl.w	r3, r2, r3
20000bf4:	ea6f 0303 	mvn.w	r3, r3
20000bf8:	68fa      	ldr	r2, [r7, #12]
20000bfa:	ea02 0303 	and.w	r3, r2, r3
20000bfe:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
20000c00:	f243 0300 	movw	r3, #12288	; 0x3000
20000c04:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000c08:	68fa      	ldr	r2, [r7, #12]
20000c0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
20000c0e:	697a      	ldr	r2, [r7, #20]
20000c10:	f641 03b0 	movw	r3, #6320	; 0x18b0
20000c14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000c1c:	681b      	ldr	r3, [r3, #0]
20000c1e:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
20000c20:	693b      	ldr	r3, [r7, #16]
20000c22:	f043 0304 	orr.w	r3, r3, #4
20000c26:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
20000c28:	697a      	ldr	r2, [r7, #20]
20000c2a:	f641 03b0 	movw	r3, #6320	; 0x18b0
20000c2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000c36:	693a      	ldr	r2, [r7, #16]
20000c38:	601a      	str	r2, [r3, #0]
            break;
20000c3a:	e017      	b.n	20000c6c <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
20000c3c:	697a      	ldr	r2, [r7, #20]
20000c3e:	f641 03b0 	movw	r3, #6320	; 0x18b0
20000c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000c4a:	681b      	ldr	r3, [r3, #0]
20000c4c:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
20000c4e:	693b      	ldr	r3, [r7, #16]
20000c50:	f023 0304 	bic.w	r3, r3, #4
20000c54:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
20000c56:	697a      	ldr	r2, [r7, #20]
20000c58:	f641 03b0 	movw	r3, #6320	; 0x18b0
20000c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000c64:	693a      	ldr	r2, [r7, #16]
20000c66:	601a      	str	r2, [r3, #0]
            break;
20000c68:	e000      	b.n	20000c6c <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
20000c6a:	be00      	bkpt	0x0000
            break;
        }
    }
}
20000c6c:	f107 071c 	add.w	r7, r7, #28
20000c70:	46bd      	mov	sp, r7
20000c72:	bc80      	pop	{r7}
20000c74:	4770      	bx	lr
20000c76:	bf00      	nop

20000c78 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
20000c78:	b580      	push	{r7, lr}
20000c7a:	b084      	sub	sp, #16
20000c7c:	af00      	add	r7, sp, #0
20000c7e:	4603      	mov	r3, r0
20000c80:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
20000c82:	79fb      	ldrb	r3, [r7, #7]
20000c84:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20000c86:	68fb      	ldr	r3, [r7, #12]
20000c88:	2b1f      	cmp	r3, #31
20000c8a:	d900      	bls.n	20000c8e <MSS_GPIO_enable_irq+0x16>
20000c8c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20000c8e:	68fb      	ldr	r3, [r7, #12]
20000c90:	2b1f      	cmp	r3, #31
20000c92:	d81e      	bhi.n	20000cd2 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
20000c94:	68fa      	ldr	r2, [r7, #12]
20000c96:	f641 03b0 	movw	r3, #6320	; 0x18b0
20000c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000ca2:	681b      	ldr	r3, [r3, #0]
20000ca4:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
20000ca6:	68fa      	ldr	r2, [r7, #12]
20000ca8:	f641 03b0 	movw	r3, #6320	; 0x18b0
20000cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000cb4:	68ba      	ldr	r2, [r7, #8]
20000cb6:	f042 0208 	orr.w	r2, r2, #8
20000cba:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
20000cbc:	68fa      	ldr	r2, [r7, #12]
20000cbe:	f641 1330 	movw	r3, #6448	; 0x1930
20000cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cc6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20000cca:	b21b      	sxth	r3, r3
20000ccc:	4618      	mov	r0, r3
20000cce:	f7ff fe91 	bl	200009f4 <NVIC_EnableIRQ>
    }
}
20000cd2:	f107 0710 	add.w	r7, r7, #16
20000cd6:	46bd      	mov	sp, r7
20000cd8:	bd80      	pop	{r7, pc}
20000cda:	bf00      	nop

20000cdc <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
20000cdc:	b480      	push	{r7}
20000cde:	b085      	sub	sp, #20
20000ce0:	af00      	add	r7, sp, #0
20000ce2:	4603      	mov	r3, r0
20000ce4:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
20000ce6:	79fb      	ldrb	r3, [r7, #7]
20000ce8:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20000cea:	68fb      	ldr	r3, [r7, #12]
20000cec:	2b1f      	cmp	r3, #31
20000cee:	d900      	bls.n	20000cf2 <MSS_GPIO_disable_irq+0x16>
20000cf0:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
20000cf2:	68fb      	ldr	r3, [r7, #12]
20000cf4:	2b1f      	cmp	r3, #31
20000cf6:	d813      	bhi.n	20000d20 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
20000cf8:	68fa      	ldr	r2, [r7, #12]
20000cfa:	f641 03b0 	movw	r3, #6320	; 0x18b0
20000cfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000d06:	681b      	ldr	r3, [r3, #0]
20000d08:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
20000d0a:	68fa      	ldr	r2, [r7, #12]
20000d0c:	f641 03b0 	movw	r3, #6320	; 0x18b0
20000d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000d18:	68ba      	ldr	r2, [r7, #8]
20000d1a:	f022 0208 	bic.w	r2, r2, #8
20000d1e:	601a      	str	r2, [r3, #0]
    }
}
20000d20:	f107 0714 	add.w	r7, r7, #20
20000d24:	46bd      	mov	sp, r7
20000d26:	bc80      	pop	{r7}
20000d28:	4770      	bx	lr
20000d2a:	bf00      	nop

20000d2c <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
20000d2c:	b580      	push	{r7, lr}
20000d2e:	b084      	sub	sp, #16
20000d30:	af00      	add	r7, sp, #0
20000d32:	4603      	mov	r3, r0
20000d34:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20000d36:	79fb      	ldrb	r3, [r7, #7]
20000d38:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20000d3a:	68fb      	ldr	r3, [r7, #12]
20000d3c:	2b1f      	cmp	r3, #31
20000d3e:	d900      	bls.n	20000d42 <MSS_GPIO_clear_irq+0x16>
20000d40:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
20000d42:	68fb      	ldr	r3, [r7, #12]
20000d44:	2b1f      	cmp	r3, #31
20000d46:	d815      	bhi.n	20000d74 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
20000d48:	f243 0300 	movw	r3, #12288	; 0x3000
20000d4c:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000d50:	68fa      	ldr	r2, [r7, #12]
20000d52:	f04f 0101 	mov.w	r1, #1
20000d56:	fa01 f202 	lsl.w	r2, r1, r2
20000d5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
20000d5e:	68fa      	ldr	r2, [r7, #12]
20000d60:	f641 1330 	movw	r3, #6448	; 0x1930
20000d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d68:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20000d6c:	b21b      	sxth	r3, r3
20000d6e:	4618      	mov	r0, r3
20000d70:	f7ff fe5c 	bl	20000a2c <NVIC_ClearPendingIRQ>
    }
}
20000d74:	f107 0710 	add.w	r7, r7, #16
20000d78:	46bd      	mov	sp, r7
20000d7a:	bd80      	pop	{r7, pc}

20000d7c <timer_init>:
#include "fpga_timer.h"

void timer_init()
{
20000d7c:	b480      	push	{r7}
20000d7e:	af00      	add	r7, sp, #0
    cnt_timers = 0;
20000d80:	f641 3348 	movw	r3, #6984	; 0x1b48
20000d84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d88:	f04f 0200 	mov.w	r2, #0
20000d8c:	701a      	strb	r2, [r3, #0]
}
20000d8e:	46bd      	mov	sp, r7
20000d90:	bc80      	pop	{r7}
20000d92:	4770      	bx	lr

20000d94 <add_timer>:

uint8_t add_timer(mytimer_t * timer)
{
20000d94:	b480      	push	{r7}
20000d96:	b085      	sub	sp, #20
20000d98:	af00      	add	r7, sp, #0
20000d9a:	6078      	str	r0, [r7, #4]
	uint8_t timer_index = cnt_timers;
20000d9c:	f641 3348 	movw	r3, #6984	; 0x1b48
20000da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000da4:	781b      	ldrb	r3, [r3, #0]
20000da6:	73fb      	strb	r3, [r7, #15]
	if(cnt_timers < TIMER_CAPACITY)
20000da8:	f641 3348 	movw	r3, #6984	; 0x1b48
20000dac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000db0:	781b      	ldrb	r3, [r3, #0]
20000db2:	2b13      	cmp	r3, #19
20000db4:	d814      	bhi.n	20000de0 <add_timer+0x4c>
	  timers[cnt_timers++] = timer;
20000db6:	f641 3348 	movw	r3, #6984	; 0x1b48
20000dba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dbe:	781a      	ldrb	r2, [r3, #0]
20000dc0:	4611      	mov	r1, r2
20000dc2:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000dc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dca:	6878      	ldr	r0, [r7, #4]
20000dcc:	f843 0021 	str.w	r0, [r3, r1, lsl #2]
20000dd0:	f102 0301 	add.w	r3, r2, #1
20000dd4:	b2da      	uxtb	r2, r3
20000dd6:	f641 3348 	movw	r3, #6984	; 0x1b48
20000dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dde:	701a      	strb	r2, [r3, #0]
	  return timer_index;
20000de0:	7bfb      	ldrb	r3, [r7, #15]

	return TIMER_CAPACITY;
}
20000de2:	4618      	mov	r0, r3
20000de4:	f107 0714 	add.w	r7, r7, #20
20000de8:	46bd      	mov	sp, r7
20000dea:	bc80      	pop	{r7}
20000dec:	4770      	bx	lr
20000dee:	bf00      	nop

20000df0 <timer_enable>:

void timer_enable(uint8_t timer)
{
20000df0:	b480      	push	{r7}
20000df2:	b083      	sub	sp, #12
20000df4:	af00      	add	r7, sp, #0
20000df6:	4603      	mov	r3, r0
20000df8:	71fb      	strb	r3, [r7, #7]
    (timers[timer])->control |= TIMER_ENABLE_MASK;
20000dfa:	79fa      	ldrb	r2, [r7, #7]
20000dfc:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e04:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20000e08:	79f9      	ldrb	r1, [r7, #7]
20000e0a:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000e0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e12:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
20000e16:	689b      	ldr	r3, [r3, #8]
20000e18:	f043 0301 	orr.w	r3, r3, #1
20000e1c:	6093      	str	r3, [r2, #8]
}
20000e1e:	f107 070c 	add.w	r7, r7, #12
20000e22:	46bd      	mov	sp, r7
20000e24:	bc80      	pop	{r7}
20000e26:	4770      	bx	lr

20000e28 <timer_disable>:

void timer_disable(uint8_t timer)
{
20000e28:	b480      	push	{r7}
20000e2a:	b083      	sub	sp, #12
20000e2c:	af00      	add	r7, sp, #0
20000e2e:	4603      	mov	r3, r0
20000e30:	71fb      	strb	r3, [r7, #7]
    (timers[timer])->control &= ~TIMER_ENABLE_MASK;
20000e32:	79fa      	ldrb	r2, [r7, #7]
20000e34:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e3c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20000e40:	79f9      	ldrb	r1, [r7, #7]
20000e42:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
20000e4e:	689b      	ldr	r3, [r3, #8]
20000e50:	f023 0301 	bic.w	r3, r3, #1
20000e54:	6093      	str	r3, [r2, #8]
}
20000e56:	f107 070c 	add.w	r7, r7, #12
20000e5a:	46bd      	mov	sp, r7
20000e5c:	bc80      	pop	{r7}
20000e5e:	4770      	bx	lr

20000e60 <timer_setOverflowVal>:

void timer_setOverflowVal(uint8_t timer, uint32_t value)
{
20000e60:	b480      	push	{r7}
20000e62:	b083      	sub	sp, #12
20000e64:	af00      	add	r7, sp, #0
20000e66:	4603      	mov	r3, r0
20000e68:	6039      	str	r1, [r7, #0]
20000e6a:	71fb      	strb	r3, [r7, #7]
    timers[timer]->overflow = value;
20000e6c:	79fa      	ldrb	r2, [r7, #7]
20000e6e:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000e72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000e7a:	683a      	ldr	r2, [r7, #0]
20000e7c:	601a      	str	r2, [r3, #0]
}
20000e7e:	f107 070c 	add.w	r7, r7, #12
20000e82:	46bd      	mov	sp, r7
20000e84:	bc80      	pop	{r7}
20000e86:	4770      	bx	lr

20000e88 <timer_getCounterVal>:

uint32_t timer_getCounterVal(uint8_t timer)
{
20000e88:	b480      	push	{r7}
20000e8a:	b083      	sub	sp, #12
20000e8c:	af00      	add	r7, sp, #0
20000e8e:	4603      	mov	r3, r0
20000e90:	71fb      	strb	r3, [r7, #7]
	return timer[timers]->counter;
20000e92:	79fa      	ldrb	r2, [r7, #7]
20000e94:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000e98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000ea0:	685b      	ldr	r3, [r3, #4]
}
20000ea2:	4618      	mov	r0, r3
20000ea4:	f107 070c 	add.w	r7, r7, #12
20000ea8:	46bd      	mov	sp, r7
20000eaa:	bc80      	pop	{r7}
20000eac:	4770      	bx	lr
20000eae:	bf00      	nop

20000eb0 <timer_enable_allInterrupts>:

/**
 * Enable all interrupts
 */
void timer_enable_allInterrupts(uint8_t timer)
{
20000eb0:	b480      	push	{r7}
20000eb2:	b083      	sub	sp, #12
20000eb4:	af00      	add	r7, sp, #0
20000eb6:	4603      	mov	r3, r0
20000eb8:	71fb      	strb	r3, [r7, #7]
	timers[timer]->control |= INTERRUPTS_ENABLE_MASK;
20000eba:	79fa      	ldrb	r2, [r7, #7]
20000ebc:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000ec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ec4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20000ec8:	79f9      	ldrb	r1, [r7, #7]
20000eca:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ed2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
20000ed6:	689b      	ldr	r3, [r3, #8]
20000ed8:	f043 0302 	orr.w	r3, r3, #2
20000edc:	6093      	str	r3, [r2, #8]
}
20000ede:	f107 070c 	add.w	r7, r7, #12
20000ee2:	46bd      	mov	sp, r7
20000ee4:	bc80      	pop	{r7}
20000ee6:	4770      	bx	lr

20000ee8 <timer_disable_allInterrupts>:

/**
 * Disable all interrupts
 */
void timer_disable_allInterrupts(uint8_t timer)
{
20000ee8:	b480      	push	{r7}
20000eea:	b083      	sub	sp, #12
20000eec:	af00      	add	r7, sp, #0
20000eee:	4603      	mov	r3, r0
20000ef0:	71fb      	strb	r3, [r7, #7]
	timers[timer]->control &= ~INTERRUPTS_ENABLE_MASK;
20000ef2:	79fa      	ldrb	r2, [r7, #7]
20000ef4:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000efc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20000f00:	79f9      	ldrb	r1, [r7, #7]
20000f02:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000f06:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f0a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
20000f0e:	689b      	ldr	r3, [r3, #8]
20000f10:	f023 0302 	bic.w	r3, r3, #2
20000f14:	6093      	str	r3, [r2, #8]
}
20000f16:	f107 070c 	add.w	r7, r7, #12
20000f1a:	46bd      	mov	sp, r7
20000f1c:	bc80      	pop	{r7}
20000f1e:	4770      	bx	lr

20000f20 <timer_enable_compareInt>:

/**
 * Enable compare interrupt
 */
void timer_enable_compareInt(uint8_t timer)
{
20000f20:	b480      	push	{r7}
20000f22:	b083      	sub	sp, #12
20000f24:	af00      	add	r7, sp, #0
20000f26:	4603      	mov	r3, r0
20000f28:	71fb      	strb	r3, [r7, #7]
	timers[timer]->control |= COMPARE_ENABLE_MASK;
20000f2a:	79fa      	ldrb	r2, [r7, #7]
20000f2c:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000f30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f34:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20000f38:	79f9      	ldrb	r1, [r7, #7]
20000f3a:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000f3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f42:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
20000f46:	689b      	ldr	r3, [r3, #8]
20000f48:	f043 0304 	orr.w	r3, r3, #4
20000f4c:	6093      	str	r3, [r2, #8]
}
20000f4e:	f107 070c 	add.w	r7, r7, #12
20000f52:	46bd      	mov	sp, r7
20000f54:	bc80      	pop	{r7}
20000f56:	4770      	bx	lr

20000f58 <timer_disable_compareInt>:

/**
 * Disable compare interrupt
 */
void timer_disable_compareInt(uint8_t timer)
{
20000f58:	b480      	push	{r7}
20000f5a:	b083      	sub	sp, #12
20000f5c:	af00      	add	r7, sp, #0
20000f5e:	4603      	mov	r3, r0
20000f60:	71fb      	strb	r3, [r7, #7]
	timers[timer]->control &= ~COMPARE_ENABLE_MASK;
20000f62:	79fa      	ldrb	r2, [r7, #7]
20000f64:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000f68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f6c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20000f70:	79f9      	ldrb	r1, [r7, #7]
20000f72:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f7a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
20000f7e:	689b      	ldr	r3, [r3, #8]
20000f80:	f023 0304 	bic.w	r3, r3, #4
20000f84:	6093      	str	r3, [r2, #8]
}
20000f86:	f107 070c 	add.w	r7, r7, #12
20000f8a:	46bd      	mov	sp, r7
20000f8c:	bc80      	pop	{r7}
20000f8e:	4770      	bx	lr

20000f90 <timer_setCompareVal>:

/**
 * Set Compare value
 */
void timer_setCompareVal(uint8_t timer, uint32_t compare)
{
20000f90:	b480      	push	{r7}
20000f92:	b083      	sub	sp, #12
20000f94:	af00      	add	r7, sp, #0
20000f96:	4603      	mov	r3, r0
20000f98:	6039      	str	r1, [r7, #0]
20000f9a:	71fb      	strb	r3, [r7, #7]
    timers[timer]->compare = compare;
20000f9c:	79fa      	ldrb	r2, [r7, #7]
20000f9e:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20000faa:	683a      	ldr	r2, [r7, #0]
20000fac:	60da      	str	r2, [r3, #12]
}
20000fae:	f107 070c 	add.w	r7, r7, #12
20000fb2:	46bd      	mov	sp, r7
20000fb4:	bc80      	pop	{r7}
20000fb6:	4770      	bx	lr

20000fb8 <timer_enable_overflowInt>:

/**
 * Enable overflow interrupt
 */
void timer_enable_overflowInt(uint8_t timer)
{
20000fb8:	b480      	push	{r7}
20000fba:	b083      	sub	sp, #12
20000fbc:	af00      	add	r7, sp, #0
20000fbe:	4603      	mov	r3, r0
20000fc0:	71fb      	strb	r3, [r7, #7]
	timers[timer]->control |= OVERFLOW_ENABLE_MASK;
20000fc2:	79fa      	ldrb	r2, [r7, #7]
20000fc4:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fcc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20000fd0:	79f9      	ldrb	r1, [r7, #7]
20000fd2:	f641 23f4 	movw	r3, #6900	; 0x1af4
20000fd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fda:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
20000fde:	689b      	ldr	r3, [r3, #8]
20000fe0:	f043 0308 	orr.w	r3, r3, #8
20000fe4:	6093      	str	r3, [r2, #8]
}
20000fe6:	f107 070c 	add.w	r7, r7, #12
20000fea:	46bd      	mov	sp, r7
20000fec:	bc80      	pop	{r7}
20000fee:	4770      	bx	lr

20000ff0 <timer_disable_overflowInt>:

/**
 * Disable overflow interrupt
 */
void timer_disable_overflowInt(uint8_t timer)
{
20000ff0:	b480      	push	{r7}
20000ff2:	b083      	sub	sp, #12
20000ff4:	af00      	add	r7, sp, #0
20000ff6:	4603      	mov	r3, r0
20000ff8:	71fb      	strb	r3, [r7, #7]
	timers[timer]->control &= ~OVERFLOW_ENABLE_MASK;
20000ffa:	79fa      	ldrb	r2, [r7, #7]
20000ffc:	f641 23f4 	movw	r3, #6900	; 0x1af4
20001000:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001004:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
20001008:	79f9      	ldrb	r1, [r7, #7]
2000100a:	f641 23f4 	movw	r3, #6900	; 0x1af4
2000100e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001012:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
20001016:	689b      	ldr	r3, [r3, #8]
20001018:	f023 0308 	bic.w	r3, r3, #8
2000101c:	6093      	str	r3, [r2, #8]
}
2000101e:	f107 070c 	add.w	r7, r7, #12
20001022:	46bd      	mov	sp, r7
20001024:	bc80      	pop	{r7}
20001026:	4770      	bx	lr

20001028 <timer_getInterrupt_status>:

 /**
  * Interrupt status
  */
uint32_t timer_getInterrupt_status(uint8_t timer)
{
20001028:	b480      	push	{r7}
2000102a:	b083      	sub	sp, #12
2000102c:	af00      	add	r7, sp, #0
2000102e:	4603      	mov	r3, r0
20001030:	71fb      	strb	r3, [r7, #7]
    return timers[timer]->status;
20001032:	79fa      	ldrb	r2, [r7, #7]
20001034:	f641 23f4 	movw	r3, #6900	; 0x1af4
20001038:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000103c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20001040:	691b      	ldr	r3, [r3, #16]
}
20001042:	4618      	mov	r0, r3
20001044:	f107 070c 	add.w	r7, r7, #12
20001048:	46bd      	mov	sp, r7
2000104a:	bc80      	pop	{r7}
2000104c:	4770      	bx	lr
2000104e:	bf00      	nop

20001050 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
20001050:	4668      	mov	r0, sp
20001052:	f020 0107 	bic.w	r1, r0, #7
20001056:	468d      	mov	sp, r1
20001058:	b481      	push	{r0, r7}
2000105a:	b082      	sub	sp, #8
2000105c:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
2000105e:	f242 0300 	movw	r3, #8192	; 0x2000
20001062:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001066:	f242 0200 	movw	r2, #8192	; 0x2000
2000106a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000106e:	6d12      	ldr	r2, [r2, #80]	; 0x50
20001070:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
20001074:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
20001076:	f242 0300 	movw	r3, #8192	; 0x2000
2000107a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000107e:	f242 0200 	movw	r2, #8192	; 0x2000
20001082:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001086:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
20001088:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
2000108c:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
20001090:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
20001092:	f242 0300 	movw	r3, #8192	; 0x2000
20001096:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000109a:	f242 0200 	movw	r2, #8192	; 0x2000
2000109e:	f2ce 0204 	movt	r2, #57348	; 0xe004
200010a2:	6d12      	ldr	r2, [r2, #80]	; 0x50
200010a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
200010a8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
200010ac:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
200010ae:	f04f 0364 	mov.w	r3, #100	; 0x64
200010b2:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
200010b4:	f242 0300 	movw	r3, #8192	; 0x2000
200010b8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200010bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
200010be:	f003 0303 	and.w	r3, r3, #3
200010c2:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
200010c4:	687b      	ldr	r3, [r7, #4]
200010c6:	2b03      	cmp	r3, #3
200010c8:	d104      	bne.n	200010d4 <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
200010ca:	683b      	ldr	r3, [r7, #0]
200010cc:	f103 33ff 	add.w	r3, r3, #4294967295
200010d0:	603b      	str	r3, [r7, #0]
200010d2:	e002      	b.n	200010da <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
200010d4:	f04f 0364 	mov.w	r3, #100	; 0x64
200010d8:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
200010da:	683b      	ldr	r3, [r7, #0]
200010dc:	2b00      	cmp	r3, #0
200010de:	d1e9      	bne.n	200010b4 <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
200010e0:	f64e 5300 	movw	r3, #60672	; 0xed00
200010e4:	f2ce 0300 	movt	r3, #57344	; 0xe000
200010e8:	f240 0204 	movw	r2, #4
200010ec:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
200010f0:	60da      	str	r2, [r3, #12]
}
200010f2:	f107 0708 	add.w	r7, r7, #8
200010f6:	46bd      	mov	sp, r7
200010f8:	bc81      	pop	{r0, r7}
200010fa:	4685      	mov	sp, r0
200010fc:	4770      	bx	lr
200010fe:	bf00      	nop

20001100 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
20001100:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
20001104:	f3ef 8409 	mrs	r4, PSP
20001108:	4620      	mov	r0, r4
2000110a:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
2000110c:	4623      	mov	r3, r4
}
2000110e:	4618      	mov	r0, r3

20001110 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
20001110:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
20001112:	f383 8809 	msr	PSP, r3
20001116:	4770      	bx	lr

20001118 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
20001118:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
2000111c:	f3ef 8408 	mrs	r4, MSP
20001120:	4620      	mov	r0, r4
20001122:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
20001124:	4623      	mov	r3, r4
}
20001126:	4618      	mov	r0, r3

20001128 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
20001128:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
2000112a:	f383 8808 	msr	MSP, r3
2000112e:	4770      	bx	lr

20001130 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
20001130:	b480      	push	{r7}
20001132:	b083      	sub	sp, #12
20001134:	af00      	add	r7, sp, #0
  uint32_t result=0;
20001136:	f04f 0300 	mov.w	r3, #0
2000113a:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
2000113c:	f3ef 8312 	mrs	r3, BASEPRI_MASK
20001140:	607b      	str	r3, [r7, #4]
  return(result);
20001142:	687b      	ldr	r3, [r7, #4]
}
20001144:	4618      	mov	r0, r3
20001146:	f107 070c 	add.w	r7, r7, #12
2000114a:	46bd      	mov	sp, r7
2000114c:	bc80      	pop	{r7}
2000114e:	4770      	bx	lr

20001150 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
20001150:	b480      	push	{r7}
20001152:	b083      	sub	sp, #12
20001154:	af00      	add	r7, sp, #0
20001156:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
20001158:	687b      	ldr	r3, [r7, #4]
2000115a:	f383 8811 	msr	BASEPRI, r3
}
2000115e:	f107 070c 	add.w	r7, r7, #12
20001162:	46bd      	mov	sp, r7
20001164:	bc80      	pop	{r7}
20001166:	4770      	bx	lr

20001168 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
20001168:	b480      	push	{r7}
2000116a:	b083      	sub	sp, #12
2000116c:	af00      	add	r7, sp, #0
  uint32_t result=0;
2000116e:	f04f 0300 	mov.w	r3, #0
20001172:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20001174:	f3ef 8310 	mrs	r3, PRIMASK
20001178:	607b      	str	r3, [r7, #4]
  return(result);
2000117a:	687b      	ldr	r3, [r7, #4]
}
2000117c:	4618      	mov	r0, r3
2000117e:	f107 070c 	add.w	r7, r7, #12
20001182:	46bd      	mov	sp, r7
20001184:	bc80      	pop	{r7}
20001186:	4770      	bx	lr

20001188 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
20001188:	b480      	push	{r7}
2000118a:	b083      	sub	sp, #12
2000118c:	af00      	add	r7, sp, #0
2000118e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
20001190:	687b      	ldr	r3, [r7, #4]
20001192:	f383 8810 	msr	PRIMASK, r3
}
20001196:	f107 070c 	add.w	r7, r7, #12
2000119a:	46bd      	mov	sp, r7
2000119c:	bc80      	pop	{r7}
2000119e:	4770      	bx	lr

200011a0 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
200011a0:	b480      	push	{r7}
200011a2:	b083      	sub	sp, #12
200011a4:	af00      	add	r7, sp, #0
  uint32_t result=0;
200011a6:	f04f 0300 	mov.w	r3, #0
200011aa:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
200011ac:	f3ef 8313 	mrs	r3, FAULTMASK
200011b0:	607b      	str	r3, [r7, #4]
  return(result);
200011b2:	687b      	ldr	r3, [r7, #4]
}
200011b4:	4618      	mov	r0, r3
200011b6:	f107 070c 	add.w	r7, r7, #12
200011ba:	46bd      	mov	sp, r7
200011bc:	bc80      	pop	{r7}
200011be:	4770      	bx	lr

200011c0 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
200011c0:	b480      	push	{r7}
200011c2:	b083      	sub	sp, #12
200011c4:	af00      	add	r7, sp, #0
200011c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
200011c8:	687b      	ldr	r3, [r7, #4]
200011ca:	f383 8813 	msr	FAULTMASK, r3
}
200011ce:	f107 070c 	add.w	r7, r7, #12
200011d2:	46bd      	mov	sp, r7
200011d4:	bc80      	pop	{r7}
200011d6:	4770      	bx	lr

200011d8 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
200011d8:	b480      	push	{r7}
200011da:	b083      	sub	sp, #12
200011dc:	af00      	add	r7, sp, #0
  uint32_t result=0;
200011de:	f04f 0300 	mov.w	r3, #0
200011e2:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
200011e4:	f3ef 8314 	mrs	r3, CONTROL
200011e8:	607b      	str	r3, [r7, #4]
  return(result);
200011ea:	687b      	ldr	r3, [r7, #4]
}
200011ec:	4618      	mov	r0, r3
200011ee:	f107 070c 	add.w	r7, r7, #12
200011f2:	46bd      	mov	sp, r7
200011f4:	bc80      	pop	{r7}
200011f6:	4770      	bx	lr

200011f8 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
200011f8:	b480      	push	{r7}
200011fa:	b083      	sub	sp, #12
200011fc:	af00      	add	r7, sp, #0
200011fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
20001200:	687b      	ldr	r3, [r7, #4]
20001202:	f383 8814 	msr	CONTROL, r3
}
20001206:	f107 070c 	add.w	r7, r7, #12
2000120a:	46bd      	mov	sp, r7
2000120c:	bc80      	pop	{r7}
2000120e:	4770      	bx	lr

20001210 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
20001210:	b480      	push	{r7}
20001212:	b085      	sub	sp, #20
20001214:	af00      	add	r7, sp, #0
20001216:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
20001218:	f04f 0300 	mov.w	r3, #0
2000121c:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
2000121e:	687b      	ldr	r3, [r7, #4]
20001220:	ba1b      	rev	r3, r3
20001222:	60fb      	str	r3, [r7, #12]
  return(result);
20001224:	68fb      	ldr	r3, [r7, #12]
}
20001226:	4618      	mov	r0, r3
20001228:	f107 0714 	add.w	r7, r7, #20
2000122c:	46bd      	mov	sp, r7
2000122e:	bc80      	pop	{r7}
20001230:	4770      	bx	lr
20001232:	bf00      	nop

20001234 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
20001234:	b480      	push	{r7}
20001236:	b085      	sub	sp, #20
20001238:	af00      	add	r7, sp, #0
2000123a:	4603      	mov	r3, r0
2000123c:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
2000123e:	f04f 0300 	mov.w	r3, #0
20001242:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
20001244:	88fb      	ldrh	r3, [r7, #6]
20001246:	ba5b      	rev16	r3, r3
20001248:	60fb      	str	r3, [r7, #12]
  return(result);
2000124a:	68fb      	ldr	r3, [r7, #12]
}
2000124c:	4618      	mov	r0, r3
2000124e:	f107 0714 	add.w	r7, r7, #20
20001252:	46bd      	mov	sp, r7
20001254:	bc80      	pop	{r7}
20001256:	4770      	bx	lr

20001258 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
20001258:	b480      	push	{r7}
2000125a:	b085      	sub	sp, #20
2000125c:	af00      	add	r7, sp, #0
2000125e:	4603      	mov	r3, r0
20001260:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
20001262:	f04f 0300 	mov.w	r3, #0
20001266:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
20001268:	88fb      	ldrh	r3, [r7, #6]
2000126a:	badb      	revsh	r3, r3
2000126c:	60fb      	str	r3, [r7, #12]
  return(result);
2000126e:	68fb      	ldr	r3, [r7, #12]
}
20001270:	4618      	mov	r0, r3
20001272:	f107 0714 	add.w	r7, r7, #20
20001276:	46bd      	mov	sp, r7
20001278:	bc80      	pop	{r7}
2000127a:	4770      	bx	lr

2000127c <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
2000127c:	b480      	push	{r7}
2000127e:	b085      	sub	sp, #20
20001280:	af00      	add	r7, sp, #0
20001282:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
20001284:	f04f 0300 	mov.w	r3, #0
20001288:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
2000128a:	687b      	ldr	r3, [r7, #4]
2000128c:	fa93 f3a3 	rbit	r3, r3
20001290:	60fb      	str	r3, [r7, #12]
   return(result);
20001292:	68fb      	ldr	r3, [r7, #12]
}
20001294:	4618      	mov	r0, r3
20001296:	f107 0714 	add.w	r7, r7, #20
2000129a:	46bd      	mov	sp, r7
2000129c:	bc80      	pop	{r7}
2000129e:	4770      	bx	lr

200012a0 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
200012a0:	b480      	push	{r7}
200012a2:	b085      	sub	sp, #20
200012a4:	af00      	add	r7, sp, #0
200012a6:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
200012a8:	f04f 0300 	mov.w	r3, #0
200012ac:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
200012ae:	687b      	ldr	r3, [r7, #4]
200012b0:	e8d3 3f4f 	ldrexb	r3, [r3]
200012b4:	73fb      	strb	r3, [r7, #15]
   return(result);
200012b6:	7bfb      	ldrb	r3, [r7, #15]
}
200012b8:	4618      	mov	r0, r3
200012ba:	f107 0714 	add.w	r7, r7, #20
200012be:	46bd      	mov	sp, r7
200012c0:	bc80      	pop	{r7}
200012c2:	4770      	bx	lr

200012c4 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
200012c4:	b480      	push	{r7}
200012c6:	b085      	sub	sp, #20
200012c8:	af00      	add	r7, sp, #0
200012ca:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
200012cc:	f04f 0300 	mov.w	r3, #0
200012d0:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
200012d2:	687b      	ldr	r3, [r7, #4]
200012d4:	e8d3 3f5f 	ldrexh	r3, [r3]
200012d8:	81fb      	strh	r3, [r7, #14]
   return(result);
200012da:	89fb      	ldrh	r3, [r7, #14]
}
200012dc:	4618      	mov	r0, r3
200012de:	f107 0714 	add.w	r7, r7, #20
200012e2:	46bd      	mov	sp, r7
200012e4:	bc80      	pop	{r7}
200012e6:	4770      	bx	lr

200012e8 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
200012e8:	b480      	push	{r7}
200012ea:	b085      	sub	sp, #20
200012ec:	af00      	add	r7, sp, #0
200012ee:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
200012f0:	f04f 0300 	mov.w	r3, #0
200012f4:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
200012f6:	687b      	ldr	r3, [r7, #4]
200012f8:	e853 3f00 	ldrex	r3, [r3]
200012fc:	60fb      	str	r3, [r7, #12]
   return(result);
200012fe:	68fb      	ldr	r3, [r7, #12]
}
20001300:	4618      	mov	r0, r3
20001302:	f107 0714 	add.w	r7, r7, #20
20001306:	46bd      	mov	sp, r7
20001308:	bc80      	pop	{r7}
2000130a:	4770      	bx	lr

2000130c <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
2000130c:	b480      	push	{r7}
2000130e:	b085      	sub	sp, #20
20001310:	af00      	add	r7, sp, #0
20001312:	4603      	mov	r3, r0
20001314:	6039      	str	r1, [r7, #0]
20001316:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
20001318:	f04f 0300 	mov.w	r3, #0
2000131c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
2000131e:	683b      	ldr	r3, [r7, #0]
20001320:	79fa      	ldrb	r2, [r7, #7]
20001322:	e8c3 2f43 	strexb	r3, r2, [r3]
20001326:	60fb      	str	r3, [r7, #12]
   return(result);
20001328:	68fb      	ldr	r3, [r7, #12]
}
2000132a:	4618      	mov	r0, r3
2000132c:	f107 0714 	add.w	r7, r7, #20
20001330:	46bd      	mov	sp, r7
20001332:	bc80      	pop	{r7}
20001334:	4770      	bx	lr
20001336:	bf00      	nop

20001338 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
20001338:	b480      	push	{r7}
2000133a:	b085      	sub	sp, #20
2000133c:	af00      	add	r7, sp, #0
2000133e:	4603      	mov	r3, r0
20001340:	6039      	str	r1, [r7, #0]
20001342:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
20001344:	f04f 0300 	mov.w	r3, #0
20001348:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
2000134a:	683b      	ldr	r3, [r7, #0]
2000134c:	88fa      	ldrh	r2, [r7, #6]
2000134e:	e8c3 2f53 	strexh	r3, r2, [r3]
20001352:	60fb      	str	r3, [r7, #12]
   return(result);
20001354:	68fb      	ldr	r3, [r7, #12]
}
20001356:	4618      	mov	r0, r3
20001358:	f107 0714 	add.w	r7, r7, #20
2000135c:	46bd      	mov	sp, r7
2000135e:	bc80      	pop	{r7}
20001360:	4770      	bx	lr
20001362:	bf00      	nop

20001364 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
20001364:	b480      	push	{r7}
20001366:	b085      	sub	sp, #20
20001368:	af00      	add	r7, sp, #0
2000136a:	6078      	str	r0, [r7, #4]
2000136c:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
2000136e:	f04f 0300 	mov.w	r3, #0
20001372:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20001374:	683b      	ldr	r3, [r7, #0]
20001376:	687a      	ldr	r2, [r7, #4]
20001378:	e843 2300 	strex	r3, r2, [r3]
2000137c:	60fb      	str	r3, [r7, #12]
   return(result);
2000137e:	68fb      	ldr	r3, [r7, #12]
}
20001380:	4618      	mov	r0, r3
20001382:	f107 0714 	add.w	r7, r7, #20
20001386:	46bd      	mov	sp, r7
20001388:	bc80      	pop	{r7}
2000138a:	4770      	bx	lr

2000138c <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
2000138c:	b480      	push	{r7}
2000138e:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20001390:	46bd      	mov	sp, r7
20001392:	bc80      	pop	{r7}
20001394:	4770      	bx	lr
20001396:	bf00      	nop

20001398 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20001398:	b580      	push	{r7, lr}
2000139a:	b08a      	sub	sp, #40	; 0x28
2000139c:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
2000139e:	f641 1370 	movw	r3, #6512	; 0x1970
200013a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013a6:	46bc      	mov	ip, r7
200013a8:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200013aa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
200013ae:	f242 0300 	movw	r3, #8192	; 0x2000
200013b2:	f2ce 0304 	movt	r3, #57348	; 0xe004
200013b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200013b8:	ea4f 0393 	mov.w	r3, r3, lsr #2
200013bc:	f003 0303 	and.w	r3, r3, #3
200013c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
200013c4:	f107 0228 	add.w	r2, r7, #40	; 0x28
200013c8:	4413      	add	r3, r2
200013ca:	f853 3c28 	ldr.w	r3, [r3, #-40]
200013ce:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200013d0:	f242 0300 	movw	r3, #8192	; 0x2000
200013d4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200013d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200013da:	ea4f 1313 	mov.w	r3, r3, lsr #4
200013de:	f003 0303 	and.w	r3, r3, #3
200013e2:	ea4f 0383 	mov.w	r3, r3, lsl #2
200013e6:	f107 0228 	add.w	r2, r7, #40	; 0x28
200013ea:	4413      	add	r3, r2
200013ec:	f853 3c28 	ldr.w	r3, [r3, #-40]
200013f0:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
200013f2:	f242 0300 	movw	r3, #8192	; 0x2000
200013f6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200013fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200013fc:	ea4f 1393 	mov.w	r3, r3, lsr #6
20001400:	f003 0303 	and.w	r3, r3, #3
20001404:	ea4f 0383 	mov.w	r3, r3, lsl #2
20001408:	f107 0228 	add.w	r2, r7, #40	; 0x28
2000140c:	4413      	add	r3, r2
2000140e:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001412:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20001414:	f242 0300 	movw	r3, #8192	; 0x2000
20001418:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000141c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
2000141e:	ea4f 2313 	mov.w	r3, r3, lsr #8
20001422:	f003 031f 	and.w	r3, r3, #31
20001426:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20001428:	f242 0300 	movw	r3, #8192	; 0x2000
2000142c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20001432:	ea4f 3353 	mov.w	r3, r3, lsr #13
20001436:	f003 0301 	and.w	r3, r3, #1
2000143a:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
2000143c:	6a3b      	ldr	r3, [r7, #32]
2000143e:	f103 0301 	add.w	r3, r3, #1
20001442:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20001444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20001446:	2b00      	cmp	r3, #0
20001448:	d003      	beq.n	20001452 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
2000144a:	69fb      	ldr	r3, [r7, #28]
2000144c:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001450:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20001452:	f000 f849 	bl	200014e8 <GetSystemClock>
20001456:	4602      	mov	r2, r0
20001458:	f641 13d4 	movw	r3, #6612	; 0x19d4
2000145c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001460:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20001462:	f641 13d4 	movw	r3, #6612	; 0x19d4
20001466:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000146a:	681a      	ldr	r2, [r3, #0]
2000146c:	693b      	ldr	r3, [r7, #16]
2000146e:	fbb2 f2f3 	udiv	r2, r2, r3
20001472:	f641 13d8 	movw	r3, #6616	; 0x19d8
20001476:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000147a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
2000147c:	f641 13d4 	movw	r3, #6612	; 0x19d4
20001480:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001484:	681a      	ldr	r2, [r3, #0]
20001486:	697b      	ldr	r3, [r7, #20]
20001488:	fbb2 f2f3 	udiv	r2, r2, r3
2000148c:	f641 13dc 	movw	r3, #6620	; 0x19dc
20001490:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001494:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20001496:	f641 13d4 	movw	r3, #6612	; 0x19d4
2000149a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000149e:	681a      	ldr	r2, [r3, #0]
200014a0:	69bb      	ldr	r3, [r7, #24]
200014a2:	fbb2 f2f3 	udiv	r2, r2, r3
200014a6:	f641 13e0 	movw	r3, #6624	; 0x19e0
200014aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014ae:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200014b0:	f641 13d4 	movw	r3, #6612	; 0x19d4
200014b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014b8:	681a      	ldr	r2, [r3, #0]
200014ba:	69fb      	ldr	r3, [r7, #28]
200014bc:	fbb2 f2f3 	udiv	r2, r2, r3
200014c0:	f641 13e4 	movw	r3, #6628	; 0x19e4
200014c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014c8:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200014ca:	f641 13d4 	movw	r3, #6612	; 0x19d4
200014ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014d2:	681a      	ldr	r2, [r3, #0]
200014d4:	f641 13d0 	movw	r3, #6608	; 0x19d0
200014d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014dc:	601a      	str	r2, [r3, #0]
}
200014de:	f107 0728 	add.w	r7, r7, #40	; 0x28
200014e2:	46bd      	mov	sp, r7
200014e4:	bd80      	pop	{r7, pc}
200014e6:	bf00      	nop

200014e8 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
200014e8:	b480      	push	{r7}
200014ea:	b08b      	sub	sp, #44	; 0x2c
200014ec:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
200014ee:	f04f 0300 	mov.w	r3, #0
200014f2:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
200014f4:	f640 031c 	movw	r3, #2076	; 0x81c
200014f8:	f2c6 0308 	movt	r3, #24584	; 0x6008
200014fc:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
200014fe:	f240 2330 	movw	r3, #560	; 0x230
20001502:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001506:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20001508:	68fb      	ldr	r3, [r7, #12]
2000150a:	681b      	ldr	r3, [r3, #0]
2000150c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20001510:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20001512:	693a      	ldr	r2, [r7, #16]
20001514:	f241 13cf 	movw	r3, #4559	; 0x11cf
20001518:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
2000151c:	429a      	cmp	r2, r3
2000151e:	d108      	bne.n	20001532 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20001520:	f64e 732c 	movw	r3, #61228	; 0xef2c
20001524:	f2c6 0301 	movt	r3, #24577	; 0x6001
20001528:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000152a:	697b      	ldr	r3, [r7, #20]
2000152c:	681b      	ldr	r3, [r3, #0]
2000152e:	607b      	str	r3, [r7, #4]
20001530:	e03d      	b.n	200015ae <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20001532:	68bb      	ldr	r3, [r7, #8]
20001534:	681a      	ldr	r2, [r3, #0]
20001536:	f244 3341 	movw	r3, #17217	; 0x4341
2000153a:	f6c4 4354 	movt	r3, #19540	; 0x4c54
2000153e:	429a      	cmp	r2, r3
20001540:	d135      	bne.n	200015ae <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20001542:	f640 0340 	movw	r3, #2112	; 0x840
20001546:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000154a:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
2000154c:	69bb      	ldr	r3, [r7, #24]
2000154e:	681b      	ldr	r3, [r3, #0]
20001550:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20001552:	69fb      	ldr	r3, [r7, #28]
20001554:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20001558:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
2000155a:	69fa      	ldr	r2, [r7, #28]
2000155c:	f240 3300 	movw	r3, #768	; 0x300
20001560:	f2c0 0301 	movt	r3, #1
20001564:	429a      	cmp	r2, r3
20001566:	d922      	bls.n	200015ae <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20001568:	69fa      	ldr	r2, [r7, #28]
2000156a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000156e:	f2c0 0301 	movt	r3, #1
20001572:	429a      	cmp	r2, r3
20001574:	d808      	bhi.n	20001588 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20001576:	f241 632c 	movw	r3, #5676	; 0x162c
2000157a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000157e:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20001580:	6a3b      	ldr	r3, [r7, #32]
20001582:	681b      	ldr	r3, [r3, #0]
20001584:	607b      	str	r3, [r7, #4]
20001586:	e012      	b.n	200015ae <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20001588:	69fa      	ldr	r2, [r7, #28]
2000158a:	f64f 73ff 	movw	r3, #65535	; 0xffff
2000158e:	f2c0 0302 	movt	r3, #2
20001592:	429a      	cmp	r2, r3
20001594:	d808      	bhi.n	200015a8 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20001596:	f641 63ac 	movw	r3, #7852	; 0x1eac
2000159a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000159e:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
200015a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200015a2:	681b      	ldr	r3, [r3, #0]
200015a4:	607b      	str	r3, [r7, #4]
200015a6:	e002      	b.n	200015ae <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
200015a8:	f04f 0300 	mov.w	r3, #0
200015ac:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
200015ae:	687b      	ldr	r3, [r7, #4]
200015b0:	2b00      	cmp	r3, #0
200015b2:	d105      	bne.n	200015c0 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200015b4:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
200015b6:	f647 0340 	movw	r3, #30784	; 0x7840
200015ba:	f2c0 137d 	movt	r3, #381	; 0x17d
200015be:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200015c0:	687b      	ldr	r3, [r7, #4]
}
200015c2:	4618      	mov	r0, r3
200015c4:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200015c8:	46bd      	mov	sp, r7
200015ca:	bc80      	pop	{r7}
200015cc:	4770      	bx	lr
200015ce:	bf00      	nop

200015d0 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
200015d0:	b480      	push	{r7}
200015d2:	b083      	sub	sp, #12
200015d4:	af00      	add	r7, sp, #0
200015d6:	6078      	str	r0, [r7, #4]
    return -1;
200015d8:	f04f 33ff 	mov.w	r3, #4294967295
}
200015dc:	4618      	mov	r0, r3
200015de:	f107 070c 	add.w	r7, r7, #12
200015e2:	46bd      	mov	sp, r7
200015e4:	bc80      	pop	{r7}
200015e6:	4770      	bx	lr

200015e8 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
200015e8:	b580      	push	{r7, lr}
200015ea:	b084      	sub	sp, #16
200015ec:	af00      	add	r7, sp, #0
200015ee:	60f8      	str	r0, [r7, #12]
200015f0:	60b9      	str	r1, [r7, #8]
200015f2:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
200015f4:	f000 f92e 	bl	20001854 <__errno>
200015f8:	4603      	mov	r3, r0
200015fa:	f04f 020c 	mov.w	r2, #12
200015fe:	601a      	str	r2, [r3, #0]
    return -1;
20001600:	f04f 33ff 	mov.w	r3, #4294967295
}
20001604:	4618      	mov	r0, r3
20001606:	f107 0710 	add.w	r7, r7, #16
2000160a:	46bd      	mov	sp, r7
2000160c:	bd80      	pop	{r7, pc}
2000160e:	bf00      	nop

20001610 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20001610:	b480      	push	{r7}
20001612:	b083      	sub	sp, #12
20001614:	af00      	add	r7, sp, #0
20001616:	6078      	str	r0, [r7, #4]
20001618:	e7fe      	b.n	20001618 <_exit+0x8>
2000161a:	bf00      	nop

2000161c <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
2000161c:	b580      	push	{r7, lr}
2000161e:	af00      	add	r7, sp, #0
    errno = EAGAIN;
20001620:	f000 f918 	bl	20001854 <__errno>
20001624:	4603      	mov	r3, r0
20001626:	f04f 020b 	mov.w	r2, #11
2000162a:	601a      	str	r2, [r3, #0]
    return -1;
2000162c:	f04f 33ff 	mov.w	r3, #4294967295
}
20001630:	4618      	mov	r0, r3
20001632:	bd80      	pop	{r7, pc}

20001634 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20001634:	b480      	push	{r7}
20001636:	b083      	sub	sp, #12
20001638:	af00      	add	r7, sp, #0
2000163a:	6078      	str	r0, [r7, #4]
2000163c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
2000163e:	683b      	ldr	r3, [r7, #0]
20001640:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001644:	605a      	str	r2, [r3, #4]
    return 0;
20001646:	f04f 0300 	mov.w	r3, #0
}
2000164a:	4618      	mov	r0, r3
2000164c:	f107 070c 	add.w	r7, r7, #12
20001650:	46bd      	mov	sp, r7
20001652:	bc80      	pop	{r7}
20001654:	4770      	bx	lr
20001656:	bf00      	nop

20001658 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
20001658:	b480      	push	{r7}
2000165a:	af00      	add	r7, sp, #0
    return 1;
2000165c:	f04f 0301 	mov.w	r3, #1
}
20001660:	4618      	mov	r0, r3
20001662:	46bd      	mov	sp, r7
20001664:	bc80      	pop	{r7}
20001666:	4770      	bx	lr

20001668 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20001668:	b480      	push	{r7}
2000166a:	b083      	sub	sp, #12
2000166c:	af00      	add	r7, sp, #0
2000166e:	6078      	str	r0, [r7, #4]
    return 1;
20001670:	f04f 0301 	mov.w	r3, #1
}
20001674:	4618      	mov	r0, r3
20001676:	f107 070c 	add.w	r7, r7, #12
2000167a:	46bd      	mov	sp, r7
2000167c:	bc80      	pop	{r7}
2000167e:	4770      	bx	lr

20001680 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
20001680:	b580      	push	{r7, lr}
20001682:	b082      	sub	sp, #8
20001684:	af00      	add	r7, sp, #0
20001686:	6078      	str	r0, [r7, #4]
20001688:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
2000168a:	f000 f8e3 	bl	20001854 <__errno>
2000168e:	4603      	mov	r3, r0
20001690:	f04f 0216 	mov.w	r2, #22
20001694:	601a      	str	r2, [r3, #0]
    return -1;
20001696:	f04f 33ff 	mov.w	r3, #4294967295
}
2000169a:	4618      	mov	r0, r3
2000169c:	f107 0708 	add.w	r7, r7, #8
200016a0:	46bd      	mov	sp, r7
200016a2:	bd80      	pop	{r7, pc}

200016a4 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
200016a4:	b580      	push	{r7, lr}
200016a6:	b082      	sub	sp, #8
200016a8:	af00      	add	r7, sp, #0
200016aa:	6078      	str	r0, [r7, #4]
200016ac:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
200016ae:	f000 f8d1 	bl	20001854 <__errno>
200016b2:	4603      	mov	r3, r0
200016b4:	f04f 021f 	mov.w	r2, #31
200016b8:	601a      	str	r2, [r3, #0]
    return -1;
200016ba:	f04f 33ff 	mov.w	r3, #4294967295
}
200016be:	4618      	mov	r0, r3
200016c0:	f107 0708 	add.w	r7, r7, #8
200016c4:	46bd      	mov	sp, r7
200016c6:	bd80      	pop	{r7, pc}

200016c8 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
200016c8:	b480      	push	{r7}
200016ca:	b085      	sub	sp, #20
200016cc:	af00      	add	r7, sp, #0
200016ce:	60f8      	str	r0, [r7, #12]
200016d0:	60b9      	str	r1, [r7, #8]
200016d2:	607a      	str	r2, [r7, #4]
    return 0;
200016d4:	f04f 0300 	mov.w	r3, #0
}
200016d8:	4618      	mov	r0, r3
200016da:	f107 0714 	add.w	r7, r7, #20
200016de:	46bd      	mov	sp, r7
200016e0:	bc80      	pop	{r7}
200016e2:	4770      	bx	lr

200016e4 <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
200016e4:	b480      	push	{r7}
200016e6:	b085      	sub	sp, #20
200016e8:	af00      	add	r7, sp, #0
200016ea:	60f8      	str	r0, [r7, #12]
200016ec:	60b9      	str	r1, [r7, #8]
200016ee:	607a      	str	r2, [r7, #4]
    return -1;
200016f0:	f04f 33ff 	mov.w	r3, #4294967295
}
200016f4:	4618      	mov	r0, r3
200016f6:	f107 0714 	add.w	r7, r7, #20
200016fa:	46bd      	mov	sp, r7
200016fc:	bc80      	pop	{r7}
200016fe:	4770      	bx	lr

20001700 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20001700:	b480      	push	{r7}
20001702:	b085      	sub	sp, #20
20001704:	af00      	add	r7, sp, #0
20001706:	60f8      	str	r0, [r7, #12]
20001708:	60b9      	str	r1, [r7, #8]
2000170a:	607a      	str	r2, [r7, #4]
    return 0;
2000170c:	f04f 0300 	mov.w	r3, #0
}
20001710:	4618      	mov	r0, r3
20001712:	f107 0714 	add.w	r7, r7, #20
20001716:	46bd      	mov	sp, r7
20001718:	bc80      	pop	{r7}
2000171a:	4770      	bx	lr

2000171c <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
2000171c:	b480      	push	{r7}
2000171e:	b085      	sub	sp, #20
20001720:	af00      	add	r7, sp, #0
20001722:	60f8      	str	r0, [r7, #12]
20001724:	60b9      	str	r1, [r7, #8]
20001726:	607a      	str	r2, [r7, #4]
20001728:	603b      	str	r3, [r7, #0]
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
2000172a:	f04f 0300 	mov.w	r3, #0
#endif  /* ACTEL_STDIO_THRU_UART */
}
2000172e:	4618      	mov	r0, r3
20001730:	f107 0714 	add.w	r7, r7, #20
20001734:	46bd      	mov	sp, r7
20001736:	bc80      	pop	{r7}
20001738:	4770      	bx	lr
2000173a:	bf00      	nop

2000173c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
2000173c:	b580      	push	{r7, lr}
2000173e:	b084      	sub	sp, #16
20001740:	af00      	add	r7, sp, #0
20001742:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001744:	f641 23e8 	movw	r3, #6888	; 0x1ae8
20001748:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000174c:	681b      	ldr	r3, [r3, #0]
2000174e:	2b00      	cmp	r3, #0
20001750:	d108      	bne.n	20001764 <_sbrk+0x28>
    {
      heap_end = &_end;
20001752:	f641 23e8 	movw	r3, #6888	; 0x1ae8
20001756:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000175a:	f641 3250 	movw	r2, #6992	; 0x1b50
2000175e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001762:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001764:	f641 23e8 	movw	r3, #6888	; 0x1ae8
20001768:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000176c:	681b      	ldr	r3, [r3, #0]
2000176e:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001770:	f3ef 8308 	mrs	r3, MSP
20001774:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20001776:	f641 23e8 	movw	r3, #6888	; 0x1ae8
2000177a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000177e:	681a      	ldr	r2, [r3, #0]
20001780:	687b      	ldr	r3, [r7, #4]
20001782:	441a      	add	r2, r3
20001784:	68fb      	ldr	r3, [r7, #12]
20001786:	429a      	cmp	r2, r3
20001788:	d90f      	bls.n	200017aa <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
2000178a:	f04f 0000 	mov.w	r0, #0
2000178e:	f04f 0101 	mov.w	r1, #1
20001792:	f641 1280 	movw	r2, #6528	; 0x1980
20001796:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000179a:	f04f 0319 	mov.w	r3, #25
2000179e:	f7ff ffbd 	bl	2000171c <_write_r>
      _exit (1);
200017a2:	f04f 0001 	mov.w	r0, #1
200017a6:	f7ff ff33 	bl	20001610 <_exit>
    }
  
    heap_end += incr;
200017aa:	f641 23e8 	movw	r3, #6888	; 0x1ae8
200017ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017b2:	681a      	ldr	r2, [r3, #0]
200017b4:	687b      	ldr	r3, [r7, #4]
200017b6:	441a      	add	r2, r3
200017b8:	f641 23e8 	movw	r3, #6888	; 0x1ae8
200017bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017c0:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
200017c2:	68bb      	ldr	r3, [r7, #8]
}
200017c4:	4618      	mov	r0, r3
200017c6:	f107 0710 	add.w	r7, r7, #16
200017ca:	46bd      	mov	sp, r7
200017cc:	bd80      	pop	{r7, pc}
200017ce:	bf00      	nop

200017d0 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
200017d0:	b480      	push	{r7}
200017d2:	b083      	sub	sp, #12
200017d4:	af00      	add	r7, sp, #0
200017d6:	6078      	str	r0, [r7, #4]
200017d8:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
200017da:	683b      	ldr	r3, [r7, #0]
200017dc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
200017e0:	605a      	str	r2, [r3, #4]
    return 0;
200017e2:	f04f 0300 	mov.w	r3, #0
}
200017e6:	4618      	mov	r0, r3
200017e8:	f107 070c 	add.w	r7, r7, #12
200017ec:	46bd      	mov	sp, r7
200017ee:	bc80      	pop	{r7}
200017f0:	4770      	bx	lr
200017f2:	bf00      	nop

200017f4 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
200017f4:	b480      	push	{r7}
200017f6:	b083      	sub	sp, #12
200017f8:	af00      	add	r7, sp, #0
200017fa:	6078      	str	r0, [r7, #4]
    return -1;
200017fc:	f04f 33ff 	mov.w	r3, #4294967295
}
20001800:	4618      	mov	r0, r3
20001802:	f107 070c 	add.w	r7, r7, #12
20001806:	46bd      	mov	sp, r7
20001808:	bc80      	pop	{r7}
2000180a:	4770      	bx	lr

2000180c <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
2000180c:	b580      	push	{r7, lr}
2000180e:	b082      	sub	sp, #8
20001810:	af00      	add	r7, sp, #0
20001812:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
20001814:	f000 f81e 	bl	20001854 <__errno>
20001818:	4603      	mov	r3, r0
2000181a:	f04f 0202 	mov.w	r2, #2
2000181e:	601a      	str	r2, [r3, #0]
    return -1;
20001820:	f04f 33ff 	mov.w	r3, #4294967295
}
20001824:	4618      	mov	r0, r3
20001826:	f107 0708 	add.w	r7, r7, #8
2000182a:	46bd      	mov	sp, r7
2000182c:	bd80      	pop	{r7, pc}
2000182e:	bf00      	nop

20001830 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
20001830:	b580      	push	{r7, lr}
20001832:	b082      	sub	sp, #8
20001834:	af00      	add	r7, sp, #0
20001836:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
20001838:	f000 f80c 	bl	20001854 <__errno>
2000183c:	4603      	mov	r3, r0
2000183e:	f04f 020a 	mov.w	r2, #10
20001842:	601a      	str	r2, [r3, #0]
    return -1;
20001844:	f04f 33ff 	mov.w	r3, #4294967295
}
20001848:	4618      	mov	r0, r3
2000184a:	f107 0708 	add.w	r7, r7, #8
2000184e:	46bd      	mov	sp, r7
20001850:	bd80      	pop	{r7, pc}
20001852:	bf00      	nop

20001854 <__errno>:
20001854:	f641 13ec 	movw	r3, #6636	; 0x19ec
20001858:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000185c:	6818      	ldr	r0, [r3, #0]
2000185e:	4770      	bx	lr

20001860 <__libc_init_array>:
20001860:	b570      	push	{r4, r5, r6, lr}
20001862:	f641 16bc 	movw	r6, #6588	; 0x19bc
20001866:	f641 15bc 	movw	r5, #6588	; 0x19bc
2000186a:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000186e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001872:	1b76      	subs	r6, r6, r5
20001874:	10b6      	asrs	r6, r6, #2
20001876:	d006      	beq.n	20001886 <__libc_init_array+0x26>
20001878:	2400      	movs	r4, #0
2000187a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000187e:	3401      	adds	r4, #1
20001880:	4798      	blx	r3
20001882:	42a6      	cmp	r6, r4
20001884:	d8f9      	bhi.n	2000187a <__libc_init_array+0x1a>
20001886:	f641 15bc 	movw	r5, #6588	; 0x19bc
2000188a:	f641 16c0 	movw	r6, #6592	; 0x19c0
2000188e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001892:	f2c2 0600 	movt	r6, #8192	; 0x2000
20001896:	1b76      	subs	r6, r6, r5
20001898:	f000 f884 	bl	200019a4 <_init>
2000189c:	10b6      	asrs	r6, r6, #2
2000189e:	d006      	beq.n	200018ae <__libc_init_array+0x4e>
200018a0:	2400      	movs	r4, #0
200018a2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200018a6:	3401      	adds	r4, #1
200018a8:	4798      	blx	r3
200018aa:	42a6      	cmp	r6, r4
200018ac:	d8f9      	bhi.n	200018a2 <__libc_init_array+0x42>
200018ae:	bd70      	pop	{r4, r5, r6, pc}

200018b0 <g_config_reg_lut>:
200018b0:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
200018c0:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
200018d0:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
200018e0:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
200018f0:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
20001900:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
20001910:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
20001920:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

20001930 <g_gpio_irqn_lut>:
20001930:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
20001940:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
20001950:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
20001960:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.

20001970 <C.18.2576>:
20001970:	0001 0000 0002 0000 0004 0000 0001 0000     ................
20001980:	6548 7061 6120 646e 7320 6174 6b63 6320     Heap and stack c
20001990:	6c6f 696c 6973 6e6f 000a 0000               ollision....

2000199c <_global_impure_ptr>:
2000199c:	19f0 2000 0043 0000                         ... C...

200019a4 <_init>:
200019a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200019a6:	bf00      	nop
200019a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
200019aa:	bc08      	pop	{r3}
200019ac:	469e      	mov	lr, r3
200019ae:	4770      	bx	lr

200019b0 <_fini>:
200019b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200019b2:	bf00      	nop
200019b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
200019b6:	bc08      	pop	{r3}
200019b8:	469e      	mov	lr, r3
200019ba:	4770      	bx	lr

200019bc <__frame_dummy_init_array_entry>:
200019bc:	0485 2000                                   ... 

200019c0 <__do_global_dtors_aux_fini_array_entry>:
200019c0:	0471 2000                                   q.. 
