// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2023 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/iio/mt635x-auxadc.h>
#include <dt-bindings/pinctrl/mt6878-pinfunc.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/soc/mediatek,boot-mode.h>
#include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/interconnect/mtk,mt6873-emi.h>
#include <dt-bindings/memory/mt6878-larb-port.h>
#include <dt-bindings/clock/mmdvfs-clk.h>
#include <dt-bindings/gce/mt6878-gce.h>
#include <dt-bindings/clock/mt6878-clk.h>
#include <dt-bindings/power/mt6878-power.h>
#include <dt-bindings/mml/mml-mt6878.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_auxadc.h>
#include <dt-bindings/iio/adc/mediatek,mt6375_adc.h>
#include <dt-bindings/interconnect/mtk,mmqos.h>
#include <dt-bindings/mfd/mt6375.h>
#include <dt-bindings/power/mt6375-gauge.h>
#include <dt-bindings/power/mtk-charger.h>
#include <dt-bindings/reset/ti-syscon.h>

/ {
	model = "MT6878";
	compatible = "mediatek,MT6878";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
		i2c9 = &i2c9;
		i2c10 = &i2c10;
		i2c11 = &i2c11;
		i2c12 = &i2c12;
		ovl3 = &disp_ovl0_2l;
		ovl4 = &disp_ovl1_2l;
		ovl5 = &disp_ovl2_2l;
		ovl6 = &disp_ovl3_2l;
		tdshp0 = &disp_tdshp0;
		tdshp1 = &disp_tdshp1;
		color0 = &disp_color0;
		ccorr0 = &disp_ccorr0;
		ccorr1 = &disp_ccorr1;
		ccorr2 = &disp_ccorr2;
		ccorr3 = &disp_ccorr3;
		c3d0 = &disp_c3d0;
		c3d1 = &disp_c3d1;
		aal0 = &disp_aal0;
		gamma0 = &disp_gamma0;
		gamma1 = &disp_gamma1;
		dither0 = &disp_dither0;
		dither1 = &disp_dither1;
		dsi0 = &dsi0;
		mutex0 = &disp_mutex0;
		mtksmmu0 = &disp_iommu;
		mtksmmu1 = &apu_iommu0;
		// wdma1 = &disp_wdma1;
		rsz0 = &disp_rsz0;
		rsz4 = &disp_rsz1;
		postmask0 = &disp_postmask0;
		dsc0 = &disp_dsc_wrap0;
	};

	clkbuf_ctrl: clkbuf-ctrl {
		compatible = "mediatek,mt6878-clkbuf";
		pmic = <&mt6685_clkbuf>;
		srclken-rc = <&srclken_rc>;
		pmif = <&spmi>;
	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 root=/dev/ram \
			    nosoftlockup \
			    8250.nr_uarts=3\
			    androidboot.hardware=mt6878 \
			    vmalloc=400M swiotlb=noforce \
			    transparent_hugepage=never \
			    cgroup.memory=nosocket,nokmem \
			    disable_dma32=on \
			    firmware_class.path=/vendor/firmware ";
		kaslr-seed = <0 0>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		/*TODO: check cpus node with Chip announcement wiki */
		cpu0: cpu@0 {
			device_type = "cpu";
			reg = <0x0000>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
						&system_vcore &s2idle>;
			capacity-dmips-mhz  = <267>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			reg = <0x0100>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
						&system_vcore &s2idle>;
			capacity-dmips-mhz  = <267>;
		};

		cpu2: cpu@2 {
			device_type = "cpu";
			reg = <0x0200>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
						&system_vcore &s2idle>;
			capacity-dmips-mhz  = <267>;
		};

		cpu3: cpu@3 {
			device_type = "cpu";
			reg = <0x0300>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_l &clusteroff_l &mcusysoff_l
						&system_vcore &s2idle>;
			capacity-dmips-mhz  = <267>;
		};

		cpu4: cpu@100 {
			device_type = "cpu";
			reg = <0x0400>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff_b
						&system_vcore &s2idle>;
			capacity-dmips-mhz  = <1024>;
		};

		cpu5: cpu@101 {
			device_type = "cpu";
			reg = <0x0500>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff_b
						&system_vcore &s2idle>;
			capacity-dmips-mhz  = <1024>;
		};

		cpu6: cpu@102 {
			device_type = "cpu";
			reg = <0x0600>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff_b
						&system_vcore &s2idle>;
			capacity-dmips-mhz  = <1024>;
		};

		cpu7: cpu@103 {
			device_type = "cpu";
			reg = <0x0700>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			cpu-idle-states = <&cpuoff_b &clusteroff_b &mcusysoff_b
						&system_vcore &s2idle>;
			capacity-dmips-mhz  = <1024>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
				doe_dvfs_cl0: doe {
				};
			};

			cluster1 {
				core0 {
					cpu = <&cpu4>;
				};
				core1 {
					cpu = <&cpu5>;
				};
				core2 {
					cpu = <&cpu6>;
				};
				core3 {
					cpu = <&cpu7>;
				};
				doe_dvfs_cl1: doe {
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";
			cpuoff_l: cpuoff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <126>;
				exit-latency-us = <251>;
				min-residency-us = <5700>;
			};
			cpuoff_b: cpuoff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <52>;
				exit-latency-us = <129>;
				min-residency-us = <1890>;
			};
			clusteroff_l: clusteroff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <143>;
				exit-latency-us = <420>;
				min-residency-us = <5700>;
			};
			clusteroff_b: clusteroff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <46>;
				exit-latency-us = <150>;
				min-residency-us = <2460>;
			};
			mcusysoff_l: mcusysoff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x02010007>;
				local-timer-stop;
				entry-latency-us = <697>;
				exit-latency-us = <627>;
				min-residency-us = <5700>;
			};
			mcusysoff_b: mcusysoff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x02010007>;
				local-timer-stop;
				entry-latency-us = <524>;
				exit-latency-us = <337>;
				min-residency-us = <4570>;
			};
			system_vcore: system-vcore {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x020100ff>;
				local-timer-stop;
				entry-latency-us = <940>;
				exit-latency-us = <3500>;
				min-residency-us = <35200>;
			};
			s2idle: s2idle {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x020180ff>;
				local-timer-stop;
				entry-latency-us = <10000>;
				exit-latency-us = <10000>;
				min-residency-us = <4294967295>;
			};
		};
	};

	/* ATF logger */
	atf_logger: atf-logger {
		compatible = "mediatek,tfa_debug";
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	gic: interrupt-controller@c000000 {
		/*TODO: please check interrupt controller again*/
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		 reg = <0 0xc000000 0 0x40000>, /* distributor */
			<0 0xc040000 0 0x200000>; /* redistributor */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
		ppi-partitions {
			ppi_cluster0: interrupt-partition-0 {
				affinity = <&cpu0 &cpu1 &cpu2 &cpu3>;
			};
			ppi_cluster1: interrupt-partition-1 {
				affinity = <&cpu4 &cpu5 &cpu6 &cpu7>;
			};
		};

	};

	logstore: logstore {
		enabled = <1>;
		pmic-register = <0xa0d>;
	};

	dcm: dcm@c530000 {
		compatible = "mediatek,mt6878-dcm";
		reg = <0 0xc530000 0 0xc8a0>,
			<0 0x10001000 0 0xa40>,
			<0 0x10022000 0 0x40>,
			<0 0x11035000 0 0x30>,
			<0 0x1c017000 0 0xc0>;
		reg-names = "mcusys_par_wrap",
			"infracfg_ao",
			"infra_ao_bcrm",
			"peri_ao_bcrm",
			"vlp_ao_bcrm";
	};

	mcupm: mcupm@c540000 {
		compatible = "mediatek,mcupm";
		reg = <0 0x0c540000 0 0x22000>,
		      <0 0x0c56fb00 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fba0 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fc40 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fce0 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fd80 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fe20 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56fec0 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>,
		      <0 0x0c56ff60 0 0xa0>,
		      <0 0x0c582004 0 0x4>,
		      <0 0x0c582018 0 0x4>,
		      <0 0x0c582000 0 0x4>,
		      <0 0x0c582010 0 0x4>;
		reg-names = "mcupm_base",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox0_send",
			    "mbox0_recv",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox1_send",
			    "mbox1_recv",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox2_send",
			    "mbox2_recv",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox3_send",
			    "mbox3_recv",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr",
			    "mbox4_send",
			    "mbox4_recv",
			    "mbox5_base",
			    "mbox5_set",
			    "mbox5_clr",
			    "mbox5_send",
			    "mbox5_recv",
			    "mbox6_base",
			    "mbox6_set",
			    "mbox6_clr",
			    "mbox6_send",
			    "mbox6_recv",
			    "mbox7_base",
			    "mbox7_set",
			    "mbox7_clr",
			    "mbox7_send",
			    "mbox7_recv";
		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4",
				  "mbox5",
				  "mbox6",
				  "mbox7";
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0 0x40000000 0 0x40000000>;
	};

	odm: odm {
		compatible = "simple-bus";
		/* reserved for overlay by odm */
	};

	uarthub: uarthub {
		compatible = "mediatek,mt6878-uarthub";
		uarthub-disable = <1>;
	};

	reserved_memory: reserved-memory {
		/*TODO: add reserved memory node here*/
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		dpmaif_resv_cache_mem: ccci-dpmaif-cache-memory {
			compatible = "mediatek,dpmaif-resv-cache-mem";
			size = <0 0x00190000>; /* 1638400 Bytes for 1rxq */
			alignment = <0 0x1000>;
			alloc-ranges = <0 0x40000000 0 0xf0000000>;
		};

		dpmaif_resv_nocache_mem: ccci-dpmaif-nocache-memory {
			compatible = "mediatek,dpmaif-resv-nocache-mem";
			no-map;
			size = <0 0x0050000>; /* 327680 Bytes */
			alignment = <0 0x1000>;
			alloc-ranges = <0 0x40000000 0 0xf0000000>;
		};

		ssmr_cma_mem: ssmr-reserved-cma-memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alignment = <0 0x1000000>;
		};
	};

	qos:qos@11bb00 {
		compatible = "mediatek,mt6893-qos";
		reg = <0 0x0011bb00 0 0x100>,
			<0 0x0011b9c0 0 0x140>;
		reg-names = "sram", "share_sram";
		mediatek,enable = <1>;
	};

	cm_mgr: cm-mgr@c531000 {
		compatible = "mediatek,mt6878-cm_mgr";
		reg = <0 0xc531000 0 0x8000>;
		reg-names = "cm_mgr_base";
		interconnects = <&dvfsrc MT6873_MASTER_MCU_1 &dvfsrc MT6873_SLAVE_DDR_EMI>;
		interconnect-names = "cm-perf-bw";
		required-opps = <&dvfsrc_freq_opp0>,
				<&dvfsrc_freq_opp1>,
				<&dvfsrc_freq_opp2>,
				<&dvfsrc_freq_opp3>,
				<&dvfsrc_freq_opp4>,
				<&dvfsrc_freq_opp5>,
				<&dvfsrc_freq_opp6>;

		cm-mgr-enable = <1>;
		cm-mgr-arch = "v1p";

		cm-mgr-num-array = <7>;
		cm-mgr,cp-down  = <100 100 100 100 100 100 100>;
		cm-mgr,cp-up = <100 100 100 100 100 100 100>;
		cm-mgr,dt-down = <0 0 0 0 0 0 0>;
		cm-mgr,dt-up = <0 0 0 0 0 0 0>;
		cm-mgr,vp-down = <100 100 100 100 100 100 100>;
		cm-mgr,vp-up = <100 100 100 100 100 100 100>;

		use-cpu-to-dram-map = "enable";
		use-cpu-to-dram-map-new = "enable";
		cm-mgr-cpu-opp-to-dram = <1 1 8 8 8 8 8 8
					8 8 8 8 8 8 8 8
					8 8 8 8 8 8 8 8
					8 8 8 8 8 8 8 8>;

		cm-perf-mode-enable = <1>;
		cm-perf-mode-ceiling-opp = <0>;
		cm-perf-mode-thd = <5>;
	};

	efuse: efuse@11f10000 {
		compatible = "mediatek,devinfo";
		#address-cells = <1>;
		#size-cells = <1>;

		efuse_segment: segment@78 {
			reg = <0x78 0x4>;
		};
		u2_phy_data: u2-phy-data@334 {
			reg = <0x334 0x4>;
		};
		cpu_version: cpu-data@234 {
			reg = <0x234 0x4>;
		};
		lkginfo: lkg@218 {
			reg = <0x218 0x18>;
		};

		csi_efuse0: csi-data0@320 {
			reg = <0x320 0x4>;
		};
		csi_efuse1: csi-data1@324 {
			reg = <0x324 0x4>;
		};
		csi_efuse2: csi-data2@328 {
			reg = <0x328 0x4>;
		};
		csi_efuse3: csi-data3@32c {
			reg = <0x32c 0x4>;
		};

		lvts_e_data1: data1@1ac {
			reg = <0x1ac 0x30>;
		};

		lvts_e_data2: data2@140 {
			reg = <0x140 0x14>;
		};

		lvts_e_data3: data3@310 {
			reg = <0x310 0xc>;
		};

		lvts_e_data4: data4@2d8 {
			reg = <0x2d8 0x4>;
		};
	};

	tboard_thermistor1: thermal-ntc1@1c013128 {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1c013128 0 0x4>; /* TIA DATA T0 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tboard_thermistor2: thermal-ntc2@1c01312c {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1c01312c 0 0x4>; /* TIA DATA T1 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tboard_thermistor3: thermal-ntc3@1c013130 {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1c013130 0 0x4>; /* TIA DATA T2 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tsx_thermistor: thermal-ntc6@1c013120 {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1c013120 0 0x4>;
		temperature-lookup-table = <
			(-40000) 5319893
			(-39000) 4921450
			(-38000) 4555864
			(-37000) 4220193
			(-36000) 3911778
			(-35000) 3628214
			(-34000) 3367324
			(-33000) 3127136
			(-32000) 2905864
			(-31000) 2701885
			(-30000) 2513730
			(-29000) 2340060
			(-28000) 2179662
			(-27000) 2031430
			(-26000) 1894358
			(-25000) 1767530
			(-24000) 1650110
			(-23000) 1541338
			(-22000) 1440519
			(-21000) 1347016
			(-20000) 1260250
			(-19000) 1179692
			(-18000) 1104854
			(-17000) 1035294
			(-16000) 970604
			(-15000) 910412
			(-14000) 854374
			(-13000) 802177
			(-12000) 753533
			(-11000) 708176
			(-10000) 665864
			(-9000)  626371
			(-8000)  589493
			(-7000)  555039
			(-6000)  522835
			(-5000)  492719
			(-4000)  464542
			(-3000)  438167
			(-2000)  413469
			(-1000)  390328
			0        368639
			1000     348299
			2000     329218
			3000     311309
			4000     294493
			5000     278697
			6000     263852
			7000     249896
			8000     236769
			9000     224418
			10000    212791
			11000    201843
			12000    191528
			13000    181808
			14000    172643
			15000    163999
			16000    155844
			17000    148146
			18000    140877
			19000    134011
			20000    127523
			21000    121390
			22000    115591
			23000    110105
			24000    104914
			25000    100000
			26000    95347
			27000    90939
			28000    86762
			29000    82803
			30000    79049
			31000    75488
			32000    72109
			33000    68902
			34000    65857
			35000    62965
			36000    60218
			37000    57607
			38000    55125
			39000    52765
			40000    50520
			41000    48384
			42000    46351
			43000    44415
			44000    42572
			45000    40816
			46000    39143
			47000    37548
			48000    36028
			49000    34578
			50000    33195
			51000    31875
			52000    30615
			53000    29412
			54000    28264
			55000    27167
			56000    26119
			57000    25117
			58000    24159
			59000    23243
			60000    22368
			61000    21530
			62000    20728
			63000    19961
			64000    19226
			65000    18523
			66000    17849
			67000    17203
			68000    16584
			69000    15991
			70000    15423
			71000    14878
			72000    14355
			73000    13853
			74000    13372
			75000    12910
			76000    12466
			77000    12040
			78000    11631
			79000    11238
			80000    10861
			81000    10498
			82000    10149
			83000    9814
			84000    9491
			85000    9181
			86000    8883
			87000    8596
			88000    8319
			89000    8053
			90000    7797
			91000    7551
			92000    7313
			93000    7084
			94000    6864
			95000    6651
			96000    6446
			97000    6249
			98000    6059
			99000    5875
			100000   5698
			101000   5527
			102000   5362
			103000   5203
			104000   5050
			105000   4901
			106000   4758
			107000   4620
			108000   4486
			109000   4357
			110000   4233
			111000   4112
			112000   3996
			113000   3883
			114000   3774
			115000   3669
			116000   3567
			117000   3469
			118000   3374
			119000   3281
			120000   3192
			121000   3106
			122000   3022
			123000   2941
			124000   2863
			125000   2787>;
	};

	memory_ssmr_features: memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0 0x6000000>;
		tui-size = <0 0x4000000>;
		wfd-region-based-size = <0 0x2000000>;
		prot-region-based-size = <0 0x2000000>;
		sapu-data-shm-size = <0 0x0>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <&ssmr_cma_mem>;
	};

	ffa: memory-ffa-enabled {
		compatible = "mediatek,memory-ffa-enabled";
	};

	page_based_v2: page-based-v2-enabled {
		compatible = "mediatek,page-based-v2-enabled";
	};

	tee: tee-mmap-by-page-enabled {
		compatible = "mediatek,tee-mmap-by-page-enabled";
	};

	lastbus: lastbus {
		compatible = "mediatek,lastbus";
		enabled = <1>;
		sw-version = <1>;
		timeout-ms = <200>;
		timeout-type = <0>;
		timeout-warning = <0>;
		monitors {
			monitor1 {
				monitor-name = "debug_ctrl_ao_INFRA_AO";
				base = <0x10023000>;
				num-ports = <54>;
				idle-masks = <0x0c 0x00040000>;
				bus-status-offset = <0x1c>;
				bus-status-num = <7>;
				bus-freq-mhz = <78>;
			};
			monitor2 {
				monitor-name = "debug_ctrl_ao_INFRA_AO1";
				base = <0x1002b000>;
				num-ports = <17>;
				bus-status-offset = <0x8>;
				bus-status-num = <2>;
				bus-freq-mhz = <78>;
			};
			monitor3 {
				monitor-name = "debug_ctrl_ao_EMI_AO";
				base = <0x10042000>;
				num-ports = <14>;
				bus-status-offset = <0x10>;
				bus-status-num = <4>;
				bus-freq-mhz = <728>;
			};
			monitor4 {
				monitor-name = "debug_ctrl_ao_PERI_PAR_AO";
				base = <0x11037000>;
				num-ports = <19>;
				bus-status-offset = <0xc>;
				bus-status-num = <3>;
				bus-freq-mhz = <78>;
			};
			monitor5 {
				monitor-name = "debug_ctrl_ao_VLP_AO";
				base = <0x1c01d000>;
				num-ports = <12>;
				bus-status-offset = <0xc>;
				bus-status-num = <3>;
				bus-freq-mhz = <156>;
			};
			monitor6 {
				monitor-name = "debug_ctrl_ao_MM_AO";
				base = <0x1e825000>;
				num-ports = <21>;
				bus-status-offset = <0x10>;
				bus-status-num = <3>;
				bus-freq-mhz = <624>;
			};
		};
	};

	/* Trustonic Mobicore SW IRQ number 144 = 32 + 112 */
	mobicore: mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <GIC_SPI 112 IRQ_TYPE_EDGE_RISING 0>;
	};

	/* Microtrust SW IRQ number 114(146 - 32) ~ 115(147 - 32) */
	utos: utos {
		compatible = "microtrust,utos";
		interrupts = <GIC_SPI 114 IRQ_TYPE_EDGE_RISING 0>;
	};

	tracker: tracker {
		compatible = "mediatek,tracker";
		timer-sep = <0>;
		no-w-valid-chk = <1>;
		subsys {
			tracker1 {
				sys-name = "AP";
				sys-base = <0x10208000>;
				entry-num = <64>;
				interrupts = <GIC_SPI 234 IRQ_TYPE_LEVEL_HIGH 0>;
				irq-name = "ap_tracker_irq";
			};
			tracker2 {
				sys-name = "INFRA";
				sys-base = <0x10314000>;
				entry-num = <32>;
				interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH 0>;
				irq-name = "infra_tracker_irq";
			};
		};
	};

	cache-parity {
		compatible = "mediatek,mt6873-cache-parity";
		ecc-irq-support = <1>;
		arm-dsu-ecc-hwirq = <32>;
		interrupts = <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	dfd_mcu: dfd-mcu {
		compatible = "mediatek,dfd_mcu";
		enabled = <1>;
		hw-version = <35>;
		sw-version = <1>;
		dfd-timeout = <0x7d0>; /* 1 sec */
		buf-length = <0x100000>;
		buf-addr-align = <0x1000000>;
		buf-addr-max = <0xffffffff>;
		nr-max-core = <8>;
		nr-big-core = <4>;
		nr-rs-entry-little = <8>;
		nr-rs-entry-big = <0>;
		nr-header-row = <0>;
		chip-id-offset = <0x18>;
		check-pattern-offset = <0>;
		dfd-disable-efuse = <25 12>;
		efuse-sec-ctrl = <27 0 6>;
		dfd_cache: dfd-cache {
			enabled = <0>;
			dfd-timeout = <0x4e20>; /* 60 sec */
			buf-length = <0x2000000>;
			tap-en = <0x43ff>;
		};
	};

	dfd_soc: dfd-soc {
		compatible = "mediatek,dfd_soc";
		enabled = <0>;
		dfd-timeout = <0x1000>;
		buf-length = <0x200000>;
		buf-addr-align = <0x400000>;
		buf-addr-max = <0xffffffff>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	pmu-A55 {
		compatible = "arm,cortex-a55-pmu";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster0>;
		};
	pmu-A78 {
		compatible = "arm,cortex-a77-pmu";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH &ppi_cluster1>;
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH 0>;
		cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
			<&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
	};

	clk_ao: clk-ao {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	clkitg: clkitg {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	disable_unused: disable-unused {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	clkchk {
		compatible = "mediatek,mt6878-clkchk";
	};

	pdchk {
		compatible = "mediatek,mt6878-pdchk";
	};

	mgm: mgm {
		compatible = "arm,physical-memory-group-manager";
	};

	gpufreq_wrapper: gpufreq-wrapper {
		compatible = "mediatek,gpufreq_wrapper";
		gpufreq-version = <2>;
		dual-buck = <0>;
		gpueb-support = <1>;
		gpufreq-bringup = <0>;
	};

	clocks {
		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};
		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};
		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};
		ulposc: ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <260000000>;
		};
	};

	hwv: syscon@10320000 {
		compatible = "mediatek,mt6878-hwv", "syscon";
		reg = <0 0x10320000 0 0x2000>;
	};

	topckgen_clk: syscon@10000000 {
		compatible = "mediatek,mt6878-topckgen", "syscon";
		reg = <0 0x10000000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	cpuhvfs: cpuhvfs@114400{
		compatible = "mediatek,cpufreq-hybrid";
		reg = <0 0x00114400 0 0xc00>,
			<0 0x0011bc00 0 0x1400>,
			<0 0x00118000 0 0x800>,
			<0 0x00114f40 0 0xc0>;

		reg-names = "USRAM", "CSRAM", "ESRAM";
		cslog-range =  <0x03d0>, <0x0fa0>;
		tbl-off = <4>, <76>, <148>;

		/* pll mcucfg */
		mcucfg-ver = <0>;
		apmixedsys = <&cpu_pll>;
		clk-div-base = <&cpu_mcucfg>;
		pll-con = <0x208>, <0x218>, <0x228>;
		clk-div = <0xa2a0>, <0xa2a4>, <0xa2e0>;

		/* regulator */
		proc1-supply = <&mt6363_vbuck5>; //L
		proc2-supply = <&mt6363_vbuck6>; //B
		proc3-supply = <&mt6363_vbuck5>; //DSU

		/* leakage info */
		// nvmem-cells = <&lkginfo>;
		// nvmem-cell-names = "lkginfo";
	};

	infra_ao_reg_clk: syscon@10001000 {
		compatible = "mediatek,mt6878-infra_ao_reg", "syscon";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;
	};

	apmixedsys_clk: syscon@1000c000 {
		compatible = "mediatek,mt6878-apmixedsys", "syscon";
		reg = <0 0x1000c000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	nemicfg_ao_mem_reg_bus_clk: syscon@10270000 {
		compatible = "mediatek,mt6878-nemicfg_ao_mem_reg_bus", "syscon";
		reg = <0 0x10270000 0 0x1000>;
		#clock-cells = <1>;
	};

	ssr_top_clk: syscon@10400000 {
		compatible = "mediatek,mt6878-ssr_top", "syscon";
		reg = <0 0x10400000 0 0x1000>;
		#clock-cells = <1>;
	};

	pericfg_ao_clk: syscon@11036000 {
		compatible = "mediatek,mt6878-pericfg_ao", "syscon";
		reg = <0 0x11036000 0 0x1000>;
		#clock-cells = <1>;
	};

	afe_clk: syscon@11050000 {
		compatible = "mediatek,mt6878-audiosys", "syscon";
		reg = <0 0x11050000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_cen_s_clk: syscon@11281000 {
		compatible = "mediatek,mt6878-imp_iic_wrap_cen_s", "syscon";
		reg = <0 0x11281000 0 0x1000>;
		#clock-cells = <1>;
	};

	ufscfg_ao_clk: syscon@112b8000 {
		compatible = "mediatek,mt6878-ufscfg_ao", "syscon", "simple-mfd";
		reg = <0 0x112b8000 0 0x1000>;
		#clock-cells = <1>;

		ufscfgao_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				/* ufs mphy reset */
				/* 8: mphy */
				0x48  8 0x4c  8 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				>;
		};
	};

	ufscfg_pdn_clk: syscon@112bb000 {
		compatible = "mediatek,mt6878-ufscfg_pdn", "syscon", "simple-mfd";
		reg = <0 0x112bb000 0 0x1000>;
		#clock-cells = <1>;

		ufscfgpdn_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				/* ufs ufschi/crypto/unipro reset */
				/* 0: unipro */
				0x48  0 0x4c  0 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				/* 1: ufs-crypto */
				0x48  1 0x4c  1 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				/* 2: ufshci */
				0x48  2 0x4c  2 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				>;
		};
	};

	imp_iic_wrap_e_s_clk: syscon@11c25000 {
		compatible = "mediatek,mt6878-imp_iic_wrap_e_s", "syscon";
		reg = <0 0x11c25000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_es_s_clk: syscon@11d73000 {
		compatible = "mediatek,mt6878-imp_iic_wrap_es_s", "syscon";
		reg = <0 0x11d73000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_w_s_clk: syscon@11e04000 {
		compatible = "mediatek,mt6878-imp_iic_wrap_w_s", "syscon";
		reg = <0 0x11e04000 0 0x1000>;
		#clock-cells = <1>;
	};

	mfgpll_pll_ctrl_clk: syscon@13fa0000 {
		compatible = "mediatek,mt6878-mfgpll_pll_ctrl", "syscon";
		reg = <0 0x13fa0000 0 0x0800>;
		#clock-cells = <1>;
	};

	mfgscpll_pll_ctrl_clk: syscon@13fa0c00 {
		compatible = "mediatek,mt6878-mfgscpll_pll_ctrl", "syscon";
		reg = <0 0x13fa0c00 0 0x1000>;
		#clock-cells = <1>;
	};

	dispsys_config_clk: syscon@14000000 {
		compatible = "mediatek,mt6878-mmsys0", "syscon";
		reg = <0 0x14000000 0 0x1000>;
		#clock-cells = <1>;
	};

	imgsys_main_clk: syscon@15000000 {
		compatible = "mediatek,mt6878-imgsys_main", "syscon";
		reg = <0 0x15000000 0 0x1000>;
		#clock-cells = <1>;
	};

	dip_top_dip1_clk: syscon@15110000 {
		compatible = "mediatek,mt6878-dip_top_dip1", "syscon";
		reg = <0 0x15110000 0 0x1000>;
		#clock-cells = <1>;
	};

	dip_nr1_dip1_clk: syscon@15130000 {
		compatible = "mediatek,mt6878-dip_nr1_dip1", "syscon";
		reg = <0 0x15130000 0 0x1000>;
		#clock-cells = <1>;
	};

	dip_nr2_dip1_clk: syscon@15170000 {
		compatible = "mediatek,mt6878-dip_nr2_dip1", "syscon";
		reg = <0 0x15170000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe1_dip1_clk: syscon@15220000 {
		compatible = "mediatek,mt6878-wpe1_dip1", "syscon";
		reg = <0 0x15220000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe2_dip1_clk: syscon@15520000 {
		compatible = "mediatek,mt6878-wpe2_dip1", "syscon";
		reg = <0 0x15520000 0 0x1000>;
		#clock-cells = <1>;
	};

	traw_dip1_clk: syscon@15710000 {
		compatible = "mediatek,mt6878-traw_dip1", "syscon";
		reg = <0 0x15710000 0 0x1000>;
		#clock-cells = <1>;
	};

	img_vcore_d1a_clk: syscon@15780000 {
		compatible = "mediatek,mt6878-img_vcore_d1a", "syscon";
		reg = <0 0x15780000 0 0x1000>;
		#clock-cells = <1>;
	};

	vdec_gcon_base_clk: syscon@1602f000 {
		compatible = "mediatek,mt6878-vdecsys", "syscon";
		reg = <0 0x1602f000 0 0x1000>;
		#clock-cells = <1>;
	};

	venc_gcon_clk: syscon@17000000 {
		compatible = "mediatek,mt6878-vencsys", "syscon";
		reg = <0 0x17000000 0 0x1000>;
		#clock-cells = <1>;
	};

	scpsys: power-controller@1c001000 {
		compatible = "mediatek,mt6878-scpsys", "syscon";
		reg = <0 0x1c001000 0 0x1000>;
		#power-domain-cells = <1>;
		ifrao = <&infra_ao_reg_clk>;
		nemicfg-ao-mem-reg-bus = <&nemicfg_ao_mem_reg_bus_clk>;
		ssr-top = <&ssr_top_clk>;
		vlpcfg-reg = <&vlpcfg_reg_clk>;
		hw-voter-regmap = <&hwv>;
		clocks =/* AUDIO */
			<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
			/* ISP_MAIN */
			<&topckgen_clk CLK_TOP_IMG1_SEL>,
			<&topckgen_clk CLK_TOP_IPE_SEL>,
			/* VDE */
			<&topckgen_clk CLK_TOP_VDEC_SEL>,
			/* VEN */
			<&topckgen_clk CLK_TOP_VENC_SEL>,
			/* CAM_MAIN */
			<&topckgen_clk CLK_TOP_CAM_SEL>,
			/* CCU */
			<&topckgen_clk CLK_TOP_CCUSYS_SEL>,
			<&topckgen_clk CLK_TOP_CCU_AHB_SEL>,
			/* DISP */
			<&topckgen_clk CLK_TOP_DISP0_SEL>,
			/* MM_INFRA */
			<&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			/* MM_PROC */
			<&topckgen_clk CLK_TOP_MMUP_SEL>,
			/* IMGSYS */
			<&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0>,
			<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1>,
			<&imgsys_main_clk CLK_IMG_LARB9>,
			<&imgsys_main_clk CLK_IMG_IPE>,
			<&imgsys_main_clk CLK_IMG_LARB12>,
			<&imgsys_main_clk CLK_IMG_DIP0>,
			<&imgsys_main_clk CLK_IMG_WPE0>,
			<&imgsys_main_clk CLK_IMG_WPE1>,
			<&imgsys_main_clk CLK_IMG_TRAW0>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_WPE0>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_WPE1>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_DIP0>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_DIP1>,
			<&imgsys_main_clk CLK_IMG_GALS_RX_TRAW0>,
			/* VDE0 */
			<&vdec_gcon_base_clk CLK_VDE2_LARB_CKEN>,
			/* CAMSYS */
			/* cam_main*/
			<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
			<&camsys_main_clk CLK_CAM_MAIN_LARB13>,
			<&camsys_main_clk CLK_CAM_MAIN_LARB14>,
			<&camsys_main_clk CLK_CAM_MAIN_LARB29>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&camsys_mraw_clk CLK_CAM_MR_GALS>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
			/*suba*/
			<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBA>,
			<&camsys_rawa_clk CLK_CAM_RA_RAW2MM_GALS>,
			<&camsys_rawa_clk CLK_CAM_RA_YUV2RAW2MM_GALS>,
			<&camsys_rawa_clk CLK_CAM_RA_LARBX>,
			<&camsys_yuva_clk CLK_CAM_YA_LARBX>,
			/*subb*/
			<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBB>,
			<&camsys_rawb_clk CLK_CAM_RB_RAW2MM_GALS>,
			<&camsys_rawb_clk CLK_CAM_RB_YUV2RAW2MM_GALS>,
			<&camsys_rawb_clk CLK_CAM_RB_LARBX>,
			<&camsys_yuvb_clk CLK_CAM_YB_LARBX>,
			/* CCU */
			<&ccu_main_clk CLK_CCU_LARB30_CON>,
			<&ccu_main_clk CLK_CCU_AHB_CON>,
			<&ccu_main_clk CLK_CCU2MM0_GALS_CON>,
			/* DISP0 */
			<&dispsys_config_clk CLK_MM_SMI_COMMON>,
			<&mdpsys_config_clk CLK_MDP_SMI0>;
		clock-names = "audio", "isp", "ipe", "vde", "ven", "cam",
			"ccu", "ccu_ahb", "disp", "mm_infra", "mmup",
			"isp-0","isp-1", "isp-2", "isp-3", "isp-4",
			"isp-5", "isp-6",
			"dip1-0", "dip1-1", "dip1-2", "dip1-3", "dip1-4",
			"dip1-5", "dip1-6", "dip1-7", "dip1-8", "vde0-0",
			"cam_main-0", "cam_main-1", "cam_main-2", "cam_main-3",
			"cam_main-4", "cam_main-5", "cam_main-6", "cam_main-7",
			"cam_suba-0", "cam_suba-1", "cam_suba-2", "cam_suba-3",
			"cam_suba-4",
			"cam_subb-0", "cam_subb-1", "cam_subb-2", "cam_subb-3",
			"cam_subb-4",
			"cam_ccu-0", "cam_ccu-1", "cam_ccu-2",
			"disp0-0", "disp0-1";
		isp-main-supply = <&mt6319_6_vbuck1>;
		cam-main-supply = <&mt6319_6_vbuck1>;
	};

	vlpcfg_reg_clk: syscon@1c00c000 {
		compatible = "mediatek,mt6878-vlpcfg_reg", "syscon";
		reg = <0 0x1c00c000 0 0x1000>;
	};

	vlp_cksys_clk: syscon@1c012000 {
		compatible = "mediatek,mt6878-vlp_cksys", "syscon";
		reg = <0 0x1c012000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_main_clk: syscon@1a000000 {
		compatible = "mediatek,mt6878-camsys_main", "syscon";
		reg = <0 0x1a000000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawa_clk: syscon@1a04f000 {
		compatible = "mediatek,mt6878-camsys_rawa", "syscon";
		reg = <0 0x1a04f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuva_clk: syscon@1a06f000 {
		compatible = "mediatek,mt6878-camsys_yuva", "syscon";
		reg = <0 0x1a06f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawb_clk: syscon@1a08f000 {
		compatible = "mediatek,mt6878-camsys_rawb", "syscon";
		reg = <0 0x1a08f000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuvb_clk: syscon@1a0af000 {
		compatible = "mediatek,mt6878-camsys_yuvb", "syscon";
		reg = <0 0x1a0af000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_mraw_clk: syscon@1a170000 {
		compatible = "mediatek,mt6878-camsys_mraw", "syscon";
		reg = <0 0x1a170000 0 0x1000>;
		#clock-cells = <1>;
	};

	ccu_main_clk: syscon@1b200000 {
		compatible = "mediatek,mt6878-ccu", "syscon";
		reg = <0 0x1b200000 0 0x1000>;
		#clock-cells = <1>;
	};

	cam_vcore_clk: syscon@1b204000 {
		compatible = "mediatek,mt6878-cam_vcore", "syscon";
		reg = <0 0x1b204000 0 0x1000>;
		#clock-cells = <1>;
	};

	vmmspm: vmmspm {
		compatible = "mediatek,vmm_spm_mt6878";
		reg = <0 0x1c001000 0 0x1000>;
		reg-names = "SPM_BASE";
		vmm-pmic-supply = <&mt6319_6_vbuck1>;
	};

	scp_clk: syscon@1cb21000 {
		compatible = "mediatek,mt6878-scp", "syscon";
		reg = <0 0x1cb21000 0 0x1000>;
		#clock-cells = <1>;
	};

	mminfra_config_clk: syscon@1e800000 {
		compatible = "mediatek,mt6878-mminfra_config", "syscon";
		reg = <0 0x1e800000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	mdpsys_config_clk: syscon@1f000000 {
		compatible = "mediatek,mt6878-mdpsys", "syscon";
		reg = <0 0x1f000000 0 0x1000>;
		#clock-cells = <1>;
	};

	flashlight_core: flashlight-core {
		compatible = "mediatek,flashlight_core";
		low-battery-level = <2>;
		battery-percent-level = <1>;
		battery-oc-level = <2>;
	};

	mtk_composite_v4l2_1: mtk-composite-v4l2-1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
	};

	mtk_composite_v4l2_2: mtk-composite-v4l2-2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
	};

	dbg-error-flag {
		compatible = "mediatek,dbg-error-flag";
		mediatek,error-flag = <&soc_dbg_error_flag>;
	};

	bus-parity@c538800 {
		compatible = "mediatek,bus-parity";
		reg = <0 0x0c538800 0 0x20>,	/* M0, MST_CCIM0 */
			<0 0x0c538820 0 0x20>,	/* M1, MST_CCIM1 */
			<0 0x0c538840 0 0x20>,	/* M2, MST_INTAXI */
			<0 0x0c538860 0 0x40>,	/* S0, SLV_1TO2 */
			<0 0x0c5388a0 0 0x30>,	/* S1, SLV_L3C */
			<0 0x0c5388d0 0 0x30>,	/* S2, SLV_GIC */
			<0 0x0c53d7a0 0 0x20>,	/* M3, MST_MCUPM */
			<0 0x10270600 0 0x20>,	/* S3, MCU2EMI_M0 */
			<0 0x10270620 0 0x20>,	/* S4, MCU2EMI_M1 */
			<0 0x100017a8 0 0x14>,	/* S5, MCU2IFR */
			<0 0x100017bc 0 0x8>,	/* M5, IFR_L3C2MCU */
			<0 0x0c53a39c 0 0x4>;	/* BUS_PARITY_FAIL */

		interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH 0>,	/* MCU */
				<GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH 0>;	/* Infra */
		interrupt-names = "mcu-bus-parity", "infra-bus-parity";

		mcu-names = "MST_CCI_M0", "MST_CCI_M1", "MST_INTAXI",
				"SLV_1TO2", "SLV_L3C", "SLV_GIC", "MST_MCUPM";
		infra-names = "MCU2EMI_M0", "MCU2EMI_M1", "MCU2IFR", "IFR_L3C2MCU";

		/* 0: master, 1: slave, 2: emi */
		mcu-types = <0 0 0 1 1 1 0>;
		infra-types = <2 2 1 0>;

		/* offset of MST_XXX_LOG_RD0/SLV_XXX_LOG_WD0 for mcu bpm */
		mcu-rd0wd0-offset = <0x10 0x10 0x10 0x30 0x28 0x28 0x0c>;

		/* shift of parity fail bit in BUS_PARITY_FAIL for mcu bpm */
		mcu-fail-bit-shift = <0 1 2 3 4 5 6>;
		mcu-data-len = <4 4 2 4 2 2 4>;
	};
	thermal_zones: thermal-zones {
		soc_max {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 0>;

			trips {
				soc_max_crit: so-max-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "critical";
				};
			};
		};
		cpu-big-core0-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 1>;
			trips {
				cpu_big_core0_1_crit: cpu-big-core0-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core0-2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 2>;
			trips {
				cpu_big_core0_2_crit: cpu-big-core0-2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core1-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 3>;
			trips {
				cpu_big_core1_1_crit: cpu-big-core1-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core1-2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 4>;
			trips {
				cpu_big_core1_2_crit: cpu-big-core1-2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core2-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 5>;
			trips {
				cpu_big_core2_1_crit: cpu-big-core2-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core2-2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 6>;
			trips {
				cpu_big_core2_2_crit: cpu-big-core2-2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core3-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 7>;
			trips {
				cpu_big_core3_1_crit: cpu-medium-core3-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-big-core3-2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 8>;
			trips {
				cpu_big_core3_2_crit: cpu-big-core3-2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-little-core0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 9>;
			trips {
				cpu_little_core0_crit: cpu-little-core0-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-little-core1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 10>;
			trips {
				cpu_little_core1_crit: cpu-little-core1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-little-core2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 11>;
			trips {
				cpu_little_core2_crit: cpu-little-core2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-little-core3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 12>;
			trips {
				cpu_little_core3_crit: cpu-little-core3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-dsu-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 13>;
			trips {
				cpu_dsu_1_crit: cpu-dsu-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		cpu-dsu-2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 14>;
			trips {
				cpu_dsu_2_crit: cpu-dsu-2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-top1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 15>;
			trips {
				soc_top1_crit: soc-top1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-top2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 16>;
			trips {
				soc_top2_crit: soc-top2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		apu {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 17>;
			trips {
				apu_crit: apu-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-bot1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 18>;
			trips {
				soc_bot1_crit: soc-bot1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		soc-bot2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 19>;
			trips {
				soc_bot2_crit: soc-bot2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		md1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 20>;
			trips {
				md1_crit: md1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		md2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 21>;
			trips {
				md2_crit: md2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		md3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 22>;
			trips {
				md3_crit: md3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		md4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 23>;
			trips {
				md4_crit: md4-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		gpu{
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&lvts 24>;
			trips {
				gpu_crit: gpu-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		ap_ntc: ap_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor1>;

			trips {
				ap_ntc_crit: ap-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		ltepa_ntc: ltepa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor2>;

			trips {
				ltepa_ntc_crit: ltepa-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		nrpa_ntc: nrpa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor3>;

			trips {
				nrpa_ntc_crit: nrpa-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		tsx_ntc: tsx-ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tsx_thermistor>;

			trips {
				tsx_ntc_crit: tsx-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-vio18 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 0>;

			trips {
				pmic6363_vio18_crit: pmic6363-vio18-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-vs1-vs3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 1>;

			trips {
				pmic6363_vs1_vs3_crit: pmic6363-vs1-vs3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-bk3-bk7 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 2>;

			trips {
				pmic6363_bk3_bk7_crit: pmic6363-bk3-bk7-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-vs2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 3>;

			trips {
				pmic6363_vs2_crit: pmic6363-vs2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6369-vpa {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6369_temp 0>;

			trips {
				pmic6369_vpa_crit: pmic63639-vpa-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6369-vbk1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6369_temp 1>;

			trips {
				pmic6369_vbk1_crit: pmic63639-vbk1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6369-vcn33-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6369_temp 2>;

			trips {
				pmic6369_vcn33_1_crit: pmic63639-vcn33-1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6369-vefuse {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6369_temp 3>;

			trips {
				pmic6369_vefuse_crit: pmic63639-vefuse-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin-max {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 0>;
			trips {
				vtskin_max_crit: vtskin-max-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 1>;
			trips {
				vtskin1_crit: vtskin1-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 2>;
			trips {
				vtskin2_crit: vtskin2-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 3>;
			trips {
				vtskin3_crit: vtskin3-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 4>;
			trips {
				vtskin4_crit: vtskin4-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin5 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 5>;
			trips {
				vtskin5_crit: vtskin5-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin6 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 6>;
			trips {
				vtskin6_crit: vtskin6-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		consys {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&consys>;

			trips {
				consys_crit: consys-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};

	};

	opp_table_disp: opp-table-disp {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_mminfra: opp-table-mminfra {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_venc: opp-table-venc {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <250000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <343000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <459000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_vdec: opp-table-vdec {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <218000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <725000>;
		};
	};

	opp_table_cam: opp-table-cam {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <700000>;
		};
	};

	opp_table_img: opp-table-img {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <550000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <700000>;
		};
	};

	opp_table_vote: opp-table-vote {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <1>;
			opp-microvolt = <1>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <2>;
			opp-microvolt = <2>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <3>;
			opp-microvolt = <3>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <4>;
			opp-microvolt = <4>;
		};
	};

	mmdvfs_clk: mmdvfs-clk {
		compatible = "mediatek,mtk-mmdvfs-v3";
		//mmdvfs-free-run;
		#mmdvfs,clock-cells = <6>;
		mediatek,mmdvfs-clocks =
			<&mmdvfs_clk CLK_MMDVFS_DISP PWR_MMDVFS_VCORE 1
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_disp>,
			<&mmdvfs_clk CLK_MMDVFS_MDP PWR_MMDVFS_VCORE 2
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_disp>,
			<&mmdvfs_clk CLK_MMDVFS_MML PWR_MMDVFS_VCORE 3
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_disp>,
			<&mmdvfs_clk CLK_MMDVFS_SMI_COMMON0 PWR_MMDVFS_VCORE 4
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_mminfra>,
			<&mmdvfs_clk CLK_MMDVFS_SMI_COMMON1 PWR_MMDVFS_VCORE 4
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_mminfra>,
			<&mmdvfs_clk CLK_MMDVFS_VENC PWR_MMDVFS_VCORE 6
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_venc>,
			<&mmdvfs_clk CLK_MMDVFS_JPEGENC PWR_MMDVFS_VCORE 6
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_venc>,
			<&mmdvfs_clk CLK_MMDVFS_VDEC PWR_MMDVFS_VCORE 7
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_vdec>,
			<&mmdvfs_clk CLK_MMDVFS_VFMT PWR_MMDVFS_VCORE 8
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_vdec>,
			<&mmdvfs_clk CLK_MMDVFS_JPEGDEC PWR_MMDVFS_VCORE 6
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_venc>,
			<&mmdvfs_clk CLK_MMDVFS_IMG PWR_MMDVFS_VMM 9
				IPI_MMDVFS_VCP SPEC_MMDVFS_DVFSRC &opp_table_img>,
			<&mmdvfs_clk CLK_MMDVFS_IPE PWR_MMDVFS_VMM 9
				IPI_MMDVFS_VCP SPEC_MMDVFS_DVFSRC &opp_table_img>,
			<&mmdvfs_clk CLK_MMDVFS_CAM PWR_MMDVFS_VMM 10
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_cam>,
			<&mmdvfs_clk CLK_MMDVFS_CCU PWR_MMDVFS_VMM 10
				IPI_MMDVFS_VCP SPEC_MMDVFS_NORMAL &opp_table_cam>,
			<&mmdvfs_clk CLK_MMDVFS_AOV PWR_MMDVFS_VMM 11
				IPI_MMDVFS_VCP SPEC_MMDVFS_NORMAL &opp_table_cam>,
			<&mmdvfs_clk CLK_MMDVFS_VCORE PWR_MMDVFS_VCORE 12
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_vote>,
			<&mmdvfs_clk CLK_MMDVFS_VMM PWR_MMDVFS_VMM 13
				IPI_MMDVFS_VCP SPEC_MMDVFS_ALONE &opp_table_vote>;
		mediatek,mmdvfs-clock-names =
			"disp", "mdp", "mml", "smi_common0", "smi_common1",
			"venc", "jpegenc", "vdec", "vfmt", "jpegdec",
			"img", "ipe", "cam", "ccu", "aov", "vcore", "vmm";
		//mediatek,ccu-rproc = <&ccu_rproc>;
		#clock-cells = <1>;
		clocks = <&mmdvfs_clk CLK_MMDVFS_VCORE>, <&mmdvfs_clk CLK_MMDVFS_VMM>;
		clock-names = "pwr_vcore", "pwr_vmm";
	};

	mmdvfs-v3-start {
		compatible = "mediatek,mmdvfs-v3-start";
	};

	mmdvfs_debug: mmdvfs-debug {
		compatible = "mediatek,mmdvfs-debug";
		//dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		//disp-dev = <&dispsys_config>;
		force-step0 = <0>;	/* 0:opp0,  1:opp1, ... */
		release-step0 = <0>;	/* 0:disable,  1:enable */
		use-v3-pwr = <2>; /* OR operation of (1 << PWR_MMDVFS_XXX) */
		clocks = <&mmdvfs_clk CLK_MMDVFS_VCORE>, <&mmdvfs_clk CLK_MMDVFS_VMM>;
		clock-names = "vcore", "vmm";
		//vcore-supply = <&mt6363_vbuck5>;
		//vmm-pmic-supply = <&mt6319_6_vbuck3>;
		fmeter-id = /bits/ 8 <5 6 48 49 61 59 60>;
		fmeter-type = /bits/ 8 <2 2 2 2 2 2 2>;
		clk-base = <0x10000000>;
		clk-offsets = <0x20>, <0xc0>, <0xd0>, <0xf0>, <0x100>;
		mediatek,mmdvfs-clk = <&mmdvfs_clk>;
		debug-version = <2>;
	};

	mtk_leds: mtk-leds {
		backlight {
			label = "lcd-backlight";
			max-brightness = <2047>;
			min-brightness = <4>;
			max-hw-brightness = <2047>;
		};
	};

	regulator_vibrator: regulator-vibrator {
		compatible = "regulator-vibrator";
		label = "vibrator";
		min-volt = <2800000>;
		max-volt = <3500000>;
		vib-supply = <&mt6369_vibr>;
	};

	gpu-fdvfs@112000 {
		compatible = "mediatek,gpu_fdvfs";
		reg = <0 0x112000 0 0x400>;
		fdvfs-policy-support = <0>;
		gpu-freq-notify-support = <1>;
	};

	vtskin: vtskin {
		compatible = "mediatek,mt6878-virtual-tskin";
		#thermal-sensor-cells = <1>;
	};

	remoteproc_ccd: remoteproc-ccd {
		compatible = "mediatek,ccd";
		iommus = <&disp_iommu M4U_L16_P0_CQI_R1_U0>,
			<&disp_iommu M4U_L16_P1_RAWI_R2_U0>,
			<&disp_iommu M4U_L16_P2_RAWI_R3_U0>,
			<&disp_iommu M4U_L16_P4_RAWI_R5_U0>,
			<&disp_iommu M4U_L16_P5_IMGO_R1_U0>,
			<&disp_iommu M4U_L16_P7_FPRI_R1_U0>,
			<&disp_iommu M4U_L16_P8_BPCI_R1_U0>,
			<&disp_iommu M4U_L16_P10_LSCI_R1_U0>,
			<&disp_iommu M4U_L16_P11_UFEO_R1_U0>,
			<&disp_iommu M4U_L16_P12_LTMSO_R1_U0>,
			<&disp_iommu M4U_L16_P14_AFO_R1_U0>,
			<&disp_iommu M4U_L16_P15_AAO_R1_U0>;
		msg-dev {
			mtk,rpmsg-name = "mtk_ccd_msgdev";
		};
	};

	camisp-l13-1 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <13>;
		iommus = <&disp_iommu M4U_L13_P0_CAMSV_B_CQI_E1>,
			<&disp_iommu M4U_L13_P1_CAMSV_B0_WDMA>;
	};

	camisp-l14-1 {
		compatible = "mediatek,camisp-larb";
		mediatek,larb-id = <14>;
		iommus = <&disp_iommu M4U_L14_P0_CAMSV_A_CQI_E1>,
			<&disp_iommu M4U_L14_P1_CAMSV_A0_WDMA>;
	};

	disp_ssc0_smi_2x1_sub_comm: disp-ssc0-smi-2x1-sub-comm@1e807000 {
		compatible = "mediatek,mt6878-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e807000 0 0x1000>;
		mediatek,common-id = <3>;
		init-power-on;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_MM_INFRA>;
	};

	disp_ssc1_smi_2x1_sub_comm: disp-ssc1-smi-2x1-sub-comm@1e808000 {
		compatible = "mediatek,mt6878-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e808000 0 0x1000>;
		mediatek,common-id = <4>;
		init-power-on;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_MM_INFRA>;
	};

	smi_disp_common: smi-disp-comm@1e801000 {
		compatible = "mediatek,mt6878-smi-common",
			"mediatek,smi-common", "syscon";
		reg = <0 0x1e801000 0 0x1000>;
		mediatek,smi-supply = <&disp_ssc0_smi_2x1_sub_comm 0 &disp_ssc1_smi_2x1_sub_comm 0>;
		mediatek,common-id = <0>;
		smi-common;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_MM_INFRA>;
	};

	mminfra_smi_3x1_sub_comm: mminfra-smi-3x1-sub-comm@1e809000 {
		compatible = "mediatek,mt6878-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e809000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,common-id = <9>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_MM_INFRA>;
	};

	mminfra_smi_2x1_sub_comm: mminfra-smi-2x1-sub-comm@1e80a000 {
		compatible = "mediatek,mt6878-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1e80a000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,common-id = <10>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_MM_INFRA>;
	};

	smi_larb0: smi-larb0@1401e000 {
		compatible = "mediatek,smi_larb0",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1401e000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,larb-id = <0>;
		init-power-on;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_DISP>;
		clocks = <&dispsys_config_clk CLK_MM_SMI_COMMON>;
		clock-names = "apb";
	};

	smi_larb1: smi-larb1@1401f000 {
		compatible = "mediatek,smi_larb1",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1401f000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,larb-id = <1>;
		init-power-on;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_DISP>;
		clocks = <&dispsys_config_clk CLK_MM_SMI_COMMON>;
		clock-names = "apb";
	};

	smi_larb2: smi-larb2@1f002000 {
		compatible = "mediatek,smi_larb2",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1f002000 0 0x1000>;
		mediatek,smi-supply = <&mminfra_smi_3x1_sub_comm 0>;
		mediatek,larb-id = <2>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_DISP>;
		clocks = <&mdpsys_config_clk CLK_MDP_SMI0>;
		clock-names = "apb";
	};

	smi_larb4: smi-larb4@1602e000 {
		compatible = "mediatek,smi_larb4",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1602e000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,larb-id = <4>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_VDE0>;
		clocks = <&vdec_gcon_base_clk CLK_VDE2_LARB_CKEN>;
		clock-names = "apb";
	};

	smi_larb7: smi-larb7@17010000 {
		compatible = "mediatek,smi_larb7",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x17010000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,larb-id = <7>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_VEN0>;
		clocks = <&venc_gcon_clk CLK_VEN1_CKE0_LARB>,
				<&venc_gcon_clk CLK_VEN1_CKE1_VENC>;
		clock-names = "apb", "smi";
	};

	smi_img_vcore_2x1_sub_comm0: smi-img-vcore-2x1-sub-comm0@15781000 {
		compatible = "mediatek,mt6878-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15781000 0 0x1000>;
		mediatek,smi-supply = <&mminfra_smi_2x1_sub_comm 0>;
		mediatek,common-id = <29>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP>,
				<&imgsys_main_clk CLK_IMG_DIP0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_img_vcore_2x1_sub_comm1: smi-img-vcore-2x1-sub-comm1@15782000 {
		compatible = "mediatek,mt6878-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15782000 0 0x1000>;
		mediatek,smi-supply = <&mminfra_smi_2x1_sub_comm 0>;
		mediatek,common-id = <30>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP>,
				<&imgsys_main_clk CLK_IMG_DIP0>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_img1_2x1_sub_comm0: smi-img1-2x1-sub-comm0@15002000 {
		compatible = "mediatek,mt6878-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15002000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_2x1_sub_comm0 0>;
		mediatek,common-id = <24>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON0>;
		clock-names = "apb", "smi";
	};

	smi_img1_2x1_sub_comm1: smi-img1-2x1-sub-comm1@15003000 {
		compatible = "mediatek,mt6878-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15003000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_2x1_sub_comm1 0>;
		mediatek,common-id = <25>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON1>;
		clock-names = "apb", "smi";
	};

	smi_img1_2x1_sub_comm2: smi-img1-2x1-sub-comm2@15009000 {
		compatible = "mediatek,mt6878-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x15009000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_2x1_sub_comm0 0>;
		mediatek,common-id = <27>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON3>;
		clock-names = "apb", "smi";
	};

	smi_larb9: smi-larb9@15001000 {
		compatible = "mediatek,smi_larb9",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15001000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_2x1_sub_comm1 0>;
		mediatek,larb-id = <9>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_LARB9>;
		clock-names = "apb";
	};

	smi_larb11: smi-larb11@15230000 {
		compatible = "mediatek,smi_larb11",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15230000 0 0x1000>;
		mediatek,smi-supply = <&smi_img1_2x1_sub_comm1 0>;
		mediatek,larb-id = <11>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_WPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE0>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_GALS0>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_WPE>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_LARB11>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2";
	};

	smi_larb15: smi-larb15@15140000 {
		compatible = "mediatek,smi_larb15",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15140000 0 0x1000>;
		mediatek,smi-supply = <&smi_img1_2x1_sub_comm1 0>;
		mediatek,larb-id = <15>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS_RX_DIP0>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB15>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS1>,
				<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_DIP_NR1>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB15>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_DIP_NR>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3", "gals4";
	};

	smi_larb22: smi-larb22@15530000 {
		compatible = "mediatek,smi_larb22",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15530000 0 0x1000>;
		mediatek,smi-supply = <&smi_img1_2x1_sub_comm0 0>;
		mediatek,larb-id = <22>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_WPE1>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE1>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_GALS0>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_WPE>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_LARB11>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2";
	};

	smi_larb28: smi-larb28@15720000 {
		compatible = "mediatek,smi_larb28",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15720000 0 0x1000>;
		mediatek,smi-supply = <&smi_img1_2x1_sub_comm0 0>;
		mediatek,larb-id = <28>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_TRAW0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_TRAW0>,
				<&traw_dip1_clk CLK_TRAW_DIP1_GALS>,
				<&traw_dip1_clk CLK_TRAW_DIP1_LARB28>,
				<&traw_dip1_clk CLK_TRAW_DIP1_TRAW>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2";
	};

	smi_larb38: smi-larb38@15190000 {
		compatible = "mediatek,smi_larb38",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15190000 0 0x1000>;
		mediatek,smi-supply = <&smi_img1_2x1_sub_comm2 0>;
		mediatek,larb-id = <38>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_DIP1>;
		clocks = <&imgsys_main_clk CLK_IMG_GALS_RX_DIP0>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB38>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_larb12: smi-larb12@15340000 {
		compatible = "mediatek,smi_larb12",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x15340000 0 0x1000>;
		mediatek,smi-supply = <&smi_img1_2x1_sub_comm2 0>;
		mediatek,larb-id = <12>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_IPE>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_TX_IPE0>,
				<&imgsys_main_clk CLK_IMG_LARB12>;
		clock-names = "apb", "smi", "gals0", "gals1";
	};

	smi_cam_vcore_2x1_sub_comm0: smi-cam-vcore-2x1-sub-comm0@1b203000 {
		compatible = "mediatek,mt6878-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1b203000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,common-id = <31>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_VCORE>;
		clocks = <&cam_vcore_clk CLK_CAM_VCORE_MM0_DCM_DIS>;
		clock-names = "apb";
	};

	smi_cam_4x1_sub_comm0: smi-cam-4x1-sub-comm0@1a005000 {
		compatible = "mediatek,mt6878-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1a005000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_vcore_2x1_sub_comm0 0>;
		mediatek,common-id = <16>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_LARB13>,
				<&camsys_main_clk CLK_CAM_MAIN_LARB14>,
				<&camsys_main_clk CLK_CAM_MAIN_LARB29>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
				<&camsys_mraw_clk CLK_CAM_MR_GALS>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3", "gals4";
	};

	smi_cam_4x1_sub_comm1: smi-cam-4x1-sub-comm1@1a006000 {
		compatible = "mediatek,mt6878-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1a006000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_vcore_2x1_sub_comm0 0>;
		mediatek,common-id = <19>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_LARB13>,
				<&camsys_main_clk CLK_CAM_MAIN_LARB14>,
				<&camsys_main_clk CLK_CAM_MAIN_LARB29>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
				<&camsys_mraw_clk CLK_CAM_MR_GALS>,
				<&camsys_mraw_clk CLK_CAM_MR_LARBX>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3", "gals4";
	};

	smi_ccu_3x1_sub_comm0: smi-ccu-3x1-sub-comm0@1b202000 {
		compatible = "mediatek,mt6878-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x1b202000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_vcore_2x1_sub_comm0 0>;
		mediatek,common-id = <32>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_CCU>;
		clocks = <&ccu_main_clk CLK_CCU2MM0_GALS_CON>;
		clock-names = "apb";
	};

	smi_larb13: smi-larb13@1a001000 {
		compatible = "mediatek,smi_larb13",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a001000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_4x1_sub_comm0 0>;
		mediatek,larb-id = <13>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB13>;
		clock-names = "apb";
	};

	smi_larb29: smi-larb29@1a004000 {
		compatible = "mediatek,smi_larb29",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a004000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_4x1_sub_comm0 0>;
		mediatek,larb-id = <29>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB29>;
		clock-names = "apb";
	};

	smi_larb16: smi-larb16@1a026000 {
		compatible = "mediatek,smi_larb16",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a026000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_4x1_sub_comm0 0>;
		mediatek,larb-id = <16>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_SUBA>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_SUBA>,
				<&camsys_rawa_clk CLK_CAM_RA_RAW2MM_GALS>,
				<&camsys_rawa_clk CLK_CAM_RA_LARBX>;
		clock-names = "apb", "smi", "gals0";
	};

	smi_larb34: smi-larb34@1a029000 {
		compatible = "mediatek,smi_larb34",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a029000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_4x1_sub_comm0 0>;
		mediatek,larb-id = <34>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_SUBB>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_SUBB>,
				<&camsys_rawb_clk CLK_CAM_RB_YUV2RAW2MM_GALS>,
				<&camsys_yuvb_clk CLK_CAM_YB_LARBX>;
		clock-names = "apb", "smi", "gals0";
	};

	smi_larb14: smi-larb14@1a002000 {
		compatible = "mediatek,smi_larb14",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a002000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_4x1_sub_comm1 0>;
		mediatek,larb-id = <14>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_LARB14>;
		clock-names = "apb";
	};

	smi_larb25: smi-larb25@1a02c000 {
		compatible = "mediatek,smi_larb25",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a02c000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_4x1_sub_comm1 0>;
		mediatek,larb-id = <25>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&camsys_mraw_clk CLK_CAM_MR_LARBX>;
		clock-names = "apb";
	};

	smi_larb17: smi-larb17@1a027000 {
		compatible = "mediatek,smi_larb17",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a027000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_4x1_sub_comm1 0>;
		mediatek,larb-id = <17>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_SUBA>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_SUBA>,
				<&camsys_rawa_clk CLK_CAM_RA_YUV2RAW2MM_GALS>,
				<&camsys_yuva_clk CLK_CAM_YA_LARBX>;
		clock-names = "apb", "smi", "gals0";
	};

	smi_larb33: smi-larb33@1a028000 {
		compatible = "mediatek,smi_larb33",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1a028000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_4x1_sub_comm1 0>;
		mediatek,larb-id = <33>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_SUBB>;
		clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM_SUBB>,
				<&camsys_rawb_clk CLK_CAM_RB_RAW2MM_GALS>,
				<&camsys_rawb_clk CLK_CAM_RB_LARBX>;
		clock-names = "apb", "smi", "gals0";
	};

	smi_larb30: smi-larb30@1b201000 {
		compatible = "mediatek,smi_larb30",
			"mediatek,mt6878-smi-larb", "mediatek,smi-larb";
		reg = <0 0x1b201000 0 0x1000>;
		mediatek,smi-supply = <&smi_ccu_3x1_sub_comm0 0>;
		mediatek,larb-id = <30>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_CCU>;
		clocks = <&ccu_main_clk CLK_CCU_LARB30_CON>;
		clock-names = "apb";
	};

	smi-dbg {
		compatible = "mediatek,mtk-smi-dbg";
		mediatek-larb-supply = <&smi_larb0 &smi_larb1 &smi_larb2 &smi_larb4 &smi_larb7
					&smi_larb9 &smi_larb11 &smi_larb22 &smi_larb12 &smi_larb15
					&smi_larb28 &smi_larb38 &smi_larb13 &smi_larb14 &smi_larb16
					&smi_larb33 &smi_larb17 &smi_larb34 &smi_larb25 &smi_larb29
					&smi_larb30>;
		mediatek-common-supply = <&disp_ssc0_smi_2x1_sub_comm &disp_ssc1_smi_2x1_sub_comm
					&smi_disp_common &mminfra_smi_3x1_sub_comm
					&mminfra_smi_2x1_sub_comm &smi_img_vcore_2x1_sub_comm0
					&smi_img_vcore_2x1_sub_comm1 &smi_img1_2x1_sub_comm0
					&smi_img1_2x1_sub_comm1 &smi_img1_2x1_sub_comm2
					&smi_cam_vcore_2x1_sub_comm0 &smi_cam_4x1_sub_comm0
					&smi_cam_4x1_sub_comm1 &smi_ccu_3x1_sub_comm0>;
	};

	apusys-apummu {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek,rv-apummu-mt6878";
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <&apu_iommu0 M4U_L42_APU_CODE>;
	};

	mdla {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek, mdla-rv";
		core-num = <1>;
		version = <0x68780305>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <&apu_iommu0 M4U_L42_APU_CODE>;
	};

	mminfra-debug@1e827000 {
		compatible = "mediatek,mminfra-debug";
		reg = <0 0x1e827000 0 0x90>;
		power-domains = <&scpsys MT6878_POWER_DOMAIN_MM_INFRA>;
		interrupts = <GIC_SPI 292 IRQ_TYPE_LEVEL_HIGH 0>;
		mminfra-gals-sel = <15 16 17 18 19 20>;
		mminfra-bkrs = <0>;
		bkrs-reg = <0x1e800860>;
		init-clk-on;
		clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_M>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
		clock-names = "clk0", "clk1", "clk2";
	};

	mtk_apu_mem_code: mtk-apu-mem-code {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek, apu_mem_code";
		status = "okay";
		type = <1>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		iommus = <&apu_iommu0 M4U_L42_APU_CODE>;
	};

	mtk_apu_mem_data: mtk-apu-mem-data {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek, apu_mem_data";
		status = "okay";
		type = <2>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&apu_iommu0 M4U_L42_APU_DATA>;
	};

	hwrng: hwrng {
		compatible = "arm,sec-rng";
		methods = "smc";
		method-fid = /bits/ 16 <0x26a>;
		quality = /bits/ 16 <900>;
	};

	security_ao: security-ao@1040d000 {
		compatible = "mediatek,security_ao";
		reg = <0 0x1040d000 0 0x1000>;
	};

	masp: masp@1040e000 {
		compatible = "mediatek,masp";
		reg = <0 0x1040e000 0 0x1000>;
		interrupts = <GIC_SPI 686 IRQ_TYPE_LEVEL_HIGH 0>;
		/* GIC_IRQ ID(sej_axgpt_irq) - 32 = 718 - 32 = 686 */
	};

	mmqos-wrapper {
			compatible = "mediatek,mt6878-mmqos-wrapper";
	};

	mmqos: interconnect {
		compatible = "mediatek,mt6878-mmqos";
		#mtk-interconnect-cells = <1>;
		mediatek,larbs-supply = <&smi_larb0 &smi_larb1 &smi_larb2
					&smi_larb4  &smi_larb7 &smi_larb9
					&smi_larb11 &smi_larb12 &smi_larb13
					&smi_larb14 &smi_larb15 &smi_larb16
					&smi_larb17 &smi_larb22 &smi_larb25
					&smi_larb28 &smi_larb29 &smi_larb30
					&smi_larb33 &smi_larb34 &smi_larb38>;
		mediatek,commons-supply = <&smi_disp_common>;
		mmqos-state = <0x0>;
		mmqos-log-level = <0>;
		clocks = <&topckgen_clk CLK_TOP_MMINFRA_SEL>;
		clock-names = "mm";
		interconnects = <&dvfsrc MT6873_MASTER_MMSYS &dvfsrc MT6873_SLAVE_DDR_EMI>,
				<&dvfsrc MT6873_MASTER_HRT_MMSYS
				&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
		interconnect-names = "icc-bw", "icc-hrt-bw";
		vmmrc-base = <0x1ec00000>;
		vmmrc-mask = <0x2e814>;
		vmmrc-mask-bit = <8>;
		vmmrc-on-table = <0x2e788>;
		vmmrc-off-table = <0x2e7a8>;
	};

	ccucammain: ccucammain {
		compatible = "mediatek,ccucammain";
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_MAIN>;
	};

	camera-camsys-ccu {
		compatible = "mediatek,camera-camsys-ccu";
		mediatek,ccu-rproc = <&ccu_rproc>;
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		dma-ranges = <0x0 0x0 0x0 0x0 0x10 0x0>;

		ccu_rproc: ccu_rproc@1b080000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,ccu_rproc";
			reg = <0 0x1b080000 0 0x9000>;
			interrupts = <GIC_SPI 648 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_CCU_AO>;
			mediatek,larbs = <&smi_larb30>;
			clocks = <&topckgen_clk CLK_TOP_CAM_SEL>,
					<&topckgen_clk CLK_TOP_CCU_AHB_SEL>,
					<&topckgen_clk CLK_TOP_CCUSYS_SEL>,
					<&topckgen_clk CLK_TOP_CCUTM_SEL>,
					<&ccu_main_clk CLK_CCU2MM0_GALS_CON>,
					<&ccu_main_clk CLK_CCU_LARB30_CON>,
					<&ccu_main_clk CLK_CCU_AHB_CON>,
					<&ccu_main_clk CLK_CCUSYS_CCU0_CON>,
					<&camsys_main_clk CLK_CAM_MAIN_CCUSYS>,
					<&cam_vcore_clk CLK_CAM_VCORE_C2MM0_DCM_DIS>;
			clock-names = "TOP_CAM",
					"TOP_CCU_AHB",
					"TOP_CCUSYS",
					"TOP_CCUTM",
					"CCU2MM0_GALS",
					"CCU_LARB",
					"CCU_AHB",
					"CCUSYS_CCU0",
					"CAM_CG",
					"CAM_VCORE_CG";
			mediatek,ccu_rproc1 = <&ccu_rproc1>;
			mediatek,cammainpwr = <&ccucammain>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_L30_P1_CCUO_0>,
				 <&disp_iommu M4U_L30_P0_CCUI_0>;
			mmqos-supply = <&mmqos>;
			interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_L30_P1_CCUO_0)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_L30_P0_CCUI_0)
				&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"ccu_o",
				"ccu_i";
			secured = "yes";
			ccu_version = <74>;
			ccu_sramSize = <0x00010000>;
			ccu_sramOffset = <0x00040000>;
			ccu_dramSize = <0x00100000>;
			ccu_dramAddr = <0x80000000>;
			ccu_emiRegion = <20>;
			ccu-sramcon-offset = <0x00000ed8>;
			ccu-cores = <1>;
			compact-ipc = <1>;
		};

		ccu_rproc1: ccu_rproc1@1b180000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,ccu_rproc1";
			reg = <0 0x1b180000 0 0x9000>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_L30_P3_CCUO_1>,
				<&disp_iommu M4U_L30_P2_CCUI_1>;
			mmqos-supply = <&mmqos>;
			interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_L30_P3_CCUO_1)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_L30_P2_CCUI_1)
				&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"ccu_o",
				"ccu_i";
			ccu-cores = <1>;
		};

		drm: drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			reg = <0 0x1000d000 0 0x1000>;
			ver = <2>;
			sec-write = <1>;
		};

		topckgen@10000000 {
			compatible = "mediatek,topckgen";
			reg = <0 0x10000000 0 0x1000>;
		};

		infracfg-ao@10001000 {
			compatible = "mediatek,infracfg_ao";
			reg = <0 0x10001000 0 0x1000>;
		};

		gpio: gpio@10005000 {
			compatible = "mediatek,gpio";
			reg = <0 0x10005000 0 0x1000>;
		};

		lvts: lvts@10315000 {
			compatible = "mediatek,mt6878-lvts";
			#thermal-sensor-cells = <1>;
			reg = <0 0x10315000 0 0x1000>,
				  <0 0x10316000 0 0x1000>,
				  <0 0x13ff0000 0 0x1000>;
			interrupts = <GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH 0>,
						 <GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH 0>,
						 <GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH 0>;

			nvmem-cells = <&lvts_e_data1 &lvts_e_data2 &lvts_e_data3 &lvts_e_data4>;
			nvmem-cell-names = "e_data1","e_data2","e_data3","e_data4";
		};

		pio: pinctrl {
			compatible = "mediatek,mt6878-pinctrl";
			reg = <0 0x10005000 0 0x1000>,
				<0 0x11d10000 0 0x1000>,
				<0 0x11d30000 0 0x1000>,
				<0 0x11d40000 0 0x1000>,
				<0 0x11d50000 0 0x1000>,
				<0 0x11d60000 0 0x1000>,
				<0 0x11e20000 0 0x1000>,
				<0 0x11e30000 0 0x1000>,
				<0 0x11eb0000 0 0x1000>,
				<0 0x11ec0000 0 0x1000>;
			reg-names = "gpio",
				"iocfg_bl",
				"iocfg_bm",
				"iocfg_br",
				"iocfg_bl1",
				"iocfg_br1",
				"iocfg_lm",
				"iocfg_lt",
				"iocfg_rm",
				"iocfg_rt";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 196>;
			interrupt-controller;
			#interrupt-cells = <2>;
			mediatek,eint = <&eint>;
		};

		soc_dbg_error_flag: soc-dbg-error-flag@d01a000 {
			compatible = "mediatek, soc-dbg-error-flag";
			reg = <0 0x0d01a000 0 0x1000>;
			interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "dbg-error-flag";
			/* error flag mask description */
			mcu2sub-emi-m1-parity-mask = <0x1>;
			mcu2sub-emi-m0-parity-mask = <0x2>;
			mcu2emi-m1-parity-mask = <0x4>;
			mcu2emi-m0-parity-mask = <0x8>;
			mcu2infra-reg-parity-mask = <0x10>;
			infra-l3-cache2mcu-parity-mask = <0x20>;
			emi-parity-cen-mask = <0x40>;
			emi-parity-sub-cen-mask = <0x80>;
			emi-parity-chan1-mask = <0x100>;
			emi-parity-chan2-mask = <0x200>;
			emi-parity-chan3-mask = <0x400>;
			emi-parity-chan4-mask = <0x800>;
			dramc-error-flag-ch-a-mask = <0x1000>;
			dramc-error-flag-ch-b-mask = <0x2000>;
			dramc-error-flag-ch-c-mask = <0x4000>;
			dramc-error-flag-ch-d-mask = <0x8000>;
			ap-tracker-timeout-mask = <0x10000>;
			infra-tracker-timeout-mask = <0x20000>;
			infra-lastbus-timeout-mask = <0x1000000>;
			peri-lastbus-timeout-mask = <0x2000000>;
			dram-md32-wdt-event-ch-a-mask = <0x8000000>;
			dram-md32-wdt-event-ch-b-mask = <0x10000000>;
			dram-md32-wdt-event-ch-c-mask = <0x20000000>;
		};

		apmixed@1000c000 {
			compatible = "mediatek,apmixed";
			reg = <0 0x1000c000 0 0xe00>;
		};

		fhctl@1000ce00 {
			mcupm-supply = <&mcupm>;
			gpueb-supply = <&gpueb>;

			compatible = "mediatek,mt6878-fhctl";
			reg = <0 0x1000ce00 0 0x200>, //AP FHCTL base
				<0 0x1000c000 0 0xe00>, //APMIX base
				<0 0x1000ce00 0 0x200>, // AP FHCTL base (for MCU PLL)
				<0 0x1000c000 0 0xe00>, // APMIX base (for MCU PLL)
				<0 0x13fa0100 0 0x030>, //GPU0 EN
				<0 0x13fa0000 0 0x100>, //GPU APMIX
				<0 0x13fa0900 0 0x030>,
				<0 0x13fa0800 0 0x100>,
				<0 0x13fa0d00 0 0x030>,
				<0 0x13fa0c00 0 0x100>;
			map0 {
				domain = "top0";
				method = "fhctl-ap";
				msdcpll {
					fh-id = <3>;
				};
				ufspll {
					fh-id = <4>;
				};
				mmpll {
					fh-id = <5>;
				};
				mainpll {
					fh-id = <6>;
				};
			};
			map1 {
				domain = "top1";
				method = "fhctl-mcupm";
				armpll-ll {
					fh-id = <0>;
					perms = <0x1e>;
				};
				armpll-bl {
					fh-id = <1>;
					perms = <0x1e>;
				};
				ccipll {
					fh-id = <2>;
					perms = <0x1e>;
				};
			};
			map2 {
				domain = "gpu0";
				method = "fhctl-gpueb";
				mfg-ao-mfgpll {
					fh-id = <0>;
				};
			};
			map3 {
				domain = "gpu1";
				method = "fhctl-gpueb";
				gpueb-ao-gpuebpll {
					fh-id = <0>;
				};
			};
			map4 {
				domain = "gpu2";
				method = "fhctl-gpueb";
				mfgsc-ao-mfgscpll {
					fh-id = <0>;
				};
			};
		};

		topmisc@10011000 {
			compatible = "mediatek,topmisc";
			reg = <0 0x10011000 0 0x1000>;
		};

		mbist-ao@10013000 {
			compatible = "mediatek,mbist_ao";
			reg = <0 0x10013000 0 0x1000>;
		};

		lkg: lkg@114400{
			compatible = "mediatek,mtk-lkg";
			reg = <0 0x00114400 0 0xc00>;
		};

		performance: performance-controller@11bc00 {
			compatible = "mediatek,cpufreq-hw";
			reg = <0 0x0011bc10 0 0x120>,
					<0 0x0011bd30 0 0x120>;
			reg-names = "performance-domain0",
					"performance-domain1";
			#performance-domain-cells = <1>;
		};

		eas_info: eas-info {
			compatible = "mediatek,eas-info";
			csram-base = <0x0011bc00>;
			/* EAS_5_5 : 550, EAS_5_5_1 : 551, EAS_6_1 : 600*/
			version = <600>;
		};

		cpu_mcucfg: mcusys-ao-cfg@c530000 {
			reg = <0 0x0c000000 0 0x10000>; /* 64KB */
		};

		cpu_pll: mcusys-pll1u-top@1000c000 {
			reg = <0 0x0c030000 0 0x1000>; /* 4KB */
		};

		topckgen-ao@1001b000 {
			compatible = "mediatek,topckgen_ao";
			reg = <0 0x1001b000 0 0x1000>;
		};

		devapc-ao-mm@1001c000 {
			compatible = "mediatek,devapc_ao_mm";
			reg = <0 0x1001c000 0 0x1000>;
		};

		devapc-ao-infra-peri@10022000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10022000 0 0x1000>;
		};

		devapc-ao-infra-peri@10023000 {
			compatible = "mediatek,devapc_ao_infra_peri";
			reg = <0 0x10023000 0 0x1000>;
		};

		sys-cirq@10204000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10204000 0 0x1000>;
			interrupts = <GIC_SPI 694 IRQ_TYPE_NONE 0>;
		};

		mcucfg@10200000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10200000 0 0x1000>;
		};

		mcucfg@10201000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10201000 0 0x1000>;
		};

		mcucfg@10202000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10202000 0 0x1000>;
		};

		mcucfg@10203000 {
			compatible = "mediatek,mcucfg";
			reg = <0 0x10203000 0 0x1000>;
		};

		devapc@10207000 {
			compatible = "mediatek,mt6878-devapc";
			reg = <0 0x10207000 0 0x1000>, /* infra pd */
				<0 0x10274000 0 0x1000>, /* infra1 pd */
				<0 0x11020000 0 0x1000>, /* peri pd */
				<0 0x1c01c000 0 0x1000>, /* vlp pd */
				<0 0x1e019000 0 0x1000>, /* fake adsp pd */
				<0 0x1e826000 0 0x1000>, /* mminfra pd */
				<0 0x1eca4000 0 0x1000>, /* mmup pd */
				<0 0x13fa2000 0 0x1000>, /* gpu pd */
				<0 0x10030000 0 0x1000>, /* infra ao */
				<0 0x1103c000 0 0x1000>, /* peri ao */
				<0 0x1c018000 0 0x1000>, /* vlp ao */
				<0 0x1e01c000 0 0x1000>, /* fake adsp ao */
				<0 0x1e820000 0 0x1000>, /* mminfra ao */
				<0 0x1eca0000 0 0x1000>, /* mmup ao */
				<0 0x13fa1000 0 0x1000>, /* gpu ao */
				<0 0x1020e000 0 0x1000>, /* infracfg */
				<0 0x10033000 0 0x1000>, /* swp */
				<0 0x0010c000 0 0x1000>; /* sramrom */
			interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH 0>, /* infra irq */
				<GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH 0>, /* peri irq*/
				<GIC_SPI 542 IRQ_TYPE_LEVEL_HIGH 0>, /* vlp irq */
				<GIC_SPI 823 IRQ_TYPE_LEVEL_HIGH 0>, /* fake adsp irq */
				<GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH 0>, /* mminfra irq */
				<GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH 0>, /* mmup irq */
				<GIC_SPI 276 IRQ_TYPE_LEVEL_HIGH 0>; /* gpu irq */
		};

		bus-dbg@10208000 {
			compatible = "mediatek,bus_dbg";
			reg = <0 0x10208000 0 0x1000>;
		};

		ap-ccif1@1020b000 {
			compatible = "mediatek,ap_ccif1";
			reg = <0 0x1020b000 0 0x1000>;
		};

		md-ccif1@1020c000 {
			compatible = "mediatek,md_ccif1";
			reg = <0 0x1020c000 0 0x1000>;
		};

		infra-mbist@1020d000 {
			compatible = "mediatek,infra_mbist";
			reg = <0 0x1020d000 0 0x1000>;
		};

		infracfg@1020e000 {
			compatible = "mediatek,infracfg";
			reg = <0 0x1020e000 0 0x1000>;
		};

		md2md-md1-ccif0@10211000 {
			compatible = "mediatek,md2md_md1_ccif0";
			reg = <0 0x10211000 0 0x1000>;
		};

		cq-dma@10212000 {
			compatible = "mediatek,cqdma";
			reg = <0 0x10212000 0 0x100>,
				<0 0x10212100 0 0x100>,
				<0 0x10212200 0 0x100>,
				<0 0x10212300 0 0x100>;
			interrupts = <GIC_SPI 260 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 261 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 262 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-channels = <4>;
			dma-channel-mask = <63>;
			clocks = <&infra_ao_reg_clk CLK_IFRAO_CQ_DMA>;
			clock-names = "cqdma";
		};

		emi-fake-eng@1026d000 {
			compatible = "mediatek,emi-fake-engine";
			reg = <0 0x1026d000 0 0x1000>,   /* FAKE_ENG_0 */
				<0 0x1026c000 0 0x1000>; /* FAKE_ENG_1 */
			mediatek,emi-reg = <&emicen>;
                        pre-setting {
                                setting1 {
                                        reg-name = "M2M5_APB_IDLE_EN";
                                        addr = <0x10270210>;
                                        mask-value = <0x0>;
                                        set-value = <0x10000000>;
                                };
                                setting2 {
                                        reg-name = "FAKE_EN_PROTECT_EN";
                                        addr = <0x10001c60>;
                                        mask-value = <0xc00>;
                                        set-value = <0x0>;
                                };
                                setting3 {
                                        reg-name = "M0M1_FAKE_ENG_IDLE_EN";
                                        addr = <0x10270204>;
                                        mask-value = <0x180000>;
                                        set-value = <0x0>;
                                };
                                setting4 {
                                        reg-name = "DRAMC_FAKE_ENG_IDLE_EN";
                                        addr = <0x10270238>;
                                        mask-value = <0x180000>;
                                        set-value = <0x0>;
                                };
                        };
		};

		md2md-md2-ccif0@10213000 {
			compatible = "mediatek,md2md_md2_ccif0";
			reg = <0 0x10213000 0 0x1000>;
		};

		sramrom@10214000 {
			compatible = "mediatek,sramrom";
			reg = <0 0x10214000 0 0x1000>;
		};

		infra-bcrm@10215000 {
			compatible = "mediatek,infra_bcrm";
			reg = <0 0x10215000 0 0x1000>;
		};

		emicen: emicen@10219000 {
			compatible = "mediatek,mt6877-emicen";
			reg = <0 0x10219000 0 0x1000>;
			mediatek,emi-reg = <&emichn>;
		};

		emichn: emichn@10235000 {
			compatible = "mediatek,common-emichn";
			reg = <0 0x10235000 0 0x1000>,
				<0 0x10245000 0 0x1000>;
		};

		emimpu: emimpu@10226000 {
			compatible = "mediatek,common-emimpu";
			reg = <0 0x10226000 0 0x1000>;
			mediatek,emi-reg = <&emicen>;
			interrupts = <GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0x1f0 0x1f8 0x1fc>;
			clear = <0x1f0 0x80000000 1>,
				<0x160 0xffffffff 16>,
				<0x200 0x00000003 16>;
			clear-md = <0x1fc 0x80000000 1>;
			smc-clear = <0>;
		};

		nsmpu: nsmpu@10351000 {
			compatible = "mediatek,smpu";
			name = "nsmpu";
			reg = <0 0x10351000 0 0x1000>;
			interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH 0>;
			sr-cnt = <63>;
			aid-cnt = <256>;
			aid-num-per-set = <32>;
			dump = <0xe00 0xe08 0xe0c 0xe10 0xe14 0xe18 0xe1c 0xe20 0xe28
				0xe80 0xe88 0xe8c 0xe90 0xe94 0xe98 0xe9c 0xea0 0xea8>;
			clear = <0xe00 0x1 1>,
				<0xe00 0x0 1>,
				<0xe80 0x1 1>,
				<0xe80 0x0 1>;
			mask =  <0xe00 0x2 1>,
				<0xe80 0x2 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x0 0x2 0x9 0x2>;
			bypass = <0xe1c 0xe9c 0xe28 0xea8>;
			bypass-axi = <0x6 0xff80 0x4000 0x7 0xff01 0x4001>;
		};

		nkp: nkp@10351000 {
			compatible = "mediatek,smpu";
			name = "nkp";
			reg = <0 0x10351000 0 0x1000>;
			interrupts = <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xc00 0xc04 0xc10 0xc14>;
			clear = <0x410 0x1 1>,
				<0x410 0x0 1>;
			mask =  <0x410 0x2 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x1 0xf 0x3 0xf>;
		};

		dbg-tracker2@10218000 {
			compatible = "mediatek,dbg_tracker2";
			reg = <0 0x10218000 0 0x1000>;
		};

		emiisu {
			compatible = "mediatek,common-emiisu";
			ctrl-intf = <1>;
		};

		infra-device-mpu@1021a000 {
			compatible = "mediatek,infra_device_mpu";
			reg = <0 0x1021a000 0 0x1000>;
		};

		infracfg-mem@1021c000 {
			compatible = "mediatek,infracfg_mem";
			reg = <0 0x1021c000 0 0x1000>;
		};

		apcldmaout@1021b400 {
			compatible = "mediatek,apcldmaout";
			reg = <0 0x1021b400 0 0x400>;
		};

		apcldmamisc@1021b800 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021b800 0 0x400>;
		};

		apcldmamisc@1021bc00 {
			compatible = "mediatek,apcldmamisc";
			reg = <0 0x1021bc00 0 0x400>;
		};

		mdcldmaout@1021c400 {
			compatible = "mediatek,mdcldmaout";
			reg = <0 0x1021c400 0 0x400>;
		};

		mdcldmamisc@1021c800 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0 0x1021c800 0 0x400>;
		};

		mdcldmamisc@1021cc00 {
			compatible = "mediatek,mdcldmamisc";
			reg = <0 0x1021cc00 0 0x400>;
		};

		infra-md@1021d000 {
			compatible = "mediatek,infra_md";
			reg = <0 0x1021d000 0 0x1000>;
		};

		bpi-bsi-slv0@1021e000 {
			compatible = "mediatek,bpi_bsi_slv0";
			reg = <0 0x1021e000 0 0x1000>;
		};

		bpi-bsi-slv2@10225000 {
			compatible = "mediatek,bpi_bsi_slv2";
			reg = <0 0x10225000 0 0x1000>;
		};

		m4u@10221000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10221000 0 0x1000>;
		};

		m4u@10222000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10222000 0 0x1000>;
		};

		m4u@10223000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10223000 0 0x1000>;
		};

		m4u@10224000 {
			compatible = "mediatek,m4u";
			reg = <0 0x10224000 0 0x1000>;
		};

		mrdump_ext_rst:mrdump_ext_rst {
			compatible = "mediatek, mrdump_ext_rst-eint";
			mode = "IRQ";
			status = "okay";
		};

		pwm@11008000 {
			compatible = "mediatek,pwm";
			reg = <0 0x11008000 0 0x1000>;
			interrupts = <GIC_SPI 469 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&pericfg_ao_clk CLK_PERAOP_PWM_FB1>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FB2>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FB3>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_FB4>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_H>,
				<&pericfg_ao_clk CLK_PERAOP_PWM_B>;

			clock-names = "PWM1-main",
				"PWM2-main",
				"PWM3-main",
				"PWM4-main",
				"PWM-HCLK-main",
				"PWM-main";

			/* 1. pwm periclk control reg offset */
			mediatek,pwm-topclk-ctl-reg = <0x20>;
			/* 2. pwm bclk sw ctrl offset */
			mediatek,pwm-bclk-sw-ctrl-offset = <4>;
			/* 3. pwm_x bclk sw ctrl offset */
			mediatek,pwm1-bclk-sw-ctrl-offset = <12>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <10>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <8>;
			mediatek,pwm4-bclk-sw-ctrl-offset = <6>;
			/* 4. pwm version */
			mediatek,pwm-version = <0x3>;

			pwmsrcclk = <&pericfg_ao_clk>;
		};

		spmi: spmi@1cc04000 {
				compatible = "mediatek,mt6878-spmi";
				reg = <0 0x1cc04000 0 0x0008ff>,
				      <0 0x1cc01000 0 0x000100>;
				reg-names = "pmif", "spmimst";
				interrupts-extended = <&pio 212 IRQ_TYPE_LEVEL_HIGH>,
						<&gic GIC_SPI 496 IRQ_TYPE_LEVEL_HIGH 0>,
						<&gic GIC_SPI 514 IRQ_TYPE_LEVEL_HIGH 0>;
				interrupt-names = "rcs_irq", "pmif_irq","spmi_nack_irq";
				interrupt-controller;
				#interrupt-cells = <1>;
				irq-event-en = <0x0 0x0 0x0 0x0 0x0>;
				spmi-dev-mask = <0x0>;
				#address-cells = <2>;
				#size-cells = <0>;
		};

		gce: gce@1e980000 {
			compatible = "mediatek,mt6878-gce";
			reg = <0 0x1e980000 0 0x4000>;
			interrupts = <GIC_SPI 290 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default-tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
			mboxes = <&gce 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			mediatek,smi = <&mminfra_smi_3x1_sub_comm>;
			prebuilt-enable;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "gce","gce-timer";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L41_GCE_DM>;
			dma-mask-bit = <35>;
		};

		gce_sec: gce-mbox-sec@1e980000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x1e980000 0 0x4000>;
			virtio-supply = <&trusty_virtio>;
			#mbox-cells = <3>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_MM_INFRA>;
			mboxes = <&gce 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_D>;
			clock-names = "gce";
			dma-mask-bit = <35>;
		};

		gce_m: gce@1e990000 {
			compatible = "mediatek,mt6878-gce";
			reg = <0 0x1e990000 0 0x4000>;
			interrupts = <GIC_SPI 286 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default-tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					 /bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
					 /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
			mboxes = <&gce_m 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			mediatek,smi = <&mminfra_smi_3x1_sub_comm>;
			prebuilt-enable;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_MM_INFRA>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_M>,
				<&mminfra_config_clk CLK_MMINFRA_GCE_26M>;
			clock-names = "gce","gce-timer";
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L41_GCE_MM>;
			dma-mask-bit = <35>;
		};

		gce_m_sec: gce-mbox-m-sec@1e990000 {
			compatible = "mediatek,mailbox-gce-sec";
			reg = <0 0x1e990000 0 0x4000>;
			#mbox-cells = <3>;
			virtio-supply = <&trusty_virtio>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_MM_INFRA>;
			mboxes = <&gce_m 15 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			clocks = <&mminfra_config_clk CLK_MMINFRA_GCE_M>;
			clock-names = "gce";
			dma-mask-bit = <35>;
		};

		cmdq-test {
			compatible = "mediatek,cmdq-test";
			mediatek,gce = <&gce_m>;
			cmdq-supply = <&gce_m_sec>;
			mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
			mboxes = <&gce_m 12 0 CMDQ_THR_PRIO_1>,
				 <&gce 12 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
				 <&gce_m 25 0 CMDQ_THR_PRIO_1>,
				 <&gce_m_sec 9 0 CMDQ_THR_PRIO_1>;
			gce-event-names = "token_user_0";
			gce-events = <&gce CMDQ_SYNC_TOKEN_USER_0>;
			token-user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
			token-for-ut = /bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>;
		};

		mminfra-imax@1e80b000 {
			compatible = "mediatek,mminfra-imax";
			reg = <0 0x1e80b000 0 0x1000>, /* mminfra_disp0_fake */
				<0 0x14000000 0 0x1000>, /* dispsys */
				<0 0x1f000000 0 0x1000>, /* mdpsys */
				<0 0x1401e000 0 0x1000>, /* disp_larb_0 */
				<0 0x1401f000 0 0x1000>, /* disp_larb_1 */
				<0 0x1f002000 0 0x1000>; /* mdp_larb_0 */
			disp-larb0-fake-port = <6>;
			disp-larb1-fake-port = <5>;
			mdp-larb0-fake-port = <4>;

			reg-names = "mminfra_disp0_fake",
				"dispsys",
				"mdpsys",
				"disp_larb_0",
				"disp_larb_1",
				"mdp_larb_0";
		};

		infra-dpmaif@1022c000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022c000 0 0x1000>;
		};

		infra-dpmaif@1022d000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022d000 0 0x1000>;
		};

		infra-dpmaif@1022e000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022e000 0 0x1000>;
		};

		infra-dpmaif@1022f000 {
			compatible = "mediatek,infra_dpmaif";
			reg = <0 0x1022f000 0 0x1000>;
		};

		dramc: dramc@10230000 {
			compatible = "mediatek,mt6878-dramc",
					 "mediatek,common-dramc";
			reg = <0 0x10230000 0 0x2000>, /* DRAMC AO CHA */
				<0 0x10240000 0 0x2000>, /* DRAMC AO CHB */
				<0 0x10234000 0 0x1000>, /* DRAMC NAO CHA */
				<0 0x10244000 0 0x1000>, /* DRAMC NAO CHB */
				<0 0x10238000 0 0x2000>, /* DDRPHY AO CHA */
				<0 0x10248000 0 0x2000>, /* DDRPHY AO CHB */
				<0 0x10236000 0 0x2000>, /* DDRPHY NAO CHA */
				<0 0x10246000 0 0x2000>, /* DDRPHY NAO CHB */
				<0 0x10006000 0 0x1000>; /* SLEEP BASE */
			mr4-version = <0>;
			mr4-rg = <0x0090 0x0000ffff 0>;
			fmeter-version = <3>;
			use-real-freq = <1>;
			crystal-freq = <26>;
			pll-id = <0x0e98 0x02000000 25>;
			shu-lv = <0x0e98 0x0000c000 14>;
			shu-of = <0x700>;
			sdmpcw = <0x0908 0x0007fff8 3>,
				 <0x0928 0x0007fff8 3>;
			posdiv = <0x090c 0x00003800 11>,
				 <0x092c 0x00003800 11>;
			fbksel = <0x0910 0x00000040 6>,
				 <0x0910 0x00000040 6>;
			dqsopen = <0x0d94 0x04000000 26>,
				 <0x0d94 0x04000000 26>;
			async-ca = <0x0d08 0x00000001 0>,
				 <0x0d08 0x00000001 0>;
			dq-ser-mode = <0x0dc4 0x00000018 3>,
				 <0x0dc4 0x00000018 3>;
		};

		dramc-ch0-top1@10232000 {
			compatible = "mediatek,dramc_ch0_top1";
			reg = <0 0x10232000 0 0x2000>;
		};

		dramc-ch0-top2@10234000 {
			compatible = "mediatek,dramc_ch0_top2";
			reg = <0 0x10234000 0 0x1000>;
		};

		dramc-ch0-top4@10236000 {
			compatible = "mediatek,dramc_ch0_top4";
			reg = <0 0x10236000 0 0x2000>;
		};

		dramc-ch0-top5@10238000 {
			compatible = "mediatek,dramc_ch0_top5";
			reg = <0 0x10238000 0 0x2000>;
			interrupts = <GIC_SPI 188 IRQ_TYPE_NONE 0>;
		};

		dramc-ch0-top6@1023a000 {
			compatible = "mediatek,dramc_ch0_top6";
			reg = <0 0x1023a000 0 0x2000>;
		};

		ap-ccif3@1023e000 {
			compatible = "mediatek,ap_ccif3";
			reg = <0 0x1023e000 0 0x1000>;
		};

		md-ccif3@1023f000 {
			compatible = "mediatek,md_ccif3";
			reg = <0 0x1023f000 0 0x1000>;
		};

		dramc-ch1-top0@10240000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10240000 0 0x2000>;
		};

		dramc-ch1-top1@10242000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10242000 0 0x2000>;
		};

		dramc-ch1-top2@10244000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10244000 0 0x1000>;
		};

		dramc-ch1-top3@10245000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10245000 0 0x1000>;
		};

		dramc-ch1-top4@10246000 {
			compatible = "mediatek,dramc_ch1_top4";
			reg = <0 0x10246000 0 0x2000>;
		};

		dramc-ch1-top5@10248000 {
			compatible = "mediatek,dramc_ch1_top5";
			reg = <0 0x10248000 0 0x2000>;
			interrupts = <GIC_SPI 189 IRQ_TYPE_NONE 0>;
		};

		dramc-ch1-top6@1024a000 {
			compatible = "mediatek,dramc_ch1_top6";
			reg = <0 0x1024a000 0 0x2000>;
		};

		ap-ccif4@1024c000 {
			compatible = "mediatek,ap_ccif4";
			reg = <0 0x1024c000 0 0x1000>;
		};

		md-ccif4@1024d000 {
			compatible = "mediatek,md_ccif4";
			reg = <0 0x1024d000 0 0x1000>;
		};

		dramc-ch1-top0@10250000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10250000 0 0x2000>;
		};

		dramc-ch1-top1@10252000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10252000 0 0x2000>;
		};

		dramc-ch1-top2@10254000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10254000 0 0x1000>;
		};

		dramc-ch1-top3@10255000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10255000 0 0x1000>;
		};

		dramc-ch1-rsv@10256000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10256000 0 0x2000>;
		};

		dramc-ch1-rsv@10258000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10258000 0 0x2000>;
		};

		dramc-ch1-rsv@1025a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x1025a000 0 0x2000>;
		};

		ap-ccif5@1025c000 {
			compatible = "mediatek,ap_ccif5";
			reg = <0 0x1025c000 0 0x1000>;
		};

		md-ccif5@1025d000 {
			compatible = "mediatek,md_ccif5";
			reg = <0 0x1025d000 0 0x1000>;
		};

		mm-vpu-m0-sub-common@1025e000 {
			compatible = "mediatek,mm_vpu_m0_sub_common";
			reg = <0 0x1025e000 0 0x1000>;
		};

		mm-vpu-m1-sub-common@1025f000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1025f000 0 0x1000>;
		};

		dramc-ch1-top0@10260000 {
			compatible = "mediatek,dramc_ch1_top0";
			reg = <0 0x10260000 0 0x2000>;
		};

		dramc-ch1-top1@10262000 {
			compatible = "mediatek,dramc_ch1_top1";
			reg = <0 0x10262000 0 0x2000>;
		};

		dramc-ch1-top2@10264000 {
			compatible = "mediatek,dramc_ch1_top2";
			reg = <0 0x10264000 0 0x1000>;
		};

		dramc-ch1-top3@10265000 {
			compatible = "mediatek,dramc_ch1_top3";
			reg = <0 0x10265000 0 0x1000>;
		};

		dramc-ch1-rsv@10266000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10266000 0 0x2000>;
		};

		dramc-ch1-rsv@10268000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10268000 0 0x2000>;
		};

		dramc-ch1-rsv@1026a000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x1026a000 0 0x2000>;
		};

		infracfg-ao-mem@10270000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0 0x10270000 0 0x1000>;
		};

		mm-vpu-m1-sub-common@1030c000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030c000 0 0x1000>;
		};

		mm-vpu-m1-sub-common@1030d000 {
			compatible = "mediatek,mm_vpu_m1_sub_common";
			reg = <0 0x1030d000 0 0x1000>;
		};

		sys-cirq@10312000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10312000 0 0x1000>;
		};

		sys-cirq@10313000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10313000 0 0x1000>;
		};

		sys-cirq@10314000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10314000 0 0x1000>;
		};

		sys-cirq@10350000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10350000 0 0x1000>;
		};

		sys-cirq@10352000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10352000 0 0x1000>;
		};

		sys-cirq@10354000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10354000 0 0x1000>;
		};

		sys-cirq@10355000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10355000 0 0x1000>;
		};

		sys-cirq@10356000 {
			compatible = "mediatek,sys_cirq";
			reg = <0 0x10356000 0 0x1000>;
		};

		pwrmcu-partition-1@10400000 {
			compatible = "mediatek,pwrmcu_partition_1";
			reg = <0 0x10400000 0 0x1000>;
		};

		pwrmcu-partition-2@10401000 {
			compatible = "mediatek,pwrmcu_partition_2";
			reg = <0 0x10401000 0 0x1000>;
		};

		pwrmcu-partition-3@10402000 {
			compatible = "mediatek,pwrmcu_partition_3";
			reg = <0 0x10402000 0 0x1000>;
		};

		pwrmcu-partition-4@10403000 {
			compatible = "mediatek,pwrmcu_partition_4";
			reg = <0 0x10403000 0 0x1000>;
		};

		pwrmcu-partition-5@10404000 {
			compatible = "mediatek,pwrmcu_partition_5";
			reg = <0 0x10404000 0 0x1000>;
		};

		pwrmcu-partition-6@10405000 {
			compatible = "mediatek,pwrmcu_partition_6";
			reg = <0 0x10405000 0 0x1000>;
		};

		pwrmcu-partition-7@10406000 {
			compatible = "mediatek,pwrmcu_partition_7";
			reg = <0 0x10406000 0 0x1000>;
		};

		dramc-md32-s0-apb@10900000 {
			compatible = "mediatek,dramc_md32_s0_apb";
			reg = <0 0x10900000 0 0x40000>;
		};

		dramc-md32-s0-apb@10940000 {
			compatible = "mediatek,dramc_md32_s0_apb";
			reg = <0 0x10940000 0 0xc0000>;
		};

		dramc-md32-s1-apb@10a00000 {
			compatible = "mediatek,dramc_md32_s1_apb";
			reg = <0 0x10a00000 0 0x40000>;
		};

		dramc-md32-s1-apb@10a40000 {
			compatible = "mediatek,dramc_md32_s1_apb";
			reg = <0 0x10a40000 0 0xc0000>;
		};

		dramc-ch1-rsv@10b00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10b00000 0 0x40000>;
		};

		dramc-ch1-rsv@10b40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10b40000 0 0xc0000>;
		};

		dramc-ch1-rsv@10c00000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10c00000 0 0x40000>;
		};

		dramc-ch1-rsv@10c40000 {
			compatible = "mediatek,dramc_ch1_rsv";
			reg = <0 0x10c40000 0 0xc0000>;
		};

		ufsphy: ufsphy@112a0000 {
			compatible = "mediatek,mt8183-ufsphy";
			#phy-cells = <0>;
			mphy-ver = <1>;
			ranges;
			reg = <0 0x112a0000 0 0x10000>;
			bootmode = <&chosen>;
		};

		ufshci: ufshci@112b0000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0 0x112b0000 0 0x2300>;
			phys = <&ufsphy>;
			interrupts = <GIC_SPI 393 IRQ_TYPE_LEVEL_HIGH 0>;

			clocks =
				<&topckgen_clk CLK_TOP_UFS_SEL>,
				<&topckgen_clk CLK_TOP_AES_UFSFDE_SEL>,
				<&topckgen_clk CLK_TOP_UFS_MBIST_SEL>,
				<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_TX_SYM>,
				<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_RX_SYM0>,
				<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_RX_SYM1>,
				<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_SYS>,
				<&ufscfg_ao_clk CLK_UFSAO_UNIPRO_SAP_CFG>,
				<&ufscfg_ao_clk CLK_UFSAO_PHY_TOP_AHB_S_BUS>,
				<&ufscfg_pdn_clk CLK_UFSPDN_UFSHCI>,
				<&ufscfg_pdn_clk CLK_UFSPDN_UFSHCI_AES>,
				<&ufscfg_pdn_clk CLK_UFSPDN_UFSHCI_AHB>,
				<&ufscfg_pdn_clk CLK_UFSPDN_UFSHCI_AXI>;

			clock-names =
				"ufs_sel",
				"ufs_fde",
				"ufs_mbist",
				"unipro_tx_sym",
				"unipro_rx_sym0",
				"unipro_rx_sym1",
				"unipro_sys",
				"unipro_phy_sap",
				"phy_top_ahb_s_bus",
				"ufshci_ufs",
				"ufshci_aes",
				"ufshci_ufs_ahb",
				"ufshci_aes_axi";

			freq-table-hz =
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>;

			vcc-supply = <&mt6363_vemc>;

			resets =	<&ufscfgpdn_rst 0>,
					<&ufscfgpdn_rst 1>,
					<&ufscfgpdn_rst 2>;
			reset-names =	"unipro_rst",
					"crypto_rst",
					"hci_rst";

			mediatek,ufs-qos;
			mediatek,ufs-mphy-debug;
			mediatek,ufs-disable-mcq;
			mediatek,ufs-rtff-mtcmos;

			bootmode = <&chosen>;
		};

		seninf_top: seninf-top@1a00e000 {
			compatible = "mediatek,seninf-core";
			reg = <0 0x1a00e000 0 0x18000>,
				<0 0x11c80000 0 0x30000>;
			reg-names = "base", "ana-rx";
			interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "seninf-irq",
				"tsrec-irq";

			/* description version of phy */
			mtk-csi-phy-ver = "mtk-csi-phy-3-1";

			/* description number of physical HW */
			seninf-num = <12>;
			mux-num = <13>;
			cam-mux-num = <43>;
			tsrec-num = <6>;

			/* description physical cam interface id for each group */
			mux-camsv-sat-range = <0 2>;
			mux-camsv-normal-range = <4 4>;
			mux-raw-range = <6 8>;
			mux-pdp-range = <10 10>;

			/* description muxvr for each group */
			muxvr-camsv-sat-range = <0 23>;
			muxvr-camsv-normal-range = <32 32>;
			muxvr-raw-range = <34 45>;
			muxvr-pdp-range = <50 50>;

			/* description camtg for each group */
			cammux-camsv-sat-range = <0 15>;
			cammux-camsv-normal-range = <32 32>;
			cammux-raw-range = <34 37>;
			cammux-pdp-range = <40 40>;

			/* for clock scaling bind vcore */
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			/*
			 * description phy vcore range <[0] [1]>
			 * step: 0-5, or modification by dvfs table.
			 * [0]: cphy-4d1c
			 * [1]: cphy-2d1c
			 * [2]: dphy-4d1c
			 * [3]: dphy-2d1c
			 * [4]: step-csi-clk
			 * [5]: step-voltage-4d1c (lowest)
			 * [6]: step-voltage-2d1c (lowest)
			 */
			cdphy-dvfs-step0 = <4000 4000>, <4500 4500>, <312>, <575000 575000>;
			cdphy-dvfs-step1 = <4500 4500>, <4500 4500>, <343>, <600000 600000>;
			cdphy-dvfs-step2 = <4500 4500>, <4500 4500>, <416>, <650000 650000>;
			cdphy-dvfs-step3 = <4500 4500>, <4500 4500>, <499>, <725000 725000>;

			power-domains =
						<&scpsys MT6878_POWER_DOMAIN_CAM_MAIN>,
						<&scpsys MT6878_POWER_DOMAIN_CSI_RX>;

			operating-points-v2 = <&opp_table_cam>;

			clocks =
				<&camsys_main_clk CLK_CAM_MAIN_SENINF>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM>,
				<&camsys_main_clk CLK_CAM_MAIN_CAMTG>,
				<&topckgen_clk CLK_TOP_SENINF_SEL>,
				<&topckgen_clk CLK_TOP_SENINF1_SEL>,
				<&topckgen_clk CLK_TOP_SENINF2_SEL>,
				<&topckgen_clk CLK_TOP_SENINF3_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D4_D2>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D7>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D6>,
				<&topckgen_clk CLK_TOP_UNIVPLL_D5>;
				//<&mmdvfs_clk CLK_MMDVFS_CAM>;

			clock-names = "clk_cam_seninf",
				"clk_cam_cam",
				"clk_cam_camtg",
				"clk_top_seninf",
				"clk_top_seninf1",
				"clk_top_seninf2",
				"clk_top_seninf3",
				"clk_top_camtm",
				"clk_top_ap_step0",
				"clk_top_ap_step1",
				"clk_top_ap_step2",
				"clk_top_ap_step3";
				//"mmdvfs_mux";
#if 0
			clk-fmeter-isp {
				fmeter-type = "CKGEN";
				fmeter-no = <85>;
			};

			clk-fmeter-csi0 {
				fmeter-type = "CKGEN";
				fmeter-no = <34>;
			};

			clk-fmeter-csi1 {
				fmeter-type = "CKGEN";
				fmeter-no = <35>;
			};

			clk-fmeter-csi2 {
				fmeter-type = "CKGEN";
				fmeter-no = <36>;
			};

			clk-fmeter-csi3 {
				fmeter-type = "CKGEN";
				fmeter-no = <37>;
			};

			clk-fmeter-csi4 {
				fmeter-type = "CKGEN";
				fmeter-no = <38>;
			};

			clk-fmeter-csi5 {
				fmeter-type = "CKGEN";
				fmeter-no = <39>;
			};
#endif
		};

		gic500@c000000 {
			compatible = "mediatek,gic500";
			reg = <0 0xc000000 0 0x400000>;
		};

		gic-cpu@c400000 {
			compatible = "mediatek,gic_cpu";
			reg = <0 0xc400000 0 0x40000>;
		};

		dfd@c600000 {
			compatible = "mediatek,dfd";
			reg = <0 0xc600000 0 0x100000>;
		};

		dbg-cti@d020000 {
			compatible = "mediatek,dbg_cti";
			reg = <0 0xd020000 0 0x10000>;
		};

		dbg-etr@d030000 {
			compatible = "mediatek,dbg_etr";
			reg = <0 0xd030000 0 0x1000>;
		};

		dbg-dem@d0a0000 {
			compatible = "mediatek,dbg_dem";
			reg = <0 0xd0a0000 0 0x10000>;
		};

		bus-tracer@d040000 {
			compatible = "mediatek,bus_tracer-v1";
			reg = <0 0x0d040000 0 0x1000>, /* dem base */
				<0 0x0d01a000 0 0x1000>, /* dbgao base */
				<0 0x0d041000 0 0x3000>, /* funnel/rep/etr base */
				<0 0x0d044000 0 0x1000>, /* bus tracer etf base */
				<0 0x0d040800 0 0x100>, /* ap bus tracer base */
				<0 0x0d040900 0 0x100>; /* infra bus tracer base */

			/*
			 * index 0 for ap bus tracer
			 * index 1 for infra bus tracer
			 * enabled_tracer disabled by default
			 */
			mediatek,num-tracer = <2>;
			mediatek,enabled-tracer = <0 1>;
			mediatek,at-id = <0x10 0x30>;

			/* filters: disabled by default */
			/*
			 * mediatek,watchpoint-filter = <0x0 0x10010000 0xfffff000>;
			 * mediatek,bypass-filter = <0x14000000 0xffff0000>;
			 * mediatek,id-filter = <0x10 0x40>;
			 * mediatek,rw-filter = <0x0 0x1>;
			 */
		};

		dbg-mdsys1@d100000 {
			compatible = "mediatek,dbg_mdsys1";
			reg = <0 0xd100000 0 0x100000>;
		};

		dpmaif:dpmaif@10014000 {
			compatible = "mediatek,dpmaif";
			reg = <0 0x10014000 0 0x1000>, /*AO_UL*/
				<0 0x1022d000 0 0x1000>, /*PD_UL*/
				<0 0x1022c000 0 0x1000>, /*PD_MD_MISC*/
				<0 0x1022e000 0 0x1000>; /*SRAM*/
			/* rxq0 irq: 142 238 270 */
			interrupts = <GIC_SPI 238 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 259 IRQ_TYPE_LEVEL_HIGH 0>; /* rxq1 irq: 163 259 291 */
			mediatek,dpmaif-ver = <3>;
			mediatek,dpmaif-cap = <0x0000000c>;
			mediatek,plat-info = <6878>;
			clocks = <&infra_ao_reg_clk CLK_IFRAO_DPMAIF_MAIN>,
				<&infra_ao_reg_clk CLK_IFRAO_CLDMA_BCLK>,
				<&infra_ao_reg_clk CLK_IFRAO_RG_MMW_DPMAIF26M>;
			clock-names = "infra-dpmaif-clk",
				    "infra-dpmaif-blk-clk",
				    "infra-dpmaif-rg-mmw-clk";
			interconnects = <&dvfsrc MT6873_MASTER_NETSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "icc-mdspd-bw";
			required-opps = <&dvfsrc_freq_opp0>,
					<&dvfsrc_freq_opp1>;
			net-spd-ver = <5>;
			hw-reset-ver = <1>;
			dpmaif-infracfg = <&infra_ao_reg_clk>;
		};

		ccifdriver:ccifdriver@10209000 {
			compatible = "mediatek,ccci_ccif";
			reg = <0 0x10209000 0 0x1000>, /*AP_CCIF_BASE*/
				<0 0x1020a000 0 0x1000>; /*MD_CCIF_BASE*/
			mediatek,sram-size = <512>;
			/* ccif hw reset version */
			mediatek,ccif-hw-reset-ver = <1>;
			/* ccif hw reset bit */
			mediatek,ccif-hw-reset-bit = <26>;
			/* DTS/GIC_ID: CCIF0 228/260; CCIF0 229/261 */
			interrupts = <GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&infra_ao_reg_clk CLK_IFRAO_CCIF_AP>,
				<&infra_ao_reg_clk CLK_IFRAO_CCIF_MD>,
				<&infra_ao_reg_clk CLK_IFRAO_CCIF1_AP>,
				<&infra_ao_reg_clk CLK_IFRAO_CCIF1_MD>,
				<&infra_ao_reg_clk CLK_IFRAO_CCIF4_MD>,
				<&infra_ao_reg_clk CLK_IFRAO_CCIF5_MD>;
			clock-names = "infra-ccif-ap",
				"infra-ccif-md",
				"infra-ccif1-ap",
				"infra-ccif1-md",
				"infra-ccif4-md",
				"infra-ccif5-md";
		};

		mddriver:mddriver@d180000 {
			compatible = "mediatek,mddriver";
			/* bit0~3: CLDMA|CCIF|DPMAIF */
			mediatek,mdhif-type = <6>;
			mediatek,ap-plat-info = <6878>;
			mediatek,md-generation = <6299>;
			/* 0x64: epon offset;*/
			/* 0x06: once a value[1] exist, means in l2sram */
			/* value[1] not exist means in mddbgsys. the value(6) has no meaningful */
			mediatek,offset-epon-md1 = <0x64 0x06>;
			mediatek,cldma-capability = <14>;
			mediatek,boot-status-config = <0x1>;
			reg = <0 0x0d180000 0 0x2000>; /* l2sram base address */
			/* DTS/GIC_ID: MDWDT 491/523/; CCIF0 228/260; CCIF0 229/261 */
			interrupts = <GIC_SPI 491 IRQ_TYPE_LEVEL_HIGH  0>,
					<GIC_SPI 228 IRQ_TYPE_LEVEL_HIGH  0>,
					<GIC_SPI 229 IRQ_TYPE_LEVEL_HIGH  0>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_MD>;
			ccci-infracfg = <&infra_ao_reg_clk>;
			ccci-topckgen = <&topckgen_clk>;
		};

		ccci_scp:ccci-scp@1023c000 {
			compatible = "mediatek,ccci_md_scp";
			reg = <0 0x1023c000 0 0x1000>, /*AP_CCIF2_BASE*/
			      <0 0x1023d000 0 0x1000>; /*MD_CCIF2_BASE*/
			clocks = <&infra_ao_reg_clk CLK_IFRAO_CCIF2_AP>,
				 <&infra_ao_reg_clk CLK_IFRAO_CCIF2_MD>;
			clock-names = "infra-ccif2-ap",
				"infra-ccif2-md";
		};

		gpueb: gpueb@13c00000 {
			compatible = "mediatek,gpueb";
			gpueb-support = <1>;
			gpueb-logger-support = <0>;
			mbox-count = <1>;
			mbox-size = <160>; /* 160 slot * 4 = 640 byte */
			slot-size = <4>;   /* 1 slot = 4 bytes */
			ts-mbox = <0>; /* mbox for timersync */

			/* id, mbox, send_size */
			send-table =
				<0 0 4>,
				<1 0 6>,
				<2 0 3>,
				<3 0 6>,
				<4 0 9>,
				<5 0 4>,
				<6 0 6>,
				<7 0 6>,
				<8 0 1>,
				<9 0 4>,
				<10 0 3>;
			send-name-table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS",
				"CH_IPIR_C_MET", /* = IPIS_C_MET on gpueb side */
				"CH_IPIS_C_MET", /* = IPIR_C_MET on gpueb side */
				"IPI_ID_BRISKET";

			/* id, mbox, recv_size, recv_opt, cb_ctx_opt */
			recv-table =
				<0 0 4 0 0>,
				<1 0 6 1 1>,
				<2 0 1 0 1>,
				<3 0 1 0 1>,
				<4 0 1 1 1>,
				<5 0 4 1 1>,
				<6 0 1 1 1>,
				<7 0 6 1 1>,
				<8 0 4 0 1>,
				<9 0 1 1 1>,
				<10 0 3 1 1>;
			recv-name-table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS",
				"CH_IPIR_C_MET", /* = IPIS_C_MET on gpueb side */
				"CH_IPIS_C_MET", /* = IPIR_C_MET on gpueb side */
				"IPI_ID_BRISKET";

			reg = <0 0x13c00000 0 0x40000>,
				<0 0x13c3fd1c 0 0x64>,
				<0 0x13c60000 0 0x2000>,
				<0 0x13c3fd80 0 0x280>,
				<0 0x13c62004 0 0x4>,
				<0 0x13c62074 0 0x4>,
				<0 0x13c62000 0 0x4>,
				<0 0x13c62078 0 0x4>;
			reg-names = "gpueb_base",
						"gpueb_gpr_base",
						"gpueb_reg_base",
						"mbox0_base",
						"mbox0_set",
						"mbox0_clr",
						"mbox0_send",
						"mbox0_recv";

			interrupts = <GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "mbox0";

			gpueb-mem-table =
				<0 0x4000>,   /* 16KB */
				<1 0x180000>; /* 1.5MB */

			gpueb-mem-name-table =
				"MEM_ID_GPUFREQ", /* GPUFREQ */
				"MEM_ID_LOG";     /* LOGGER */

			gpueb-diagnosis-mode = <0>;
		};

		dfd@13600000 {
			compatible = "mediatek,dfd";
			reg = <0 0x13600000 0 0x200000>;
		};

		dfd@13800000 {
			compatible = "mediatek,dfd";
			reg = <0 0x13800000 0 0x200000>;
		};

		g3d-brisket@13fb0000 {
			compatible = "mediatek,g3d_brisket";
			reg = <0 0x13fb0000 0 0x200>;
		};

		g3d-brisket@13fb1000 {
			compatible = "mediatek,g3d_brisket";
			reg = <0 0x13fb1000 0 0x200>;
		};

		g3d-brisket@13fb2000 {
			compatible = "mediatek,g3d_brisket";
			reg = <0 0x13fb2000 0 0x200>;
		};

		gpu_protected_memory_allocator: protected-memory-allocator@13c3f000 {
			compatible = "arm,protected-memory-allocator";
			reg = <0 0x13c3f000 0 0x1000>;
			reg-names = "gpueb_base";
			gpr-offset = <0xd1c>;
			gpr-id = <6>;
			gmpu-table-size = <0x00400000>;
			protected-reserve-size = <0x200000>;
		};

		mali: mali@13000000 {
			compatible = "mediatek,mali", "arm,mali-valhall";
			reg = <0 0x13000000 0 0x480000>;
			physical-memory-group-manager = <&mgm>;
			interrupts =
				<GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 269 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 273 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names =
				"JOB",
				"MMU",
				"GPU",
				"EVENT",
				"PWR";
			protected-memory-allocator = <&gpu_protected_memory_allocator>;
			operating-points-v2 = <&gpu_mali_opp>;
			#cooling-cells = <2>;
			ged-supply = <&ged>;
			firmware-idle-hysteresis-time-ms = <5>;
		};

		gpu_mali_opp: opp-table0 {
			compatible = "operating-points-v2";
			opp00 {
				opp-hz = /bits/ 64 <1400000000>;
				opp-microvolt = <912500>;
			};
			opp01 {
				opp-hz = /bits/ 64 <1350000000>;
				opp-microvolt = <900000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <1300000000>;
				opp-microvolt = <887500>;
			};
			opp03 {
				opp-hz = /bits/ 64 <1275000000>;
				opp-microvolt = <881250>;
			};
			opp04 {
				opp-hz = /bits/ 64 <1251000000>;
				opp-microvolt = <875000>;
			};
			opp05 {
				opp-hz = /bits/ 64 <1228000000>;
				opp-microvolt = <868750>;
			};
			opp06 {
				opp-hz = /bits/ 64 <1205000000>;
				opp-microvolt = <862500>;
			};
			opp07 {
				opp-hz = /bits/ 64 <1183000000>;
				opp-microvolt = <856250>;
			};
			opp08 {
				opp-hz = /bits/ 64 <1160000000>;
				opp-microvolt = <850000>;
			};
			opp09 {
				opp-hz = /bits/ 64 <1137000000>;
				opp-microvolt = <843750>;
			};
			opp10 {
				opp-hz = /bits/ 64 <1115000000>;
				opp-microvolt = <837500>;
			};
			opp11 {
				opp-hz = /bits/ 64 <1092000000>;
				opp-microvolt = <831250>;
			};
			opp12 {
				opp-hz = /bits/ 64 <1070000000>;
				opp-microvolt = <825000>;
			};
			opp13 {
				opp-hz = /bits/ 64 <1047000000>;
				opp-microvolt = <818750>;
			};
			opp14 {
				opp-hz = /bits/ 64 <1024000000>;
				opp-microvolt = <812500>;
			};
			opp15 {
				opp-hz = /bits/ 64 <1001000000>;
				opp-microvolt = <806250>;
			};
			opp16 {
				opp-hz = /bits/ 64 <978000000>;
				opp-microvolt = <800000>;
			};
			opp17 {
				opp-hz = /bits/ 64 <956000000>;
				opp-microvolt = <793750>;
			};
			opp18 {
				opp-hz = /bits/ 64 <933000000>;
				opp-microvolt = <787500>;
			};
			opp19 {
				opp-hz = /bits/ 64 <910000000>;
				opp-microvolt = <781250>;
			};
			opp20 {
				opp-hz = /bits/ 64 <888000000>;
				opp-microvolt = <775000>;
			};
			opp21 {
				opp-hz = /bits/ 64 <865000000>;
				opp-microvolt = <768750>;
			};
			opp22 {
				opp-hz = /bits/ 64 <842000000>;
				opp-microvolt = <762500>;
			};
			opp23 {
				opp-hz = /bits/ 64 <820000000>;
				opp-microvolt = <756250>;
			};
			opp24 {
				opp-hz = /bits/ 64 <797000000>;
				opp-microvolt = <750000>;
			};
			opp25 {
				opp-hz = /bits/ 64 <775000000>;
				opp-microvolt = <743750>;
			};
			opp26 {
				opp-hz = /bits/ 64 <753000000>;
				opp-microvolt = <737500>;
			};
			opp27 {
				opp-hz = /bits/ 64 <731000000>;
				opp-microvolt = <731250>;
			};
			opp28 {
				opp-hz = /bits/ 64 <709000000>;
				opp-microvolt = <725000>;
			};
			opp29 {
				opp-hz = /bits/ 64 <686000000>;
				opp-microvolt = <718750>;
			};
			opp30 {
				opp-hz = /bits/ 64 <664000000>;
				opp-microvolt = <712500>;
			};
			opp31 {
				opp-hz = /bits/ 64 <642000000>;
				opp-microvolt = <706250>;
			};
			opp32 {
				opp-hz = /bits/ 64 <620000000>;
				opp-microvolt = <700000>;
			};
			opp33 {
				opp-hz = /bits/ 64 <598000000>;
				opp-microvolt = <693750>;
			};
			opp34 {
				opp-hz = /bits/ 64 <575000000>;
				opp-microvolt = <687500>;
			};
			opp35 {
				opp-hz = /bits/ 64 <553000000>;
				opp-microvolt = <681250>;
			};
			opp36 {
				opp-hz = /bits/ 64 <531000000>;
				opp-microvolt = <675000>;
			};
			opp37 {
				opp-hz = /bits/ 64 <508000000>;
				opp-microvolt = <668750>;
			};
			opp38 {
				opp-hz = /bits/ 64 <485000000>;
				opp-microvolt = <662500>;
			};
			opp39 {
				opp-hz = /bits/ 64 <462000000>;
				opp-microvolt = <656250>;
			};
			opp40 {
				opp-hz = /bits/ 64 <439000000>;
				opp-microvolt = <650000>;
			};
			opp41 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <643750>;
			};
			opp42 {
				opp-hz = /bits/ 64 <393000000>;
				opp-microvolt = <637500>;
			};
			opp43 {
				opp-hz = /bits/ 64 <370000000>;
				opp-microvolt = <631250>;
			};
			opp44 {
				opp-hz = /bits/ 64 <349000000>;
				opp-microvolt = <625000>;
			};
			opp45 {
				opp-hz = /bits/ 64 <328000000>;
				opp-microvolt = <618750>;
			};
			opp46 {
				opp-hz = /bits/ 64 <307000000>;
				opp-microvolt = <612500>;
			};
			opp47 {
				opp-hz = /bits/ 64 <286000000>;
				opp-microvolt = <606250>;
			};
			opp48 {
				opp-hz = /bits/ 64 <265000000>;
				opp-microvolt = <600000>;
			};
		};

		gpufreq: gpufreq@13fbf000 {
			compatible = "mediatek,gpufreq";
			reg =
				<0 0x13fbf000 0 0x1000>,  /* MFG_TOP_CONFIG */
				<0 0x13fa0000 0 0x400>,   /* MFG_PLL */
				<0 0x13fa0c00 0 0x400>,   /* MFGSC_PLL */
				<0 0x13f90000 0 0x10000>, /* MFG_RPC */
				<0 0x1c001000 0 0x1000>,  /* SLEEP */
				<0 0x10000000 0 0x1000>,  /* TOPCKGEN */
				<0 0x1021c000 0 0x1000>,  /* NTH_EMICFG */
				<0 0x10270000 0 0x1000>,  /* NTH_EMICFG_AO_MEM */
				<0 0x10001000 0 0x1000>,  /* IFRCFG_AO */
				<0 0x10023000 0 0x1000>,  /* INFRA_AO_DEBUG_CTRL */
				<0 0x1002b000 0 0x1000>,  /* INFRA_AO1_DEBUG_CTRL */
				<0 0x10042000 0 0x1000>,  /* NTH_EMI_AO_DEBUG_CTRL */
				<0 0x1025e000 0 0x1000>,  /* NEMI_MI32_SMI_SUB */
				<0 0x1025f000 0 0x1000>,  /* NEMI_MI33_SMI_SUB */
				<0 0x00118800 0 0x2000>;  /* SYSRAM_MFG_HISTORY */
			reg-names =
				"mfg_top_config",
				"mfg_pll",
				"mfgsc_pll",
				"mfg_rpc",
				"sleep",
				"topckgen",
				"nth_emicfg",
				"nth_emicfg_ao_mem",
				"ifrcfg_ao",
				"infra_ao_debug_ctrl",
				"infra_ao1_debug_ctrl",
				"nth_emi_ao_debug_ctrl",
				"nemi_mi32_smi_sub",
				"nemi_mi33_smi_sub",
				"sysram_mfg_history";

			vgpu-supply = <&mt6319_6_vbuck2>;
			vsram-supply = <&mt6363_vsram_cpum>;
			gpufreq-wrapper-supply = <&gpufreq_wrapper>;
		};

		ged: ged {
			compatible = "mediatek,ged";
			gpufreq-supply = <&gpufreq>;
		};

		mtkfb: mtkfb {
			compatible = "mediatek,mtkfb";
		};

		dispsys_config: dispsys-config@14000000 {
			compatible = "mediatek,mt6878-disp";
			reg = <0 0x14000000 0 0x1000>;
			#address-cells = <2>;
			#size-cells = <2>;
			mmqos-supply = <&mmqos>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L1_P1_DISP_OVL1_2L_RDMA0>;
			// fake-engine = <&smi_larb0 M4U_L0_P6_DISP_FAKE0>,
				      // <&smi_larb1 M4U_L1_P5_DISP_FAKE1>;
			#clock-cells = <1>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_DISP>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_MUTEX0>,
			<&dispsys_config_clk CLK_MM_DISP_APB_BUS>,
			<&dispsys_config_clk CLK_MM_26M>;
			clock-num = <3>;
			pd-others = <&disp_dpc>;
			pd-names = "mminfra_in_dpc";
			operating-points-v2 = <&opp_table_disp>;
			vdisp-dvfs-opp = /bits/ 8 <3>;
			interconnects = <&mmqos SLAVE_LARB(39) &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "disp_hrt_qos";
			pre-define-bw = <0xffffffff>, <0>, <0>;
			crtc-ovl-usage = <7>, <0>, <0>;
			nvmem-cells = <&efuse_segment>;
			nvmem-cell-names = "efuse_seg_disp_cell";

			default-emi-eff = <8800>;
			emi-eff-lp4-table =
				<2074 4182 5401 7658 6935 8689 7357 9013
				7780 8963 7919 8682 8095 8803 7821 8611>;
			emi-eff-lp5-table =
				<2808 3994 5389 6701 6887 8137 7453 8088
				7434 8012 7437 7830 7420 7844 7311 7757>;

			/* define threads, see mt6878-gce.h */
			mediatek,mailbox-gce = <&gce>;
			mboxes = <&gce 0 0 CMDQ_THR_PRIO_4>,
				<&gce 1 0 CMDQ_THR_PRIO_4>,
				<&gce 2 0 CMDQ_THR_PRIO_4>,
				<&gce 24 0 CMDQ_THR_PRIO_4>,
				<&gce 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 5 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 25 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 7 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 4 0 CMDQ_THR_PRIO_4>,
				<&gce 6 0 CMDQ_THR_PRIO_3>,
				<&gce 22 0 CMDQ_THR_PRIO_1>;
				// <&gce_sec 8 0 CMDQ_THR_PRIO_3>,
				// <&gce_sec 9 0 CMDQ_THR_PRIO_3>,
				// <&gce_sec 9 0 CMDQ_THR_PRIO_3>;

			gce-client-names = "CLIENT_CFG0",
				"CLIENT_CFG1",
				"CLIENT_CFG2",
				"CLIENT_CFG3",
				"CLIENT_TRIG_LOOP0",
				"CLIENT_TRIG_LOOP1",
				"CLIENT_TRIG_LOOP3",
				"CLIENT_EVENT_LOOP0",
				"CLIENT_SUB_CFG0",
				"CLIENT_DSI_CFG0",
				"CLIENT_PQ0";
				// "CLIENT_SEC_CFG0",
				// "CLIENT_SEC_CFG1",
				// "CLIENT_SEC_CFG2";

			/* define subsys, see mt6878-gce.h */
			gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
				<&gce 0x14010000 SUBSYS_1401XXXX>,
				<&gce 0x14020000 SUBSYS_1402XXXX>;

			/* define subsys, see mt6878-gce.h */
			gce-event-names =
				"disp_mutex0_eof",
				// "disp_mutex1_eof",
				"disp_token_stream_dirty0",
				// "disp_token_stream_dirty1",
				// "disp_token_stream_dirty3",
				"disp_wait_dsi0_te",
				// "disp_wait_dsi1_te",
				"disp_token_stream_eof0",
				// "disp_token_stream_eof1",
				// "disp_token_stream_eof3",
				"disp_dsi0_eof",
				// "disp_dsi1_eof",
				"disp_token_esd_eof0",
				// "disp_token_esd_eof1",
				// "disp_token_esd_eof3",
				// "disp_rdma0_eof0",
				"disp_wdma0_eof0",
				"disp_token_stream_block0",
				// "disp_token_stream_block1",
				// "disp_token_stream_block3",
				"disp_token_cabc_eof0",
				// "disp_token_cabc_eof1",
				// "disp_token_cabc_eof3",
				"disp_wdma0_eof2",
				// "disp_wait_dp_intf0_te",
				// "disp_dp_intf0_eof",
				// "disp_mutex2_eof",
				"disp_dsi0_sof0",
				"disp_token_vfp_period0",
				"disp_token_disp_va_start0",
				"disp_token_disp_va_end0",
				"disp_token_disp_va_start2",
				"disp_token_disp_va_end2",
				"disp_token_disp_te0",
				"disp_token_disp_prefetch_te0",
				// "disp_dsi0_targetline0",
				// "disp_dsi1_targetline0",
				"disp_token_disp_v_idle_power_on0",
				"disp_token_disp_check_trigger_merge0",
				"dpc_disp1_prete";

			gce-events =
				<&gce CMDQ_EVENT_DISPSYS_STREAM_DONE_ENG_EVENT_0>,
				// <&gce CMDQ_EVENT_DISPSYS_DP_INTF_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
				// <&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY_1>,
				// <&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY_3>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_DSI0_TE_ENG_EVENT>,
				// <&gce CMDQ_EVENT_DISPSYS_DISP_DSI1_TE_ENG_EVENT>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF>,
				// <&gce CMDQ_SYNC_TOKEN_STREAM_EOF_1>,
				// <&gce CMDQ_SYNC_TOKEN_STREAM_EOF_3>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_DSI0_FRAME_DONE>,
				// <&gce CMDQ_EVENT_DISPSYS_DISP_DSI1_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF>,
				// <&gce CMDQ_SYNC_TOKEN_ESD_EOF_1>,
				// <&gce CMDQ_SYNC_TOKEN_ESD_EOF_3>,
				// <&gce CMDQ_EVENT_DISPSYS_DISP_MDP_RDMA0_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_WDMA1_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
				// <&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK_1>,
				// <&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK_3>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF>,
				// <&gce CMDQ_SYNC_TOKEN_CABC_EOF_1>,
				// <&gce CMDQ_SYNC_TOKEN_CABC_EOF_3>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_WDMA1_FRAME_DONE>,
				// <&gce CMDQ_EVENT_DISPSYS_DISP_DP_INTF0_SOF>,
				// <&gce CMDQ_EVENT_DISPSYS1_DP_INTF_FRAME_DONE>,
				// <&gce CMDQ_EVENT_DISPSYS1_DP_INTF_FRAME_DONE>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_DSI0_SOF>,
				<&gce CMDQ_SYNC_TOKEN_VFP_PERIOD>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
				<&gce CMDQ_SYNC_TOKEN_TE_0>,
				<&gce CMDQ_SYNC_TOKEN_PREFETCH_TE_0>,
				// <&gce CMDQ_EVENT_DISPSYS_DISP_DSI0_TARGET_LINE_ENG_EVENT>,
				// <&gce CMDQ_EVENT_DISPSYS_DISP_DSI1_TARGET_LINE_ENG_EVENT>,
				<&gce CMDQ_SYNC_TOKEN_VIDLE_POWER_ON>,
				<&gce CMDQ_SYNC_TOKEN_CHECK_TRIGGER_MERGE>,
				<&gce CMDQ_EVENT_DISPSYS_DISP_DPC_DT6>;

			helper-name = "MTK_DRM_OPT_STAGE",
				"MTK_DRM_OPT_USE_CMDQ",
				"MTK_DRM_OPT_USE_M4U",
				"MTK_DRM_OPT_MMQOS_SUPPORT",
				"MTK_DRM_OPT_MMDVFS_SUPPORT",
				"MTK_DRM_OPT_SODI_SUPPORT",
				"MTK_DRM_OPT_IDLE_MGR",
				"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
				"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
				"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
				"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
				"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
				"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
				"MTK_DRM_OPT_IDLEMGR_ASYNC",
				"MTK_DRM_OPT_MET_LOG",
				"MTK_DRM_OPT_USE_PQ",
				"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
				"MTK_DRM_OPT_ESD_CHECK_SWITCH",
				"MTK_DRM_OPT_PRESENT_FENCE",
				"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
				"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
				"MTK_DRM_OPT_ODDMR_OD_AEE",
				"MTK_DRM_OPT_ODDMR_DMR_AEE",
				"MTK_DRM_OPT_HRT",
				"MTK_DRM_OPT_HRT_MODE",
				"MTK_DRM_OPT_DELAYED_TRIGGER",
				"MTK_DRM_OPT_OVL_EXT_LAYER",
				"MTK_DRM_OPT_AOD",
				"MTK_DRM_OPT_RPO",
				"MTK_DRM_OPT_DUAL_PIPE",
				"MTK_DRM_OPT_DC_BY_HRT",
				"MTK_DRM_OPT_OVL_WCG",
				"MTK_DRM_OPT_OVL_SBCH",
				"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
				"MTK_DRM_OPT_MET",
				"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
				"MTK_DRM_OPT_VP_PQ",
				"MTK_DRM_OPT_GAME_PQ",
				"MTK_DRM_OPT_MMPATH",
				"MTK_DRM_OPT_HBM",
				"MTK_DRM_OPT_VDS_PATH_SWITCH",
				"MTK_DRM_OPT_LAYER_REC",
				"MTK_DRM_OPT_CLEAR_LAYER",
				"MTK_DRM_OPT_LFR",
				"MTK_DRM_OPT_SF_PF",
				"MTK_DRM_OPT_DYN_MIPI_CHANGE",
				"MTK_DRM_OPT_PRIM_DUAL_PIPE",
				"MTK_DRM_OPT_MSYNC2_0",
				"MTK_DRM_OPT_MML_PRIMARY",
				"MTK_DRM_OPT_MML_SUPPORT_CMD_MODE",
				"MTK_DRM_OPT_MML_PQ",
				"MTK_DRM_OPT_MML_IR",
				"MTK_DRM_OPT_DUAL_TE",
				"MTK_DRM_OPT_RES_SWITCH",
				"MTK_DRM_OPT_PREFETCH_TE",
				"MTK_DRM_OPT_VIDLE_APSRC_OFF",
				"MTK_DRM_OPT_VIDLE_DSI_PLL_OFF",
				"MTK_DRM_OPT_CHECK_TRIGGER_MERGE",
				"MTK_DRM_OPT_VIRTUAL_DISP",
				"MTK_DRM_OPT_OVL_BW_MONITOR",
				"MTK_DRM_OPT_GPU_CACHE",
				"MTK_DRM_OPT_SPHRT",
				"MTK_DRM_OPT_SDPA_OVL_SWITCH",
				"MTK_DRM_OPT_HRT_BY_LARB",
				"MTK_DRM_OPT_RES_SWITCH_ON_AP",
				"MTK_DRM_OPT_TILE_OVERHEAD",
				"MTK_DRM_OPT_VIDLE_TOP_EN",
				"MTK_DRM_OPT_VIDLE_MTCMOS_DT_EN",
				"MTK_DRM_OPT_VIDLE_MMINFRA_DT_EN",
				"MTK_DRM_OPT_VIDLE_DVFS_DT_EN",
				"MTK_DRM_OPT_VIDLE_QOS_DT_EN",
				"MTK_DRM_OPT_VIDLE_GCE_TS_EN",
				"MTK_DRM_OPT_VIDLE_DECOUPLE_MODE",
				"MTK_DRM_OPT_VIDLE_VDO_PANEL",
				"MTK_DRM_OPT_VIDLE_HOME_SCREEN_IDLE",
				"MTK_DRM_OPT_DPC_PRE_TE_EN";

			helper-value = <0>, /*MTK_DRM_OPT_STAGE*/
				<1>, /*MTK_DRM_OPT_USE_CMDQ*/
				<1>, /*MTK_DRM_OPT_USE_M4U*/
				<1>, /*MTK_DRM_OPT_MMQOS_SUPPORT*/
				<1>, /*MTK_DRM_OPT_MMDVFS_SUPPORT*/
				<0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
				<1>, /*MTK_DRM_OPT_IDLE_MGR*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
				<0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_ASYNC*/
				<0>, /*MTK_DRM_OPT_MET_LOG*/
				<0>, /*MTK_DRM_OPT_USE_PQ*/
				<0>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
				<0>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
				<1>, /*MTK_DRM_OPT_PRESENT_FENCE*/
				<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
				<0>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
				<0>, /*MTK_DRM_OPT_ODDMR_OD_AEE*/
				<0>, /*MTK_DRM_OPT_ODDMR_DMR_AEE*/
				<1>, /*MTK_DRM_OPT_HRT*/
				<0>, /*MTK_DRM_OPT_HRT_MODE*/
				<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
				<0>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
				<0>, /*MTK_DRM_OPT_AOD*/
				<0>, /*MTK_DRM_OPT_RPO*/
				<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
				<0>, /*MTK_DRM_OPT_OVL_WCG*/
				<0>, /*MTK_DRM_OPT_OVL_SBCH*/
				<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
				<0>, /*MTK_DRM_OPT_MET*/
				<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
				<0>, /*MTK_DRM_OPT_VP_PQ*/
				<0>, /*MTK_DRM_OPT_GAME_PQ*/
				<0>, /*MTK_DRM_OPT_MMPATH*/
				<0>, /*MTK_DRM_OPT_HBM*/
				<0>, /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
				<0>, /*MTK_DRM_OPT_LAYER_REC*/
				<0>, /*MTK_DRM_OPT_CLEAR_LAYER*/
				<0>, /*MTK_DRM_OPT_LFR*/
				<0>, /*MTK_DRM_OPT_SF_PF*/
				<0>, /*MTK_DRM_OPT_DYN_MIPI_CHANGE*/
				<0>, /*MTK_DRM_OPT_PRIM_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_MSYNC2_0*/
				<1>, /*MTK_DRM_OPT_MML_PRIMARY*/
				<0>, /*MTK_DRM_OPT_MML_SUPPORT_CMD_MODE*/
				<0>, /*MTK_DRM_OPT_MML_PQ*/
				<0>, /*MTK_DRM_OPT_MML_IR*/
				<0>, /*MTK_DRM_OPT_DUAL_TE*/
				<0>, /*MTK_DRM_OPT_RES_SWITCH*/
				<0>, /*MTK_DRM_OPT_PREFETCH_TE*/
				<0>, /*MTK_DRM_OPT_VIDLE_APSRC_OFF*/
				<0>, /*MTK_DRM_OPT_VIDLE_DSI_PLL_OFF*/
				<0>, /*MTK_DRM_OPT_CHECK_TRIGGER_MERGE*/
				<0>, /*MTK_DRM_OPT_VIRTUAL_DISP*/
				<1>, /*MTK_DRM_OPT_OVL_BW_MONITOR*/
				<0>, /*MTK_DRM_OPT_GPU_CACHE*/
				<1>, /*MTK_DRM_OPT_SPHRT*/
				<0>, /*MTK_DRM_OPT_SDPA_OVL_SWITCH*/
				<0>, /*MTK_DRM_OPT_HRT_BY_LARB*/
				<0>, /*MTK_DRM_OPT_RES_SWITCH_ON_AP*/
				<0>, /*MTK_DRM_OPT_TILE_OVERHEAD*/
				<1>, /*MTK_DRM_OPT_VIDLE_TOP_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_MTCMOS_DT_EN*/
				<1>, /*MTK_DRM_OPT_VIDLE_MMINFRA_DT_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_DVFS_DT_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_QOS_DT_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_GCE_TS_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_DECOUPLE_MODE*/
				<1>, /*MTK_DRM_OPT_VIDLE_VDO_PANEL*/
				<0>, /*MTK_DRM_OPT_VIDLE_HOME_SCREEN_IDLE*/
				<0>; /*MTK_DRM_OPT_DPC_PRE_TE_EN*/
		};

		disp_mutex0: disp-mutex0@14001000 {
			compatible = "mediatek,disp_mutex0",
					"mediatek,mt6878-disp-mutex";
			mediatek,mml = <&mmlsys_config>;
			reg = <0 0x14001000 0 0x1000>;
			interrupts = <GIC_SPI 303 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_MUTEX0>;
		};

		disp_ovl0_2l: disp-ovl0-2l@14002000 {
			compatible = "mediatek,disp_ovl0_2l",
					"mediatek,mt6878-disp-ovl";
			reg = <0 0x14002000 0 0x1000>;
			interrupts = <GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
			iommus = <&disp_iommu M4U_L0_P2_DISP_OVL0_2L_RDMA0>,
				<&disp_iommu M4U_L0_P1_DISP_OVL0_2L_HDR>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_OVL0_2L>;

			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L0_P2_DISP_OVL0_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L0_P2_DISP_OVL0_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L0_P2_DISP_OVL0_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos",
						"DDP_COMPONENT_OVL0_2L_fbdc_qos",
						"DDP_COMPONENT_OVL0_2L_hrt_qos";
		};

		disp_ovl1_2l: disp-ovl1-2l@14003000 {
			compatible = "mediatek,disp_ovl1_2l",
					"mediatek,mt6878-disp-ovl";
			reg = <0 0x14003000 0 0x1000>;
			interrupts = <GIC_SPI 304 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
			iommus = <&disp_iommu M4U_L1_P1_DISP_OVL1_2L_RDMA0>,
				<&disp_iommu M4U_L1_P0_DISP_OVL1_2L_HDR>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_OVL1_2L>;

			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L1_P1_DISP_OVL1_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L1_P1_DISP_OVL1_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L1_P1_DISP_OVL1_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL1_2L_qos",
						"DDP_COMPONENT_OVL1_2L_fbdc_qos",
						"DDP_COMPONENT_OVL1_2L_hrt_qos";
		};

		disp_ovl2_2l: disp-ovl2-2l@14004000 {
			compatible = "mediatek,disp_ovl2_2l",
					"mediatek,mt6878-disp-ovl";
			reg = <0 0x14004000 0 0x1000>;
			interrupts = <GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
			iommus = <&disp_iommu M4U_L0_P4_DISP_OVL2_2L_RDMA0>,
				<&disp_iommu M4U_L0_P3_DISP_OVL2_2L_HDR>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_OVL2_2L>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L0_P4_DISP_OVL2_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L0_P4_DISP_OVL2_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L0_P4_DISP_OVL2_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL2_2L_qos",
						"DDP_COMPONENT_OVL2_2L_fbdc_qos",
						"DDP_COMPONENT_OVL2_2L_hrt_qos";
		};

		disp_ovl3_2l: disp-ovl3-2l@14005000 {
			compatible = "mediatek,disp_ovl3_2l",
					"mediatek,mt6878-disp-ovl";
			reg = <0 0x14005000 0 0x1000>;
			interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
			iommus = <&disp_iommu M4U_L1_P3_DISP_OVL3_2L_RDMA0>,
				<&disp_iommu M4U_L1_P2_DISP_OVL3_2L_HDR>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_OVL3_2L>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L1_P3_DISP_OVL3_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L1_P3_DISP_OVL3_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L1_P3_DISP_OVL3_2L_RDMA0)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "DDP_COMPONENT_OVL3_2L_qos",
						"DDP_COMPONENT_OVL3_2L_fbdc_qos",
						"DDP_COMPONENT_OVL3_2L_hrt_qos";
		};

		disp_ufbc_wdma0: disp-ufbc-wdma0@14006000 {
			compatible = "mediatek,disp_ufbc_wdma0";
			reg = <0 0x14006000 0 0x1000>;
			interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_UFBC_WDMA0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
			iommus = <&disp_iommu M4U_L0_P5_DISP_UFBC_WDMA0>;
		};

		disp_rsz1: disp-rsz1@14007000 {
			compatible = "mediatek,disp_rsz1",
					"mediatek,mt6878-disp-rsz";
			reg = <0 0x14007000 0 0x1000>;
			interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_RSZ1>;
		};

		disp_rsz0: disp-rsz0@14008000 {
			compatible = "mediatek,disp_rsz0",
					"mediatek,mt6878-disp-rsz";
			reg = <0 0x14008000 0 0x1000>;
			interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_RSZ0>;
		};

		disp_tdshp0: disp-tdshp0@14009000 {
			compatible = "mediatek,disp_tdshp0",
						"mediatek,mt6878-disp-tdshp";
			reg = <0 0x14009000 0 0x1000>;
			interrupts = <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_TDSHP0>;
			mtk-tdshp-clarity-support = <0>;
		};

		disp_tdshp1: disp-tdshp1@14012000 {
			compatible = "mediatek,disp_tdshp1",
						"mediatek,mt6878-disp-tdshp";
			reg = <0 0x14012000 0 0x1000>;
			interrupts = <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_TDSHP1>;
			mtk-tdshp-clarity-support = <0>;
		};

		disp_c3d0: disp-c3d0@1400a000 {
			compatible = "mediatek,disp_c3d0",
						"mediatek,mt6878-disp-c3d";
			reg = <0 0x1400a000 0 0x1000>;
			interrupts = <GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_C3D0>;
		};

		disp_c3d1: disp-c3d1@14013000 {
			compatible = "mediatek,disp_c3d1",
						"mediatek,mt6878-disp-c3d";
			reg = <0 0x14013000 0 0x1000>;
			interrupts = <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_C3D1>;
		};

		disp_color0: disp-color0@1400b000 {
			compatible = "mediatek,disp_color0",
						"mediatek,mt6878-disp-color";
			reg = <0 0x1400b000 0 0x1000>;
			interrupts = <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_COLOR0>;
		};

		disp_ccorr0: disp-ccorr0@1400c000 {
			compatible = "mediatek,disp_ccorr0",
						"mediatek,mt6878-disp-ccorr";
			reg = <0 0x1400c000 0 0x1000>;
			interrupts = <GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR0>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x01>;
			ccorr-linear = <1>;
		};

		disp_ccorr1: disp-ccorr1@1400d000 {
			compatible = "mediatek,disp_ccorr1",
						"mediatek,mt6878-disp-ccorr";
			reg = <0 0x1400d000 0 0x1000>;
			interrupts = <GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR1>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x01>;
			ccorr-linear = <0>;
		};

		disp_ccorr2: disp-ccorr2@14014000 {
			compatible = "mediatek,disp_ccorr2",
						"mediatek,mt6878-disp-ccorr";
			reg = <0 0x14014000 0 0x1000>;
			interrupts = <GIC_SPI 321 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR2>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x01>;
			ccorr-linear = <1>;
		};

		disp_ccorr3: disp-ccorr3@14015000 {
			compatible = "mediatek,disp_ccorr3",
						"mediatek,mt6878-disp-ccorr";
			reg = <0 0x14015000 0 0x1000>;
			interrupts = <GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_CCORR3>;
			ccorr-bit = <13>;
			ccorr-num-per-pipe = <2>;
			ccorr-linear-per-pipe = <0x01>;
			ccorr-linear = <0>;
		};

		disp_aal0: disp-aal0@1400e000 {
			compatible = "mediatek,disp_aal0",
						"mediatek,mt6878-disp-aal";
			reg = <0 0x1400e000 0 0x1000>;
			interrupts = <GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_AAL0>;
			mtk-aal-support = <1>;
			mtk-dre30-support = <0>;
			mtk-aal-clarity-support = <0>;
		};

		disp_gamma0: disp-gamma0@1400f000 {
			compatible = "mediatek,disp_gamma0",
						"mediatek,mt6878-disp-gamma";
			reg = <0 0x1400f000 0 0x1000>;
			interrupts = <GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_GAMMA0>;
			gamma-data-mode = <2>;
			color-protect-red = <0>;
			color-protect-green = <0>;
			color-protect-blue = <0>;
			color-protect-white = <0>;
			color-protect-black = <0>;
			color-protect-lsb = <0>;
		};

		disp_gamma1: disp-gamma1@14016000 {
			compatible = "mediatek,disp_gamma1",
						"mediatek,mt6878-disp-gamma";
			reg = <0 0x14016000 0 0x1000>;
			interrupts = <GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_GAMMA1>;
			gamma-data-mode = <2>;
			color-protect-red = <0>;
			color-protect-green = <0>;
			color-protect-blue = <0>;
			color-protect-white = <0>;
			color-protect-black = <0>;
			color-protect-lsb = <0>;
		};

		disp_postmask0: disp-postmask0@14010000 {
			compatible = "mediatek,disp_postmask0",
					"mediatek,mt6878-disp-postmask";
			reg = <0 0x14010000 0 0x1000>;
			interrupts = <GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_POSTMASK0>;
			mediatek,larb = <&smi_larb0>;
			mediatek,smi-id = <0>;
			iommus = <&disp_iommu M4U_L0_P0_DISP_POSTMASK0>;
		};

		disp_dither0: disp-dither0@14011000 {
			compatible = "mediatek,disp_dither0",
						"mediatek,mt6878-disp-dither";
			reg = <0 0x14011000 0 0x1000>;
			interrupts = <GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_DITHER0>;
			pure-clr-det = <0>;
			pure-clr-num = <7>;
			pure-clr-rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp_dither1: disp-dither1@14017000 {
			compatible = "mediatek,disp_dither1",
						"mediatek,mt6878-disp-dither";
			reg = <0 0x14017000 0 0x1000>;
			interrupts = <GIC_SPI 324 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_DITHER1>;
			pure-clr-det = <0>;
			pure-clr-num = <7>;
			pure-clr-rgb = <255 0 0
				0 255 0
				0 0 255
				255 255 0
				255 0 255
				0 255 255
				255 255 255>;
		};

		disp_splitter0: disp-splitter0@14018000 {
			compatible = "mediatek,disp_splitter0";
			reg = <0 0x14018000 0 0x1000>;
			interrupts = <GIC_SPI 325 IRQ_TYPE_NONE 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_SPLITTER0>;
		};

		disp_dsc_wrap0: disp-dsc-wrap0@14019000 {
			compatible = "mediatek,disp_dsc_wrap0",
					"mediatek,mt6878-disp-dsc";
			reg = <0 0x14019000 0 0x1000>;
			interrupts = <GIC_SPI 326 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_DSC_WRAP0>;
		};

		dsi0: dsi@1401a000 {
			compatible = "mediatek,dsi0",
					"mediatek,mt6878-dsi";
			reg = <0 0x1401a000 0 0x1000>;
			interrupts = <GIC_SPI 328 IRQ_TYPE_LEVEL_HIGH 0>;
			phys = <&mipi_tx_config0>;
			phy-names = "dphy";
			clocks = <&dispsys_config_clk CLK_MM_DISP_DSI0>,
			<&dispsys_config_clk CLK_MM_DSI0>,
			<&mipi_tx_config0>;
			clock-names = "engine", "digital", "hs";
		};

		dsi_te: dsi-te {
			compatible = "mediatek, dsi_te-eint";
			status = "disabled";
		};
#if 0
		dsi1: dsi@1401b000 {
			compatible = "mediatek,disp_dsi1",
					"mediatek,mt6878-dsi";
			reg = <0 0x1401b000 0 0x1000>;
			interrupts = <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH 0>;
			phys = <&mipi_tx_config1>;
			phy-names = "dphy";
			clocks = <&dispsys_config_clk CLK_MM_DISP_DSI1>,
			<&dispsys_config_clk CLK_MM_DSI1>,
			<&mipi_tx_config1>;
			clock-names = "engine", "digital", "hs";
		};

		dsi1_te: dsi1-te {
			compatible = "mediatek, dsi1_te-eint";
			status = "disabled";
		};

		disp_wdma1: disp-wdma1@1401c000 {
			compatible = "mediatek,disp_wdma1",
					"mediatek,mt6878-disp-wdma";
			reg = <0 0x1401c000 0 0x1000>;
			interrupts = <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&dispsys_config_clk CLK_MM_DISP_WDMA1>;
			fifo-size-1plane = <966>;
			fifo-size-uv-1plane = <29>;
			fifo-size-2plane = <640>;
			fifo-size-uv-2plane = <320>;
			fifo-size-3plane = <637>;
			fifo-size-uv-3plane = <160>;
			mediatek,larb = <&smi_larb1>;
			mediatek,smi-id = <1>;
			iommus = <&disp_iommu M4U_L1_P4_DISP_WDMA1>;
		};

		mipi_tx_config1: mipi-tx-config@11e10000 {
			status = "disabled";
			compatible = "mediatek,mipi_tx_config1",
						"mediatek,mt6878-mipi-tx";
			reg = <0 0x11e60000 0 0x1000>;
			clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx1_pll";
			dispsys-sel-offset = <0x170 0x174>;
		};
#endif
		mipi_tx_config0: mipi-tx-config@11e50000 {
			compatible = "mediatek,mipi_tx_config0",
						"mediatek,mt6878-mipi-tx";
			reg = <0 0x11e50000 0 0x1000>;
			clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx0_pll";
			dispsys-sel-offset = <0x170 0x174>;
		};

		i2c@1401d000 {
			compatible = "mediatek,i2c";
			reg = <0 0x1401d000 0 0x1000>;
		};

		apdma: dma-controller@11300b00 {
			compatible = "mediatek,mt6985-uart-dma";
				reg =  <0 0x11300b00 0 0x80>,
				<0 0x11300b80 0 0x80>,
				<0 0x11300c00 0 0x80>,
				<0 0x11300c80 0 0x80>,
				<0 0x11300d00 0 0x80>,
				<0 0x11300d80 0 0x80>;
			interrupts =  <GIC_SPI 432 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 433 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 434 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 435 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 436 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 437 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&pericfg_ao_clk CLK_PERAOP_DMA_B>;
			clock-names = "apdma";
			dma-requests = <6>;
			#dma-cells = <1>;
		};

		uart0: serial@11001000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11001000 0 0x1000>;
			interrupts = <GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART0>;
			clock-names = "baud", "bus";
			dmas = <&apdma 0 &apdma 1>;
			dma-names = "tx", "rx";
			uart-line = <0>;
		};

		uart1: serial@11002000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x1000>;
			interrupts = <GIC_SPI 398 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART1>;
			clock-names = "baud", "bus";
			dmas = <&apdma 2 &apdma 3>;
			dma-names = "tx", "rx";
			uart-line = <1>;
		};

		uart2: serial@11003000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x11003000 0 0x1000>;
			interrupts = <GIC_SPI 399 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAOP_UART2>;
			clock-names = "baud", "bus";
			dmas = <&apdma 4 &apdma 5>;
			dma-names = "tx", "rx";
			uart-line = <2>;
		};

		spi0: spi0@11010000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <3>, <0>;
			reg = <0 0x11010000 0 0x100>;
			interrupts = <GIC_SPI 459 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI0_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI0_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi1: spi1@11011000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <0>;
			reg = <0 0x11011000 0 0x100>;
			interrupts = <GIC_SPI 460 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI1_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI1_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi2: spi2@11012000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <0>;
			reg = <0 0x11012000 0 0x100>;
			interrupts = <GIC_SPI 461 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI2_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI2_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi3: spi3@11013000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <0>;
			reg = <0 0x11013000 0 0x100>;
			interrupts = <GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI3_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI3_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi4: spi4@11014000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <3>, <0>;
			reg = <0 0x11014000 0 0x100>;
			interrupts = <GIC_SPI 463 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI4_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI4_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi5: spi5@11015000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <0>;
			reg = <0 0x11015000 0 0x100>;
			interrupts = <GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI5_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI5_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi6: spi6@11016000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <0>;
			reg = <0 0x11016000 0 0x100>;
			interrupts = <GIC_SPI 465 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI6_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI6_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi7: spi7@11017000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <0>;
			reg = <0 0x11017000 0 0x100>;
			interrupts = <GIC_SPI 466 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_UNIVPLL_D6_D2>,
			<&topckgen_clk CLK_TOP_SPI7_SEL>,
			<&pericfg_ao_clk CLK_PERAOP_SPI7_B>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		mmc0: mmc@11230000 {
			compatible = "mediatek,mt6878-mmc";
			reg = <0 0x11230000 0 0x10000>,
			      <0 0x11f60000 0 0x1000>;
			interrupts = <GIC_SPI 387 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC50_0_SEL>,
				<&topckgen_clk CLK_TOP_MSDC50_0_HCLK_SEL>,
				<&topckgen_clk CLK_TOP_AES_MSDCFDE_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_MSDC0>,
				<&pericfg_ao_clk CLK_PERAOP_MSDC0_H>,
				<&pericfg_ao_clk CLK_PERAOP_MSDC0_FAES>,
				<&pericfg_ao_clk CLK_PERAOP_MSDC0_SLV_H>,
				<&pericfg_ao_clk CLK_PERAOP_MSDC0_MST_F>;
			clock-names = "source", "bus_clk", "crypto_clk", "source_cg",
			"hclk", "crypto_cg", "pclk_cg", "axi_cg";
			status = "disabled";
		};

		mmc1: mmc@11240000 {
			compatible = "mediatek,mt6878-mmc";
			reg = <0 0x11240000 0 0x1000>,
			      <0 0x11d80000 0 0x1000>;
			interrupts = <GIC_SPI 388 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
				<&topckgen_clk CLK_TOP_MSDC30_1_HCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_MSDC1>,
				<&pericfg_ao_clk CLK_PERAOP_MSDC0_H>,
				<&pericfg_ao_clk CLK_PERAOP_MSDC1_H>,
				<&pericfg_ao_clk CLK_PERAOP_MSDC1_SLV_H>,
				<&pericfg_ao_clk CLK_PERAOP_MSDC1_MST_F>;
			clock-names = "source", "bus_clk", "source_cg", "sys_cg", "hclk", "pclk_cg", "axi_cg";
			status = "disabled";
		};

		watchdog: watchdog@1c00a000 {
			compatible = "mediatek,mt6878-wdt",
					"mediatek,mt6589-wdt",
					"syscon", "simple-mfd";
			reg = <0 0x1c00a000 0 0x100>;
			reboot-mode {
				compatible = "syscon-reboot-mode";
				offset = <0x24>;
				mask = <0xf>;
				mode-charger = <BOOT_CHARGER>;
				mode-recovery = <BOOT_RECOVERY>;
				mode-bootloader = <BOOT_BOOTLOADER>;
				mode-dm-verity-dev-corrupt = <BOOT_DM_VERITY>;
				mode-kpoc = <BOOT_KPOC>;
				mode-ddr-reserve = <BOOT_DDR_RSVD>;
				mode-meta = <BOOT_META>;
				mode-rpmbpk = <BOOT_RPMBPK>;
			};
		};

		systimer: systimer@1cc10000 {
			compatible = "mediatek,mt6878-timer",
					"mediatek,mt6765-timer";
			reg = <0 0x1cc10000 0 0x1000>;
			interrupts = <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk13m>;
		};

		i2c0: i2c@11c20000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11c20000 0 0x1000>,
				<0 0x11300200 0 0x80>;
			interrupts = <GIC_SPI 400 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_e_s_clk CLK_IMP_E_S_I3C0_W1S>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <125>;
			sda-gpio-id = <126>;
		};

		i2c1: i2c@11c21000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11c21000 0 0x1000>,
				<0 0x11300280 0 0x80>;
			interrupts = <GIC_SPI 401 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_e_s_clk CLK_IMP_E_S_I3C1_W1S>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <127>;
			sda-gpio-id = <128>;
		};

		i2c2: i2c@11c22000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11c22000 0 0x1000>,
				<0 0x11300300 0 0x100>;
			interrupts = <GIC_SPI 402 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_e_s_clk CLK_IMP_E_S_I3C2_W1S>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <129>;
			sda-gpio-id = <130>;
		};

		i2c3: i2c@11e00000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11e00000 0 0x1000>,
				<0 0x11300400 0 0x80>;
			interrupts = <GIC_SPI 403 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_w_s_clk CLK_IMP_W_S_I3C3_W1S>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <131>;
			sda-gpio-id = <132>;
		};

		i2c4: i2c@11c23000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11c23000 0 0x1000>,
				<0 0x11300480 0 0x100>;
			interrupts = <GIC_SPI 404 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_e_s_clk CLK_IMP_E_S_I3C4_W1S>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <133>;
			sda-gpio-id = <134>;
		};

		i2c5: i2c@11280000 {
			compatible = "mediatek,mt6989-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x11280000 0 0x1000>,
				<0 0x11300580 0 0x80>;
			interrupts = <GIC_SPI 405 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_cen_s_clk CLK_IM_C_S_I3C5_W1S>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <135>;
			sda-gpio-id = <136>;
		};

		i2c6: i2c@11e01000 {
			compatible = "mediatek,mt6989-i2c";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0 0x11e01000 0 0x1000>,
				<0 0x11300600 0 0x80>;
			interrupts = <GIC_SPI 406 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_w_s_clk CLK_IMP_W_S_I3C6_W1S>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <137>;
			sda-gpio-id = <138>;
		};

		i2c7: i2c@11e02000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11e02000 0 0x1000>,
				<0 0x11300680 0 0x100>;
			interrupts = <GIC_SPI 407 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_w_s_clk CLK_IMP_W_S_I3C7_W1S>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <139>;
			sda-gpio-id = <140>;
		};

		i2c8: i2c@11e03000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11e03000 0 0x1000>,
				<0 0x11300780 0 0x100>;
			interrupts = <GIC_SPI 408 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_w_s_clk CLK_IMP_W_S_I3C8_W1S>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <141>;
			sda-gpio-id = <142>;
		};

		i2c9: i2c@11c24000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11c24000 0 0x1000>,
				<0 0x11300880 0 0x100>;
			interrupts = <GIC_SPI 409 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_e_s_clk CLK_IMP_E_S_I3C9_W1S>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <143>;
			sda-gpio-id = <144>;
		};

		i2c10: i2c@11d70000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11d70000 0 0x1000>,
				<0 0x11300980 0 0x80>;
			interrupts = <GIC_SPI 410 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_es_s_clk CLK_IMP_ES_S_I3C10_W1S>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <145>;
			sda-gpio-id = <146>;
		};

		i2c11: i2c@11d71000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11d71000 0 0x1000>,
				<0 0x11300a00 0 0x80>;
			interrupts = <GIC_SPI 411 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_es_s_clk CLK_IMP_ES_S_I3C11_W1S>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <147>;
			sda-gpio-id = <148>;
		};

		i2c12: i2c@11d72000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x11d72000 0 0x1000>,
				<0 0x11300a80 0 0x80>;
			interrupts = <GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_es_s_clk CLK_IMP_ES_S_I3C12_W1S>,
				<&pericfg_ao_clk CLK_PERAOP_DMA_B>;
			clock-names = "main", "dma";
			clock-div = <1>;
		};

		disp_dpc: disp-dpc@14020000 {
			compatible = "mediatek,mt6878-disp-dpc";
			reg = <0 0x14020000 0 0x1000>,        /* dpc base */
				<0 0x1c01c000 0 0x1000>,          /* vlp base */
				<0 0x1c001000 0 0x1000>,          /* spm base */
				<0 0x1ec45130 0 0x4>,             /* hwvote */
				<0 0x1ec352b8 0 0x4>,             /* hfrp */
				<0 0x1c00f000 0 0x4>,             /* dvfsrc_apb */
				<0 0x1c00f2a0 0 0x4>,             /* dvfsrc_apb */
				<0 0x1e80090c 0 0x4>;             /* mminfra*/
			reg-names =
				"DPC_BASE",
				"VLP_BASE",
				"SPM_BASE",
				"hw_vote_status",
				"vdisp_dvsrc_debug_sta_7",
				"dvfsrc_en",
				"dvfsrc_debug_sta_1",
				"mminfra_hangfree";
			interrupts =
				<GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH 0>, /* DPC_DISP_IRQ_BIT */
				<GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH 0>; /* DPC_MML_IRQ_BIT */
			vidle-mask = <0x43e>;
		};

		reserved@14021000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14021000 0 0x1000>;
		};

		reserved@14022000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14022000 0 0x1000>;
		};

		reserved@14023000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14023000 0 0x1000>;
		};

		reserved@14024000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14024000 0 0x1000>;
		};

		reserved@14025000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14025000 0 0x1000>;
		};

		reserved@14026000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14026000 0 0x1000>;
		};

		reserved@14027000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14027000 0 0x1000>;
		};

		reserved@14028000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14028000 0 0x1000>;
		};

		reserved@14029000 {
			compatible = "mediatek,reserved";
			reg = <0 0x14029000 0 0x1000>;
		};

		reserved@1402a000 {
			compatible = "mediatek,reserved";
			reg = <0 0x1402a000 0 0x1000>;
		};

		hcp: hcp@15001000 {
			compatible = "mediatek,hcp7sp";
			reg = <0 0x15001000 0 0x4000>;
			iommus = <&disp_iommu M4U_L15_P0_VIPI_D1>;
		};

		imgsys_cmdq: imgsys-cmdq@15002000 {
			compatible = "mediatek,imgsys-cmdq-7sp";
			reg = <0 0x15002000 0 0x4000>;
			iommus = <&disp_iommu M4U_L15_P0_VIPI_D1>;
		};

		imgsys_fw: imgsys-fw@15000000 {
			compatible = "mediatek,imgsys-isp7sp-mt6878";
			reg = <0 0x15000000 0 0x4000>,	/* 0 IMGSYS_TOP */
					<0 0x15700000 0 0x10000>,	/* 1 IMGSYS_TRAW */
					<0 0x15040000 0 0x10000>,	/* 2 IMGSYS_LTRAW */
					<0 0x15100000 0 0x10000>,	/* 3 IMGSYS_DIP */
					<0 0x15150000 0 0x10000>,	/* 4 IMGSYS_DIP_NR */
					<0 0x15160000 0 0x10000>,	/* 5 IMGSYS_DIP_NR2 */
					<0 0x15210000 0 0x10000>,	/* 6 IMGSYS_PQDIP_A */
					<0 0x15510000 0 0x10000>,	/* 7 IMGSYS_PQDIP_B */
					<0 0x15200000 0 0x10000>,	/* 8 IMGSYS_WPE_EIS */
					<0 0x15500000 0 0x10000>,	/* 9 IMGSYS_WPE_TNR */
					<0 0x15200000 0 0x10000>,	/* 10 IMGSYS_WPE_LITE */
					<0 0x15220000 0 0x00100>,	/* 11 IMGSYS_WPE1_DIP1 */
					<0 0x15320000 0 0x10000>,	/* 12 IMGSYS_ME */
					<0 0x00000000 0 0x01500>,	/* 13 IMGSYS_ADL_A */
					<0 0x00000000 0 0x01500>,	/* 14 IMGSYS_ADL_B */
					<0 0x15520000 0 0x00100>,	/* 15 IMGSYS_WPE2_DIP1 */
					<0 0x15620000 0 0x00100>,	/* 16 IMGSYS_WPE3_DIP1 */
					<0 0x15110000 0 0x00100>,	/* 17 IMGSYS_DIP_TOP */
					<0 0x15130000 0 0x00100>,	/* 18 IMGSYS_DIP_TOP_NR */
					<0 0x15170000 0 0x00100>,	/* 19 IMGSYS_DIP_TOP_NR2 */
					<0 0x15710000 0 0x00100>,	/* 20 IMGSYS_TRAW_DIP1 */
					<0 0x15330000 0 0x10000>;	/* 21 IMGSYS_ME_MMG */
			mediatek,hcp = <&hcp>;
			mediatek,larbs = <&smi_larb9>,
					<&smi_larb11>,
					<&smi_larb15>,
					<&smi_larb22>,
					<&smi_larb28>,
					<&smi_larb38>,
					<&smi_larb12>;
			mediatek,imgsys-cmdq = <&imgsys_cmdq>;
			mmqos-supply = <&mmqos>;
			iommus = <&disp_iommu M4U_L28_P1_IMGI_T1_N_A>;
			imgsys-supply = <&gce_m_sec>;
			mboxes =
					/* normal thread */
					<&gce_m 0 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 1 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 2 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 3 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 4 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 5 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 16 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 17 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 18 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 19 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 22 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 23 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 28 3000 CMDQ_THR_PRIO_1>,
					<&gce_m 29 3000 CMDQ_THR_PRIO_1>,
					/* power thread */
					<&gce_m 26 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					<&gce_m 27 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					<&gce_m 30 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					<&gce_m 31 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					/* secure thread */
					<&gce_m_sec 10 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
					<&gce_m_sec 12 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>;
					/* thread list end */
				traw-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_0>;
				traw-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_1>;
				traw-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_2>;
				traw-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_3>;
				traw-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_4>;
				traw-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_5>;
				traw-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_6>;
				traw-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_7>;
				traw-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_8>;
				traw-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_9>;
				ltraw-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_0>;
				ltraw-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_1>;
				ltraw-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_2>;
				ltraw-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_3>;
				ltraw-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_4>;
				ltraw-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_5>;
				ltraw-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_6>;
				ltraw-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_7>;
				ltraw-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_8>;
				ltraw-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_9>;
				dip-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_0>;
				dip-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_1>;
				dip-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_2>;
				dip-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_3>;
				dip-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_4>;
				dip-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_5>;
				dip-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_6>;
				dip-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_7>;
				dip-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_8>;
				dip-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_9>;
				pqa-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_0>;
				pqa-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_1>;
				pqa-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_2>;
				pqa-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_3>;
				pqa-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_4>;
				pqa-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_5>;
				pqa-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_6>;
				pqa-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_7>;
				pqa-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_8>;
				pqa-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_9>;
				pqb-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_0>;
				pqb-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_1>;
				pqb-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_2>;
				pqb-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_3>;
				pqb-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_4>;
				pqb-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_5>;
				pqb-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_6>;
				pqb-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_7>;
				pqb-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_8>;
				pqb-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_9>;
				wpe-eis-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_0>;
				wpe-eis-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_1>;
				wpe-eis-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_2>;
				wpe-eis-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_3>;
				wpe-eis-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_4>;
				wpe-eis-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_5>;
				wpe-eis-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_6>;
				wpe-eis-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_7>;
				wpe-eis-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_8>;
				wpe-eis-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_EIS_CQ_THR_DONE_P2_9>;
				wpe-tnr-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_0>;
				wpe-tnr-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_1>;
				wpe-tnr-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_2>;
				wpe-tnr-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_3>;
				wpe-tnr-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_4>;
				wpe-tnr-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_5>;
				wpe-tnr-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_6>;
				wpe-tnr-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_7>;
				wpe-tnr-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_8>;
				wpe-tnr-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_TNR_CQ_THR_DONE_P2_9>;
#if 0
				wpe-lite-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_0>;
				wpe-lite-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_1>;
				wpe-lite-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_2>;
				wpe-lite-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_3>;
				wpe-lite-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_4>;
				wpe-lite-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_5>;
				wpe-lite-cq-thread6-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_6>;
				wpe-lite-cq-thread7-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_7>;
				wpe-lite-cq-thread8-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_8>;
				wpe-lite-cq-thread9-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WOE_LITE_CQ_THR_DONE_P2_9>;
#endif
				me-done =
					/bits/ 16 <CMDQ_EVENT_IMG_IMGSYS_IPE_ME_DONE>;
#if 0
				adl-tile-done =
					/bits/ 16 <CMDQ_EVENT_IMG_ADL_TILE_DONE_EVENT>;
#endif
				wpe-eis-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_EIS>;
				wpe-tnr-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_TNR>;
				wpe-lite-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_LITE>;
				traw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_TRAW>;
				ltraw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_LTRAW>;
				dip-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_DIP>;
				pqdip-a-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_A>;
				pqdip-b-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_B>;
				me-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IPESYS_ME>;
				apu-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_APUSYS_APU>;
				vss-traw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_TRAW>;
				vss-ltraw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_LTRAW>;
				vss-dip-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_DIP>;
				sw-sync-token-pool-1 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_1>;
				sw-sync-token-pool-2 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_2>;
				sw-sync-token-pool-3 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_3>;
				sw-sync-token-pool-4 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_4>;
				sw-sync-token-pool-5 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_5>;
				sw-sync-token-pool-6 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_6>;
				sw-sync-token-pool-7 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_7>;
				sw-sync-token-pool-8 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_8>;
				sw-sync-token-pool-9 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_9>;
				sw-sync-token-pool-10 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_10>;
				sw-sync-token-pool-11 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_11>;
				sw-sync-token-pool-12 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_12>;
				sw-sync-token-pool-13 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_13>;
				sw-sync-token-pool-14 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_14>;
				sw-sync-token-pool-15 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_15>;
				sw-sync-token-pool-16 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_16>;
				sw-sync-token-pool-17 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_17>;
				sw-sync-token-pool-18 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_18>;
				sw-sync-token-pool-19 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_19>;
				sw-sync-token-pool-20 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_20>;
				sw-sync-token-pool-21 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_21>;
				sw-sync-token-pool-22 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_22>;
				sw-sync-token-pool-23 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_23>;
				sw-sync-token-pool-24 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_24>;
				sw-sync-token-pool-25 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_25>;
				sw-sync-token-pool-26 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_26>;
				sw-sync-token-pool-27 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_27>;
				sw-sync-token-pool-28 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_28>;
				sw-sync-token-pool-29 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_29>;
				sw-sync-token-pool-30 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_30>;
				sw-sync-token-pool-31 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_31>;
				sw-sync-token-pool-32 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_32>;
				sw-sync-token-pool-33 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_33>;
				sw-sync-token-pool-34 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_34>;
				sw-sync-token-pool-35 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_35>;
				sw-sync-token-pool-36 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_36>;
				sw-sync-token-pool-37 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_37>;
				sw-sync-token-pool-38 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_38>;
				sw-sync-token-pool-39 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_39>;
				sw-sync-token-pool-40 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_40>;
				sw-sync-token-pool-41 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_41>;
				sw-sync-token-pool-42 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_42>;
				sw-sync-token-pool-43 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_43>;
				sw-sync-token-pool-44 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_44>;
				sw-sync-token-pool-45 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_45>;
				sw-sync-token-pool-46 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_46>;
				sw-sync-token-pool-47 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_47>;
				sw-sync-token-pool-48 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_48>;
				sw-sync-token-pool-49 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_49>;
				sw-sync-token-pool-50 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_50>;
				sw-sync-token-pool-51 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_51>;
				sw-sync-token-pool-52 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_52>;
				sw-sync-token-pool-53 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_53>;
				sw-sync-token-pool-54 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_54>;
				sw-sync-token-pool-55 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_55>;
				sw-sync-token-pool-56 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_56>;
				sw-sync-token-pool-57 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_57>;
				sw-sync-token-pool-58 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_58>;
				sw-sync-token-pool-59 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_59>;
				sw-sync-token-pool-60 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_60>;
				sw-sync-token-pool-61 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_61>;
				sw-sync-token-pool-62 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_62>;
				sw-sync-token-pool-63 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_63>;
				sw-sync-token-pool-64 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_64>;
				sw-sync-token-pool-65 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_65>;
				sw-sync-token-pool-66 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_66>;
				sw-sync-token-pool-67 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_67>;
				sw-sync-token-pool-68 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_68>;
				sw-sync-token-pool-69 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_69>;
				sw-sync-token-pool-70 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_70>;
				sw-sync-token-pool-71 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_71>;
				sw-sync-token-pool-72 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_72>;
				sw-sync-token-pool-73 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_73>;
				sw-sync-token-pool-74 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_74>;
				sw-sync-token-pool-75 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_75>;
				sw-sync-token-pool-76 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_76>;
				sw-sync-token-pool-77 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_77>;
				sw-sync-token-pool-78 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_78>;
				sw-sync-token-pool-79 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_79>;
				sw-sync-token-pool-80 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_80>;
				sw-sync-token-pool-81 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_81>;
				sw-sync-token-pool-82 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_82>;
				sw-sync-token-pool-83 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_83>;
				sw-sync-token-pool-84 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_84>;
				sw-sync-token-pool-85 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_85>;
				sw-sync-token-pool-86 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_86>;
				sw-sync-token-pool-87 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_87>;
				sw-sync-token-pool-88 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_88>;
				sw-sync-token-pool-89 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_89>;
				sw-sync-token-pool-90 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_90>;
				sw-sync-token-pool-91 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_91>;
				sw-sync-token-pool-92 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_92>;
				sw-sync-token-pool-93 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_93>;
				sw-sync-token-pool-94 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_94>;
				sw-sync-token-pool-95 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_95>;
				sw-sync-token-pool-96 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_96>;
				sw-sync-token-pool-97 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_97>;
				sw-sync-token-pool-98 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_98>;
				sw-sync-token-pool-99 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_99>;
				sw-sync-token-pool-100 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_100>;
				sw-sync-token-pool-101 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_101>;
				sw-sync-token-pool-102 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_102>;
				sw-sync-token-pool-103 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_103>;
				sw-sync-token-pool-104 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_104>;
				sw-sync-token-pool-105 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_105>;
				sw-sync-token-pool-106 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_106>;
				sw-sync-token-pool-107 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_107>;
				sw-sync-token-pool-108 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_108>;
				sw-sync-token-pool-109 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_109>;
				sw-sync-token-pool-110 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_110>;
				sw-sync-token-pool-111 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_111>;
				sw-sync-token-pool-112 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_112>;
				sw-sync-token-pool-113 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_113>;
				sw-sync-token-pool-114 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_114>;
				sw-sync-token-pool-115 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_115>;
				sw-sync-token-pool-116 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_116>;
				sw-sync-token-pool-117 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_117>;
				sw-sync-token-pool-118 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_118>;
				sw-sync-token-pool-119 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_119>;
				sw-sync-token-pool-120 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_120>;
				sw-sync-token-pool-121 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_121>;
				sw-sync-token-pool-122 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_122>;
				sw-sync-token-pool-123 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_123>;
				sw-sync-token-pool-124 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_124>;
				sw-sync-token-pool-125 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_125>;
				sw-sync-token-pool-126 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_126>;
				sw-sync-token-pool-127 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_127>;
				sw-sync-token-pool-128 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_128>;
				sw-sync-token-pool-129 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_129>;
				sw-sync-token-pool-130 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_130>;
				sw-sync-token-pool-131 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_131>;
				sw-sync-token-pool-132 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_132>;
				sw-sync-token-pool-133 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_133>;
				sw-sync-token-pool-134 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_134>;
				sw-sync-token-pool-135 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_135>;
				sw-sync-token-pool-136 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_136>;
				sw-sync-token-pool-137 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_137>;
				sw-sync-token-pool-138 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_138>;
				sw-sync-token-pool-139 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_139>;
				sw-sync-token-pool-140 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_140>;
				sw-sync-token-pool-141 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_141>;
				sw-sync-token-pool-142 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_142>;
				sw-sync-token-pool-143 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_143>;
				sw-sync-token-pool-144 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_144>;
				sw-sync-token-pool-145 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_145>;
				sw-sync-token-pool-146 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_146>;
				sw-sync-token-pool-147 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_147>;
				sw-sync-token-pool-148 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_148>;
				sw-sync-token-pool-149 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_149>;
				sw-sync-token-pool-150 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_150>;
				sw-sync-token-pool-151 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_151>;
				sw-sync-token-pool-152 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_152>;
				sw-sync-token-pool-153 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_153>;
				sw-sync-token-pool-154 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_154>;
				sw-sync-token-pool-155 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_155>;
				sw-sync-token-pool-156 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_156>;
				sw-sync-token-pool-157 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_157>;
				sw-sync-token-pool-158 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_158>;
				sw-sync-token-pool-159 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_159>;
				sw-sync-token-pool-160 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_160>;
				sw-sync-token-pool-161 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_161>;
				sw-sync-token-pool-162 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_162>;
				sw-sync-token-pool-163 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_163>;
				sw-sync-token-pool-164 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_164>;
				sw-sync-token-pool-165 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_165>;
				sw-sync-token-pool-166 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_166>;
				sw-sync-token-pool-167 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_167>;
				sw-sync-token-pool-168 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_168>;
				sw-sync-token-pool-169 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_169>;
				sw-sync-token-pool-170 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_170>;
				sw-sync-token-pool-171 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_171>;
				sw-sync-token-pool-172 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_172>;
				sw-sync-token-pool-173 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_173>;
				sw-sync-token-pool-174 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_174>;
				sw-sync-token-pool-175 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_175>;
				sw-sync-token-pool-176 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_176>;
				sw-sync-token-pool-177 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_177>;
				sw-sync-token-pool-178 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_178>;
				sw-sync-token-pool-179 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_179>;
				sw-sync-token-pool-180 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_180>;
				sw-sync-token-pool-181 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_181>;
				sw-sync-token-pool-182 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_182>;
				sw-sync-token-pool-183 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_183>;
				sw-sync-token-pool-184 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_184>;
				sw-sync-token-pool-185 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_185>;
				sw-sync-token-pool-186 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_186>;
				sw-sync-token-pool-187 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_187>;
				sw-sync-token-pool-188 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_188>;
				sw-sync-token-pool-189 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_189>;
				sw-sync-token-pool-190 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_190>;
				sw-sync-token-pool-191 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_191>;
				sw-sync-token-pool-192 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_192>;
				sw-sync-token-pool-193 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_193>;
				sw-sync-token-pool-194 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_194>;
				sw-sync-token-pool-195 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_195>;
				sw-sync-token-pool-196 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_196>;
				sw-sync-token-pool-197 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_197>;
				sw-sync-token-pool-198 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_198>;
				sw-sync-token-pool-199 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_199>;
				sw-sync-token-pool-200 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_200>;
				sw-sync-token-pool-201 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_201>;
				sw-sync-token-pool-202 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_202>;
				sw-sync-token-pool-203 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_203>;
				sw-sync-token-pool-204 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_204>;
				sw-sync-token-pool-205 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_205>;
				sw-sync-token-pool-206 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_206>;
				sw-sync-token-pool-207 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_207>;
				sw-sync-token-pool-208 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_208>;
				sw-sync-token-pool-209 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_209>;
				sw-sync-token-pool-210 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_210>;
				sw-sync-token-pool-211 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_211>;
				sw-sync-token-pool-212 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_212>;
				sw-sync-token-pool-213 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_213>;
				sw-sync-token-pool-214 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_214>;
				sw-sync-token-pool-215 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_215>;
				sw-sync-token-pool-216 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_216>;
				sw-sync-token-pool-217 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_217>;
				sw-sync-token-pool-218 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_218>;
				sw-sync-token-pool-219 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_219>;
				sw-sync-token-pool-220 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_220>;
				sw-sync-token-pool-221 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_221>;
				sw-sync-token-pool-222 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_222>;
				sw-sync-token-pool-223 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_223>;
				sw-sync-token-pool-224 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_224>;
				sw-sync-token-pool-225 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_225>;
				sw-sync-token-pool-226 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_226>;
				sw-sync-token-pool-227 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_227>;
				sw-sync-token-pool-228 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_228>;
				sw-sync-token-pool-229 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_229>;
				sw-sync-token-pool-230 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_230>;
				sw-sync-token-pool-231 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_231>;
				sw-sync-token-pool-232 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_232>;
				sw-sync-token-pool-233 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_233>;
				sw-sync-token-pool-234 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_234>;
				sw-sync-token-pool-235 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_235>;
				sw-sync-token-pool-236 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_236>;
				sw-sync-token-pool-237 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_237>;
				sw-sync-token-pool-238 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_238>;
				sw-sync-token-pool-239 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_239>;
				sw-sync-token-pool-240 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_240>;
				sw-sync-token-pool-241 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_241>;
				sw-sync-token-pool-242 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_242>;
				sw-sync-token-pool-243 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_243>;
				sw-sync-token-pool-244 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_244>;
				sw-sync-token-pool-245 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_245>;
				sw-sync-token-pool-246 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_246>;
				sw-sync-token-pool-247 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_247>;
				sw-sync-token-pool-248 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_248>;
				sw-sync-token-pool-249 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_249>;
				sw-sync-token-pool-250 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_250>;
				sw-sync-token-pool-251 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_251>;
				sw-sync-token-pool-252 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_252>;
				sw-sync-token-pool-253 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_253>;
				sw-sync-token-pool-254 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_254>;
				sw-sync-token-pool-255 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_255>;
				sw-sync-token-pool-256 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_256>;
				sw-sync-token-pool-257 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_257>;
				sw-sync-token-pool-258 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_258>;
				sw-sync-token-pool-259 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_259>;
				sw-sync-token-pool-260 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_260>;
				sw-sync-token-pool-261 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_261>;
				sw-sync-token-pool-262 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_262>;
				sw-sync-token-pool-263 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_263>;
				sw-sync-token-pool-264 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_264>;
				sw-sync-token-pool-265 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_265>;
				sw-sync-token-pool-266 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_266>;
				sw-sync-token-pool-267 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_267>;
				sw-sync-token-pool-268 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_268>;
				sw-sync-token-pool-269 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_269>;
				sw-sync-token-pool-270 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_270>;
				sw-sync-token-pool-271 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_271>;
				sw-sync-token-pool-272 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_272>;
				sw-sync-token-pool-273 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_273>;
				sw-sync-token-pool-274 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_274>;
				sw-sync-token-pool-275 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_275>;
				sw-sync-token-pool-276 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_276>;
				sw-sync-token-pool-277 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_277>;
				sw-sync-token-pool-278 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_278>;
				sw-sync-token-pool-279 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_279>;
				sw-sync-token-pool-280 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_280>;
				sw-sync-token-pool-281 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_281>;
				sw-sync-token-pool-282 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_282>;
				sw-sync-token-pool-283 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_283>;
				sw-sync-token-pool-284 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_284>;
				sw-sync-token-pool-285 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_285>;
				sw-sync-token-pool-286 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_286>;
				sw-sync-token-pool-287 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_287>;
				sw-sync-token-pool-288 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_288>;
				sw-sync-token-pool-289 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_289>;
				sw-sync-token-pool-290 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_290>;
				sw-sync-token-pool-291 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_291>;
				sw-sync-token-pool-292 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_292>;
				sw-sync-token-pool-293 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_293>;
				sw-sync-token-pool-294 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_294>;
				sw-sync-token-pool-295 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_295>;
				sw-sync-token-pool-296 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_296>;
				sw-sync-token-pool-297 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_297>;
				sw-sync-token-pool-298 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_298>;
				sw-sync-token-pool-299 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_299>;
				sw-sync-token-pool-300 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_300>;
				sw-sync-token-tzmp-isp-wait =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_WAIT>;
				sw-sync-token-tzmp-isp-set =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_SET>;
				sw-sync-token-tzmp-adl-wait =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ADL_WAIT>;
				sw-sync-token-tzmp-adl-set =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ADL_SET>;
			clocks = <&imgsys_main_clk CLK_IMG_TRAW0>,
				<&imgsys_main_clk CLK_IMG_TRAW1>,
				<&imgsys_main_clk CLK_IMG_DIP0>,
				<&imgsys_main_clk CLK_IMG_WPE0>,
				<&imgsys_main_clk CLK_IMG_WPE1>,
				<&imgsys_main_clk CLK_IMG_WPE2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON0>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON1>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON3>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON4>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_DIP0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_DIP1>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_TRAW0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE1>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_TX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS0>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS1>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS3>,
				<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_LARB>,
				<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_DIP_NR1>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_DIP_NR>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_WPE>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_GALS0>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_WPE>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_GALS0>,
				<&traw_dip1_clk CLK_TRAW_DIP1_TRAW>,
				<&traw_dip1_clk CLK_TRAW_DIP1_GALS>,
				<&imgsys_main_clk CLK_IMG_IPE>,
				<&imgsys_main_clk CLK_IMG_ME>,
				<&imgsys_main_clk CLK_IMG_MMG>,
				<&mmdvfs_clk CLK_MMDVFS_IMG>;
			clock-names = "IMGSYS_CG_IMG_TRAW0",
			      "IMGSYS_CG_IMG_TRAW1",
			      "IMGSYS_CG_IMG_DIP0",
			      "IMGSYS_CG_IMG_WPE0",
			      "IMGSYS_CG_IMG_WPE1",
			      "IMGSYS_CG_IMG_WPE2",
			      "IMGSYS_CG_SUB_COMMON0",
			      "IMGSYS_CG_SUB_COMMON1",
			      "IMGSYS_CG_SUB_COMMON3",
			      "IMGSYS_CG_SUB_COMMON4",
			      "IMGSYS_CG_GALS_RX_DIP0",
			      "IMGSYS_CG_GALS_RX_DIP1",
			      "IMGSYS_CG_GALS_RX_TRAW0",
			      "IMGSYS_CG_GALS_RX_WPE0",
			      "IMGSYS_CG_GALS_RX_WPE1",
			      "IMGSYS_CG_GALS_RX_IPE0",
			      "IMGSYS_CG_GALS_TX_IPE0",
			      "IMGSYS_CG_IMG_GALS",
			      "DIP_TOP_DIP_TOP",
			      "DIP_TOP_DIP_TOP_GALS0",
			      "DIP_TOP_DIP_TOP_GALS1",
			      "DIP_TOP_DIP_TOP_GALS2",
			      "DIP_TOP_DIP_TOP_GALS3",
			      "DIP_NR1_DIP1_LARB",
			      "DIP_NR1_DIP_NR1",
			      "DIP_NR2_DIP_NR",
			      "WPE1_CG_DIP1_WPE",
			      "WPE1_CG_DIP1_GALS0",
			      "WPE2_CG_DIP1_WPE",
			      "WPE2_CG_DIP1_GALS0",
			      "TRAW_CG_DIP1_TRAW",
			      "TRAW_CG_DIP1_GALS",
			      "IMGSYS_CG_IMG_IPE",
			      "ME_CG",
			      "MMG_CG",
			      "mmdvfs_clk";
			operating-points-v2 = <&opp_table_img>;
			mediatek,imgsys-dvfs-pix-mode = <1>;
			mediatek,imgsys-qos-sc-motr = <2>;
			mediatek,imgsys-qos-sc-nums = <2>;
			mediatek,imgsys-qos-sc-id = <29 30>;

			interconnects =
				<&mmqos SLAVE_LARB(28)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(22)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(9)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(15)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l10_common_r_0",
				"l22_common_w_0",
				"l9_common_r_1",
				"l15_common_w_1";

		};

		mtk_aie_debug_7sp_2: mtk-aie-debug-7sp-2@15311000 {
			compatible = "mediatek,mtk-aie-debug-7sp-2";
			reg = <0 0x15311000 0 0x1000>;
		};

		aie: aie@15310000 {
			compatible = "mediatek,aie-isp7sp-2";
			reg = <0 0x15310000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			cmdqsec-supply = <&gce_m_sec>;
			mboxes = <&gce_m 20 0 CMDQ_THR_PRIO_1>,
					<&gce_m_sec 11 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>;
			mediatek,larb = <&smi_larb12>;
			fdvt-frame-done = <CMDQ_EVENT_IMG_IMGSYS_IPE_FDVT0_DONE>;
			sw-sync-token-tzmp-aie-wait = <CMDQ_SYNC_TOKEN_TZMP_AIE_WAIT>;
			sw-sync-token-tzmp-aie-set = <CMDQ_SYNC_TOKEN_TZMP_AIE_SET>;
			iommus = <&disp_iommu M4U_L12_P0_FDVT_RDA_0>,
				<&disp_iommu M4U_L12_P1_FDVT_WRA_0>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_ISP_MAIN>;
			clocks = <&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN>,
				<&imgsys_main_clk CLK_IMG_FDVT>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON3>,
				<&imgsys_main_clk CLK_IMG_LARB12>,
				<&imgsys_main_clk CLK_IMG_IPE>;
			clock-names = "VCORE_SUB0_CON_0",
				"VCORE_MAIN_CON_0",
				"IPE_FDVT",
				"SUB_COMMON3",
				"IPE_SMI_LARB12",
				"IMG_IPE";
		};

		vdec@16000000 {
			compatible = "mediatek,mt6878-vcodec-dec";
			mediatek,platform = "platform:mt6878";
			mediatek,ipm = <1>;
			reg = <0 0x16000000 0 0x1000>,		/* VDEC_BASE */
				<0 0x1602f000 0 0x1000>,	/* VDEC_SYS */
				<0 0x16020000 0 0x1000>,	/* VDEC_VLD */
				<0 0x16021000 0 0x1000>,	/* VDEC_MC */
				<0 0x16023000 0 0x1000>,	/* VDEC_MV */
				<0 0x16025000 0 0x4000>;	/* VDEC_MISC */
			reg-names =
				"VDEC_BASE",
				"VDEC_SYS",
				"VDEC_VLD",
				"VDEC_MC",
				"VDEC_MV",
				"VDEC_MISC";
			iommus = <&disp_iommu M4U_L4_P0_HW_VDEC_MC_EXT>,
				<&disp_iommu M4U_L4_P1_HW_VDEC_UFO_EXT>,
				<&disp_iommu M4U_L4_P2_HW_VDEC_PP_EXT>,
				<&disp_iommu M4U_L4_P3_HW_VDEC_PRED_RD_EXT>,
				<&disp_iommu M4U_L4_P4_HW_VDEC_PRED_WR_EXT>,
				<&disp_iommu M4U_L4_P5_HW_VDEC_PPWRAP_EXT>,
				<&disp_iommu M4U_L4_P6_HW_VDEC_TILE_EXT>,
				<&disp_iommu M4U_L4_P7_HW_VDEC_VLD_EXT>,
				<&disp_iommu M4U_L4_P8_HW_VDEC_VLD2_EXT>,
				<&disp_iommu M4U_L4_P9_HW_VDEC_AVC_MV_EXT>,
				<&disp_iommu M4U_L4_P10_HW_VDEC_RG_CTRL_DMA_EXT>,
				<&disp_iommu M4U_L4_P11_HW_VDEC_UFO_ENC_EXT>;
			m4u-ports =
				<M4U_L4_P0_HW_VDEC_MC_EXT>,
				<M4U_L4_P1_HW_VDEC_UFO_EXT>,
				<M4U_L4_P2_HW_VDEC_PP_EXT>,
				<M4U_L4_P3_HW_VDEC_PRED_RD_EXT>,
				<M4U_L4_P4_HW_VDEC_PRED_WR_EXT>,
				<M4U_L4_P5_HW_VDEC_PPWRAP_EXT>,
				<M4U_L4_P6_HW_VDEC_TILE_EXT>,
				<M4U_L4_P7_HW_VDEC_VLD_EXT>,
				<M4U_L4_P8_HW_VDEC_VLD2_EXT>,
				<M4U_L4_P9_HW_VDEC_AVC_MV_EXT>,
				<M4U_L4_P10_HW_VDEC_RG_CTRL_DMA_EXT>,
				<M4U_L4_P11_HW_VDEC_UFO_ENC_EXT>,
				<M4U_L41_VIDEO_UP>,
				<M4U_L41_VIDEO_UP>;
			m4u-port-names =
				"M4U_PORT_VDEC_MC",
				"M4U_PORT_VDEC_UFO",
				"M4U_PORT_VDEC_PP",
				"M4U_PORT_VDEC_PRED_RD",
				"M4U_PORT_VDEC_PRED_WR",
				"M4U_PORT_VDEC_PPWRAP",
				"M4U_PORT_VDEC_TILE",
				"M4U_PORT_VDEC_VLD",
				"M4U_PORT_VDEC_VLD2",
				"M4U_PORT_VDEC_AVC_MV",
				"M4U_PORT_VDEC_RG_CTRL_DMA",
				"M4U_PORT_VDEC_UFO_ENC",
				"M4U_PORT_VDEC_VIDEO_UP_SEC",
				"M4U_PORT_VDEC_VIDEO_UP_NOR";
			mediatek,larbs = <&smi_larb4>;
			interrupts = <GIC_SPI 488 IRQ_TYPE_LEVEL_HIGH 0>;
			//dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_VDE0>;
			//mediatek,vcu = <&vcu>;
			clocks =
				<&vdec_gcon_base_clk CLK_VDE2_VDEC_CKEN>;
			clock-names =
				"CORE_MT_CG_VDEC0";
			mediatek,clock-parents = <4 3>;
			operating-points-v2 = <&opp_table_vdec>;
			vdec-mmdvfs-in-vcp = <1>;
			vdec-mmdvfs-in-adaptive = <1>;
			mmqos-supply = <&mmqos>;
			interconnects = <&mmqos SLAVE_LARB(4) &mmqos SLAVE_COMMON(0)>,
				<&mmqos SLAVE_LARB(5) &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "path_larb4", "path_larb5";
			interconnect-num = <2>;
			throughput-op-rate-thresh = <120>;
			throughput-min = <218000000>;
			throughput-normal-max = <546000000>;
			bandwidth-table = // avg occupy
				<4 0 975>, /* larb_id, rw, base_bw*/
				<5 1 645>;
		};

		venc@17000000 {
			compatible = "mediatek,mt6878-vcodec-enc";
			mediatek,platform = "platform:mt6878";
			mediatek,ipm = <1>;
			reg = <0 0x17020000 0 0x6000>,
				  <0 0x17820000 0 0x20000>;
			reg-names =
				"VENC_SYS",
				"VENC_C1_SYS";
			iommus = <&disp_iommu M4U_L7_P0_VENC_RCPU>,
				<&disp_iommu M4U_L7_P1_VENC_REC>,
				<&disp_iommu M4U_L7_P2_VENC_BSDMA>,
				<&disp_iommu M4U_L7_P3_VENC_SV_COMV>,
				<&disp_iommu M4U_L7_P4_VENC_RD_COMV>,
				<&disp_iommu M4U_L7_P8_VENC_SUB_W_LUMA>,
				<&disp_iommu M4U_L7_P10_VENC_CUR_LUMA>,
				<&disp_iommu M4U_L7_P11_VENC_CUR_CHROMA>,
				<&disp_iommu M4U_L7_P12_VENC_REF_LUMA>,
				<&disp_iommu M4U_L7_P13_VENC_REF_CHROMA>,
				<&disp_iommu M4U_L7_P14_VENC_SUB_R_LUMA>;
			mediatek,larbs = <&smi_larb7>;
			interrupts = <GIC_SPI 494 IRQ_TYPE_LEVEL_HIGH 0>;
			//dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_VEN0>;
			//mediatek,vcu = <&vcu>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE1_VENC>,
				<&mmdvfs_clk CLK_MMDVFS_VENC>;
			clock-names =
				"MT_CG_VENC0",
				"mmdvfs_clk";
			port-arg-num = <3>;
			port-def =<0 M4U_L7_P0_VENC_RCPU 0>,
				<0 M4U_L7_P1_VENC_REC 0>,
				<0 M4U_L7_P2_VENC_BSDMA 0>,
				<0 M4U_L7_P3_VENC_SV_COMV 0>,
				<0 M4U_L7_P4_VENC_RD_COMV 0>,
				<0 M4U_L7_P5_JPGENC_Y_RDMA 0>,
				<0 M4U_L7_P6_JPGENC_C_RDMA 0>,
				<0 M4U_L7_P7_JPGENC_Q_RDMA 0>,
				<0 M4U_L7_P8_VENC_SUB_W_LUMA 0>,
				<0 M4U_L7_P9_JPGENC_BSDMA 0>,
				<0 M4U_L7_P10_VENC_CUR_LUMA 0>,
				<0 M4U_L7_P11_VENC_CUR_CHROMA 0>,
				<0 M4U_L7_P12_VENC_REF_LUMA 0>,
				<0 M4U_L7_P13_VENC_REF_CHROMA 0>,
				<0 M4U_L7_P14_VENC_SUB_R_LUMA 0>;
			operating-points-v2 = <&opp_table_venc>;
			venc-mmdvfs-in-vcp = <0>;
			venc-mmdvfs-in-adaptive = <1>;
			mmqos-supply = <&mmqos>;
			interconnects = <&mmqos SLAVE_LARB(7) &mmqos SLAVE_COMMON(0)>,
					<&mmqos SLAVE_LARB(8) &mmqos SLAVE_COMMON(0)>;
			interconnect-names = "path_larb7", "path_larb8";
			interconnect-num = <2>;
			throughput-op-rate-thresh = <120>;
			throughput-min = <250000000>;
			throughput-normal-max = <624000000>;
			throughput-config-offset = <2>;
			throughput-table =
				/* H.264 */
				<875967048 3 1148 1394 250000000 72>, /* 720p, LP */
				<875967048 4 860 996 250000000 72>, /* 1080p30, LP */
				<875967048 5 780 891 458000000 149>, /* 1080p60, LP */
				<875967048 12 430 477 458000000 275>, /* 4K30, LP */
				<875967048 17 430 477 624000000 275>, /* others, LP */
				<875967048 18 2800 4495 312000000 72>, /* 720p30, HQ*/
				<875967048 19 2530 1998 624000000 72>, /* 1080p30, HQ*/
				<875967048 20 2530 1998 624000000 275>, /* others, HQ */
				/* HEVC */
				<1129727304 1 4592 4495 250000000 100>, /* 720p, LP*/
				<1129727304 2 3440 1998 250000000 100>, /* 1080p30, LP */
				<1129727304 4 3120 996 458000000 256>, /* 1080p60, LP */
				<1129727304 9 1720 891 458000000 347>, /* 4K30, LP */
				<1129727304 11 1720 891 458000000 347>, /* others, LP */
				<1129727304 18 4592 4495 250000000 100>, /* 720p30, HQ*/
				<1129727304 19 4040 1998 250000000 100>, /* 1080p30, HQ*/
				<1129727304 20 3660 1865 458000000 256>, /* 1080p60, HQ*/
				<1129727304 21 1715 1865 458000000 347>, /* 4K30, HQ*/
				<1129727304 21 1715 1865 624000000 347>, /* others, HQ*/
				/* H.265 */
				<892744264 1 4592 4495 250000000 100>, /* 720p, LP*/
				<892744264 2 3440 1998 250000000 100>, /* 1080p30, LP */
				<892744264 4 3120 996 458000000 256>, /* 1080p60, LP */
				<892744264 9 1720 891 458000000 347>, /* 4K30, LP */
				<892744264 11 1720 891 458000000 347>, /* others, LP */
				<892744264 18 4592 4495 250000000 100>, /* 720p30, HQ*/
				<892744264 19 4040 1998 250000000 100>, /* 1080p30, HQ*/
				<892744264 20 3660 1865 458000000 256>, /* 1080p60, HQ*/
				<892744264 21 1715 1865 458000000 347>, /* 4K30, HQ*/
				<892744264 21 1715 1865 624000000 347>, /* others, HQ*/
				/* HEIF */
				<1179206984 1 4592 4495 250000000 100>, /* 720p, LP*/
				<1179206984 2 3440 1998 250000000 100>, /* 1080p30, LP */
				<1179206984 4 3120 996 458000000 256>, /* 1080p60, LP */
				<1179206984 9 1720 891 458000000 347>, /* 4K30, LP */
				<1179206984 11 1720 891 458000000 347>, /* others, LP */
				<1179206984 18 4592 4495 250000000 100>, /* 720p30, HQ*/
				<1179206984 19 4040 1998 250000000 100>, /* 1080p30, HQ*/
				<1179206984 20 3660 1865 458000000 256>, /* 1080p60, HQ*/
				<1179206984 21 1715 1865 458000000 347>, /* 4K30, HQ*/
				<1179206984 21 1715 1865 624000000 347>; /* others, HQ*/
			config-table = /* codec, mb/s, normal config, high quality config*/
				/* H.264 */
				<875967048 108000 3 18>, /* 720p */
				<875967048 244800 4 19>, /* 1080p30 */
				<875967048 489600 5 20>, /* 1080p60 */
				<875967048 1044480 12 20>, /* 4K30 */
				<875967048 4294967295 17 20>, /* others */
				/* HEVC */
				<1129727304 108000 1 18>, /* 720p */
				<1129727304 244800 2 19>, /* 1080p30 */
				<1129727304 489600 4 20>, /* 1080p60 */
				<1129727304 1044480 9 21>, /* 4K30 */
				<1129727304 4294967295 11 21>, /* others */
				/* H.265 */
				<892744264 108000 1 18>, /* 720p */
				<892744264 244800 2 19>, /* 1080p30 */
				<892744264 489600 4 20>, /* 1080p60 */
				<892744264 1044480 9 21>, /* 4K30 */
				<892744264 4294967295 11 21>, /* others */
				/* HEIF */
				<1179206984 108000 1 18>, /* 720p */
				<1179206984 244800 2 19>, /* 1080p30 */
				<1179206984 489600 4 20>, /* 1080p60 */
				<1179206984 1044480 9 21>, /* 4K30 */
				<1179206984 4294967295 11 21>; /* others */
			bandwidth-table = // avg occupy
				<7 0 135>, /* larb_id, rw, base_bw*/
				<8 1 270>;
			need-smi-monitor = <1>; /* enable smi bw monitor in kernel */
			commlarb-id = <4 4>; /* Monitor port of <comm0 comm1> */
			common-id = <0 0>; /* <DISP_COMM MDP_COMM> */
			monitor-id = <3 3>; /* Monitor id of <comm_0 comm_1> */
		};

		jpgenc@17030000 {
			compatible = "mediatek,mtk-jpgenc";
			reg = <0 0x17030000 0 0x10000>;
			interrupts = <GIC_SPI 495 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&venc_gcon_clk CLK_VEN1_CKE2_JPGENC>,
				 <&mmdvfs_clk CLK_MMDVFS_JPEGENC>;
			clock-names = "jpgenc", "mmdvfs_clk";
			power-domains = <&scpsys  MT6878_POWER_DOMAIN_VEN0>;

			mediatek,larb = <&smi_larb7>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu  M4U_L7_P5_JPGENC_Y_RDMA>,
				 <&disp_iommu M4U_L7_P6_JPGENC_C_RDMA>,
				 <&disp_iommu M4U_L7_P7_JPGENC_Q_RDMA>,
				 <&disp_iommu M4U_L7_P9_JPGENC_BSDMA>;

			interconnects = <&mmqos MASTER_LARB_PORT(M4U_L7_P5_JPGENC_Y_RDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L7_P6_JPGENC_C_RDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L7_P7_JPGENC_Q_RDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L7_P9_JPGENC_BSDMA)
					&mmqos SLAVE_COMMON(0)>;

			interconnect-names = "path_jpegenc_y_rdma",
				"path_jpegenc_c_rmda",
				"path_jpegenc_q_table",
				"path_jpegenc_bsdma";
			operating-points-v2 = <&opp_table_venc>;

		};

		apusys_rv: apusys-rv@190e1000 {
			#address-cells = <2>;
			#size-cells = <2>;

			compatible = "mediatek,mt6878-apusys_rv";
			status = "okay";

			reg = <0 0x190e1000 0 0x1000>,
				  <0 0x19001000 0 0x1000>,
				  <0 0x19002000 0 0x10>,
				  <0 0x1903c000 0 0x8000>,
				  <0 0x19050000 0 0x10000>,
				  <0 0x190f2000 0 0x1000>,
				  <0 0x1d000000 0 0x20000>,
				  <0 0x0d2a0000 0 0x10000>;

			reg-names = "apu_mbox",
						"md32_sysctrl",
						"apu_wdt",
						"apu_sctrl_reviser",
						"md32_cache_dump",
						"apu_ao_ctl",
						"md32_tcm",
						"md32_debug_apb";

			mediatek,apusys-power = <&apu_top_3>;
			apu-iommu0 = <&apu_iommu0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			iommus = <&apu_iommu0 M4U_L42_APU_CODE>;

			interrupts = <GIC_SPI 566 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 586 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 587 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 596 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "apu_wdt",
							  "mbox0_irq",
							  "mbox1_irq",
							  "ce_exp_irq";

			up-code-buf-sz = <0x100000>;
			up-coredump-buf-sz = <0x160000>;
			ce-coredump-buf-sz = <0x010000>;
			regdump-buf-sz = <0x10000>;
			mdla-coredump-buf-sz = <0x0>;
			mvpu-coredump-buf-sz = <0x0>;
			mvpu-sec-coredump-buf-sz = <0x0>;

			apu-ctrl {
				compatible = "mediatek,apu-ctrl-rpmsg";
				mtk,rpmsg-name = "apu-ctrl-rpmsg";
			};
			apu-top-rpmsg {
				compatible = "mediatek,aputop-rpmsg";
				mtk,rpmsg-name = "apu_top_3_rpmsg";
			};
			apu-mdw-rpmsg {
				compatible = "mediatek,apu-mdw-rpmsg";
				mtk,rpmsg-name = "apu-mdw-rpmsg";
			};
			apu-apummu {
				compatible = "mediatek,apu-apummu-rpmsg";
				mtk,rpmsg-name = "apu-apummu-rpmsg";
			};
			apu-edma {
				compatible = "mediatek,apu-edma-rpmsg";
				mtk,rpmsg-name = "apu-edma-rpmsg";
			};
			apu-mnoc {
				compatible = "mediatek,apu-mnoc-rpmsg";
				mtk,rpmsg-name = "apu-mnoc-rpmsg";
			};
			mdla-tx-rpmsg {
				compatible = "mediatek,mdla-tx-rpmsg";
				mtk,rpmsg-name = "mdla-tx-rpmsg";
			};
			mdla-rx-rpmsg {
				compatible = "mediatek,mdla-rx-rpmsg";
				mtk,rpmsg-name = "mdla-rx-rpmsg";
			};
			mvpu-tx-rpmsg {
				compatible = "mediatek,mvpu-tx-rpmsg";
				mtk,rpmsg-name = "mvpu-tx-rpmsg";
			};
			mvpu-rx-rpmsg {
				compatible = "mediatek,mvpu-rx-rpmsg";
				mtk,rpmsg-name = "mvpu-rx-rpmsg";
			};
			aps-tx-rpmsg {
				compatible = "mediatek,aps-tx-rpmsg";
				mtk,rpmsg-name = "aps-tx-rpmsg";
			};
			aps-rx-rpmsg {
				compatible = "mediatek,aps-rx-rpmsg";
				mtk,rpmsg-name = "aps-rx-rpmsg";
			};
			sapu-lock-rpmsg {
				compatible = "mediatek,apu-lock-rv-rpmsg";
				mtk,rpmsg-name = "apu-lock-rv-rpmsg";
			};
			apu-scp-mdw-rpmsg {
				compatible = "mediatek,apu-scp-mdw-rpmsg";
				mtk,rpmsg-name = "apu-scp-mdw-rpmsg";
			};
			apu-scp-np-recover-rpmsg {
				compatible = "mediatek,apu-scp-np-recover-rpmsg";
				mtk,rpmsg-name = "apu-scp-np-recover-rpmsg";
			};
		};

		apusys_hw_logger: apusys-hw-logger@19024000 {
			#address-cells = <2>;
			#size-cells = <2>;

			compatible = "mediatek,apusys_hw_logger";

			status = "okay";

			reg = <0 0x19024000 0 0x1000>,
				  <0 0x190e1000 0 0x1000>;

			reg-names = "apu_logtop",
						"apu_mbox";

			interrupts = <GIC_SPI 575 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "apu_logtop";
			dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
			iommus = <&apu_iommu0 M4U_L42_APU_CODE>;

			enable-interrupt = <0x1>;
			access-rcx-in-atf = <0x0>;
			interrupt-lbc-sz = <0x80000>;
		};

		mbist@17060000 {
			compatible = "mediatek,mbist";
			reg = <0 0x17060000 0 0x10000>;
		};

		srclken_rc: srclken-rc@1c00d000 {
			compatible = "mediatek,srclken-rc";
			 reg = <0 0x1c00d000 0 0x100>,
			       <0 0x1c00d100 0 0x700>;

			suspend {
				xo-buf = "BBCK1";
				perms = <0x0>;
				sub-id = <0>;
			};
			md1 {
				xo-buf = "RF2A";
				sub-id = <1>;
			};
			md2 {
				sub-id = <2>;
			};
			md3 {
				sub-id = <3>;
			};
			mdrf {
				sub-id = <4>;
			};
			mmw {
				sub-id = <5>;
			};
			gps {
				xo-buf = "BB2/RF1A";
				sub-id = <6>;
			};
			bt {
				xo-buf = "BB2/RF1A";
				sub-id = <7>;
			};
			wf {
				xo-buf = "BB2/RF1A";
				sub-id = <8>;
			};
			mcu {
				xo-buf = "BB2/RF1A";
				sub-id = <9>;
			};
			co-ant {
				sub-id = <10>;
			};
			nfc {
				xo-buf = "BBCK4";
				sub-id = <11>;
			};
			suspend-rsv {
				sub-id = <12>;
			};
			ufs {
				xo-buf = "BBCK3";
				sub-id = <13>;
			};
		};

		gps: gps@18c00000 {
			compatible = "mediatek,mt6878-gps";
			reg = <0 0x18c00000 0 0x100000>,
				<0 0x18000000 0 0x100000>,
				<0 0x1c000000 0 0x4>,
				<0 0x1c013058 0 0x4>,
				<0 0x1c013060 0 0x4>,
				<0 0x1c0130f8 0 0x28>;
			reg-names = "conn_gps_base", "conn_infra_base",
				"status_dummy_cr", "tia2_gps_on", "tia2_gps_rc_sel",
				"tia2_gps_debug";
			interrupts = <GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 380 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 381 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 383 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 389 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH 0>;
			emi-connac-ver = <2>;
			emi-addr = <0>;
			emi-size = <0x100000>;
			emi-alignment = <0x100000>;
			emi-max-addr = <0xc0000000>;
			b13b14-status-addr = <0x1c000008>;
		};

		camisp: camisp@1a000000 {
			compatible = "mediatek,mt6878-camisp";
			reg = <0 0x1a000000 0 0x1000>;
			reg-names = "base";
			mediatek,ccd = <&remoteproc_ccd>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_MAIN>;
			operating-points-v2 = <&opp_table_cam>;
			clocks = <&mmdvfs_clk CLK_MMDVFS_CAM>;
			clock-names = "mmdvfs_clk";
		};

		cam_raw_a: cam-raw-a@1a030000 {
			compatible = "mediatek,cam-raw";
			reg = <0 0x1a030000 0 0x8000>,
				  <0 0x1a038000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <0>;
			mediatek,larbs = <&smi_larb16>; // 16a
			interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH 0>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_SUBA>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM>,
				<&camsys_main_clk CLK_CAM_MAIN_CAMTG>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBA>,
				<&camsys_rawa_clk CLK_CAM_RA_LARBX>,
				<&camsys_rawa_clk CLK_CAM_RA_CAM>,
				<&camsys_rawa_clk CLK_CAM_RA_CAMTG>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "camsys_cam_cgpdn",
				"camsys_camtg_cgpdn",
				"camsys_cam2mm0_gals_cgpdn",
				"camsys_cam2mm1_gals_cgpdn",
				"camsys_cam_suba_cgpdn",
				"camsys_rawa_larbx_cgpdn",
				"camsys_rawa_cam_cgpdn",
				"camsys_rawa_camtg_cgpdn",
				"topckgen_top_cam_sel",
				"topckgen_top_camtg_sel",
				"topckgen_top_camtm_sel";
			iommus = <&disp_iommu M4U_L16_P0_CQI_R1_U0>,
				<&disp_iommu M4U_L16_P1_RAWI_R2_U0>,
				<&disp_iommu M4U_L16_P2_RAWI_R3_U0>,
				<&disp_iommu M4U_L16_P4_RAWI_R5_U0>,
				<&disp_iommu M4U_L16_P5_IMGO_R1_U0>,
				<&disp_iommu M4U_L16_P7_FPRI_R1_U0>,
				<&disp_iommu M4U_L16_P8_BPCI_R1_U0>,
				<&disp_iommu M4U_L16_P10_LSCI_R1_U0>,
				<&disp_iommu M4U_L16_P11_UFEO_R1_U0>,
				<&disp_iommu M4U_L16_P12_LTMSO_R1_U0>,
				<&disp_iommu M4U_L16_P14_AFO_R1_U0>,
				<&disp_iommu M4U_L16_P15_AAO_R1_U0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L16_P0_CQI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P1_RAWI_R2_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P2_RAWI_R3_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P4_RAWI_R5_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P5_IMGO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P7_FPRI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P8_BPCI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P10_LSCI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P11_UFEO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P12_LTMSO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P14_AFO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L16_P15_AAO_R1_U0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"cqi_r1",
				"rawi_r2",
				"rawi_r3",
				"rawi_r5",
				"imgo_r1",
				"fpri_r1",
				"bpci_r1",
				"lsci_r1",
				"ufeo_r1",
				"ltmso_r1",
				"afo_r1",
				"aao_r1";
		};

		cam-rms-a@1a040000 {
			compatible = "mediatek,cam-rms";
			reg = <0 0x1a040000 0 0x8000>,
				<0 0x1a048000 0 0x6000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <0>;
		};

		cam-yuv-a@1a050000 {
			compatible = "mediatek,cam-yuv";
			reg = <0 0x1a050000 0 0x8000>,
				  <0 0x1a058000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <0>;
			mediatek,larbs = <&smi_larb17>; // larb17a
			interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH 0>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_SUBA>;
			clocks = <&camsys_yuva_clk CLK_CAM_YA_LARBX>,
				<&camsys_yuva_clk CLK_CAM_YA_CAM>,
				<&camsys_yuva_clk CLK_CAM_YA_CAMTG>;
			clock-names = "camsys_yuva_larbx_cgpdn",
				"camsys_yuva_cam_cgpdn",
				"camsys_yuva_camtg_cgpdn";
			iommus = <&disp_iommu M4U_L17_P0_YUVO_R1_U0>,
				<&disp_iommu M4U_L17_P2_YUVO_R2_U0>,
				<&disp_iommu M4U_L17_P3_YUVO_R5_U0>,
				<&disp_iommu M4U_L17_P5_TCYSO_R1_U0>,
				<&disp_iommu M4U_L17_P6_DRZHNO_R3_U0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L17_P0_YUVO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L17_P2_YUVO_R2_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L17_P3_YUVO_R5_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L17_P5_TCYSO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L17_P6_DRZHNO_R3_U0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"yuvo_r1",
				"yuvo_r2",
				"yuvo_r5",
				"tcyso_r1",
				"drzhno_r3";
		};

		cam-raw-b@1a070000 {
			compatible = "mediatek,cam-raw";
			reg = <0 0x1a070000 0 0x8000>,
				  <0 0x1a078000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <1>;
			mediatek,larbs = <&smi_larb33>; // 16b
			interrupts = <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH 0>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_SUBB>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM>,
				<&camsys_main_clk CLK_CAM_MAIN_CAMTG>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
				<&camsys_main_clk CLK_CAM_MAIN_CAM_SUBB>,
				<&camsys_rawb_clk CLK_CAM_RB_LARBX>,
				<&camsys_rawb_clk CLK_CAM_RB_CAM>,
				<&camsys_rawb_clk CLK_CAM_RB_CAMTG>,
				<&topckgen_clk CLK_TOP_CAM_SEL>,
				<&topckgen_clk CLK_TOP_CAMTG_SEL>,
				<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "camsys_cam_cgpdn",
				"camsys_camtg_cgpdn",
				"camsys_cam2mm0_gals_cgpdn",
				"camsys_cam2mm1_gals_cgpdn",
				"camsys_cam_subb_cgpdn",
				"camsys_rawb_larbx_cgpdn",
				"camsys_rawb_cam_cgpdn",
				"camsys_rawb_camtg_cgpdn",
				"topckgen_top_cam_sel",
				"topckgen_top_camtg_sel",
				"topckgen_top_camtm_sel";
			iommus = <&disp_iommu M4U_L33_P0_CQI_R1_U0>,
				<&disp_iommu M4U_L33_P1_RAWI_R2_U0>,
				<&disp_iommu M4U_L33_P2_RAWI_R3_U0>,
				<&disp_iommu M4U_L33_P4_RAWI_R5_U0>,
				<&disp_iommu M4U_L33_P5_IMGO_R1_U0>,
				<&disp_iommu M4U_L33_P7_FPRI_R1_U0>,
				<&disp_iommu M4U_L33_P8_BPCI_R1_U0>,
				<&disp_iommu M4U_L33_P10_LSCI_R1_U0>,
				<&disp_iommu M4U_L33_P11_UFEO_R1_U0>,
				<&disp_iommu M4U_L33_P12_LTMSO_R1_U0>,
				<&disp_iommu M4U_L33_P14_AFO_R1_U0>,
				<&disp_iommu M4U_L33_P15_AAO_R1_U0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L33_P0_CQI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P1_RAWI_R2_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P2_RAWI_R3_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P4_RAWI_R5_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P5_IMGO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P7_FPRI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P8_BPCI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P10_LSCI_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P11_UFEO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P12_LTMSO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P14_AFO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L33_P15_AAO_R1_U0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"cqi_r1",
				"rawi_r2",
				"rawi_r3",
				"rawi_r5",
				"imgo_r1",
				"fpri_r1",
				"bpci_r1",
				"lsci_r1",
				"ufeo_r1",
				"ltmso_r1",
				"afo_r1",
				"aao_r1";
		};

		cam-rms-b@1a080000 {
			compatible = "mediatek,cam-rms";
			reg = <0 0x1a080000 0 0x8000>,
				<0 0x1a088000 0 0x6000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <1>;
		};

		cam-yuv-b@1a090000 {
			compatible = "mediatek,cam-yuv";
			reg = <0 0x1a090000 0 0x8000>,
				  <0 0x1a098000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <1>;
			mediatek,larbs = <&smi_larb34>; // larb17b
			interrupts = <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH 0>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_SUBB>;
			clocks = <&camsys_yuvb_clk CLK_CAM_YB_LARBX>,
				<&camsys_yuvb_clk CLK_CAM_YB_CAM>,
				<&camsys_yuvb_clk CLK_CAM_YB_CAMTG>;
			clock-names = "camsys_yuvb_larbx_cgpdn",
				"camsys_yuvb_cam_cgpdn",
				"camsys_yuvb_camtg_cgpdn";
			iommus = <&disp_iommu M4U_L34_P0_YUVO_R1_U0>,
				<&disp_iommu M4U_L34_P2_YUVO_R2_U0>,
				<&disp_iommu M4U_L34_P3_YUVO_R5_U0>,
				<&disp_iommu M4U_L34_P5_TCYSO_R1_U0>,
				<&disp_iommu M4U_L34_P6_DRZHNO_R3_U0>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L34_P0_YUVO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L34_P2_YUVO_R2_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L34_P3_YUVO_R5_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L34_P5_TCYSO_R1_U0)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L34_P6_DRZHNO_R3_U0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"yuvo_r1",
				"yuvo_r2",
				"yuvo_r5",
				"tcyso_r1",
				"drzhno_r3";
		};

		camsv1@1a100000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a100000 0 0x1000>,
				<0 0x1a110000 0 0x1000>,
				<0 0x1a120000 0 0x1000>,
				<0 0x1a108000 0 0x1000>,
				<0 0x1a118000 0 0x1000>,
				<0 0x1a128000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <0>;
			mediatek,cammux-id = <0>;
			mediatek,larbs = <&smi_larb14>;
			mediatek,larb-node-names = "camisp-l14-1";
			interrupts = <GIC_SPI 651 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 652 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 653 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 669 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM>,
					<&camsys_main_clk CLK_CAM_MAIN_LARB14>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_A_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_cam_cgpdn",
						"cam_main_larb14_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_camsv_a_con",
						"topckgen_top_cam_sel",
						"topckgen_top_camtm_sel";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L14_P0_CAMSV_A_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L14_P1_CAMSV_A0_WDMA)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l14_cqi_a",
				"l14_imgo0_disp_a";
		};
		camsv2@1a101000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a101000 0 0x1000>,
				<0 0x1a111000 0 0x1000>,
				<0 0x1a121000 0 0x1000>,
				<0 0x1a109000 0 0x1000>,
				<0 0x1a119000 0 0x1000>,
				<0 0x1a129000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <1>;
			mediatek,cammux-id = <8>;
			mediatek,larbs = <&smi_larb13>;
			mediatek,larb-node-names = "camisp-l13-1";
			interrupts = <GIC_SPI 654 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 655 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 656 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 670 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM>,
					<&camsys_main_clk CLK_CAM_MAIN_LARB13>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_B_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names =  "cam_main_cam_cgpdn",
						"cam_main_larb13_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_camsv_b_con",
						"topckgen_top_cam_sel",
						"topckgen_top_camtm_sel";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L13_P0_CAMSV_B_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L13_P1_CAMSV_B0_WDMA)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l13_cqi_b",
				"l13_imgo0_disp_b";
		};
		camsv5@1a104000 {
			compatible = "mediatek,camsv";
			reg = <0 0x1a104000 0 0x1000>,
				<0 0x1a114000 0 0x1000>,
				<0 0x1a124000 0 0x1000>,
				<0 0x1a10c000 0 0x1000>,
				<0 0x1a11c000 0 0x1000>,
				<0 0x1a12c000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <4>;
			mediatek,cammux-id = <32>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 663 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 664 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 665 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 673 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L29_P2_CAMSV_CQI_E4>,
				<&disp_iommu M4U_L29_P6_CAMSV_E4_WDMA>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM>,
					<&camsys_main_clk CLK_CAM_MAIN_LARB29>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_TOP>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAMSV_E_CON_1>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_cam_cgpdn",
						"cam_main_larb29_con",
						"cam_main_camsv_top_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"cam_main_camsv_e_con",
						"topckgen_top_cam_sel",
						"topckgen_top_camtm_sel";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L29_P2_CAMSV_CQI_E4)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L29_P6_CAMSV_E4_WDMA)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_e",
				"l29_imgo_e";
		};

		mraw1@1a130000 {
			compatible = "mediatek,mraw";
			reg = <0 0x1a130000 0 0x8000>,
					<0 0x1a138000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <0>;
			mediatek,cammux-id = <40>;
			mediatek,larbs = <&smi_larb25>;
			interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH 0>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L25_P0_MRAW0_CQ1_M1>,
				<&disp_iommu M4U_L25_P1_MRAW0_IMGBO_M1>,
				<&disp_iommu M4U_L25_P10_MRAW0_IMGBO_M1>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&camsys_main_clk CLK_CAM_MAIN_CAM>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW0>,
					<&topckgen_clk CLK_TOP_CAM_SEL>,
					<&topckgen_clk CLK_TOP_CAMTM_SEL>;
			clock-names = "cam_main_cam_cgpdn",
						"cam_main_mraw_cg_con",
						"cam_main_cam2mm0_gals_con",
						"cam_main_cam2mm1_gals_con",
						"camsys_mraw_larbx",
						"camsys_mraw_gals",
						"camsys_mraw_camtg",
						"camsys_main_mraw0",
						"topckgen_top_cam_sel",
						"topckgen_top_camtm_sel";
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L25_P0_MRAW0_CQ1_M1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P1_MRAW0_IMGBO_M1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(M4U_L25_P10_MRAW0_IMGBO_M1)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l25_cqi_m1_0",
				"l25_imgbo_m1_0",
				"l25_imgo_m1_0";
		};

		scp_clk_ctrl: scp-clk-ctrl@1cb21000 {
			compatible = "mediatek,scp-clk-ctrl", "syscon";
			reg = <0 0x1cb21000 0 0x1000>;
		};

		mmlsys_config: mmlsys-config@1f000000 {
			compatible = "mediatek,mt6878-mml";
			reg = <0 0x1f000000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_APB_BUS>,
				<&mmdvfs_clk CLK_MMDVFS_MML>;
			clock-names = "apb_bus", "mmdvfs_clk";
			mmlsys-clock-names = "apb_bus";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(M4U_L2_P4_DISP_FAKE0)>;
			/* as mml device */
			comp-count = <MML_ENGINE_TOTAL>;
			topology = "mt6878";
			mboxes = <&gce 16 400 CMDQ_THR_PRIO_1>,
				<&gce 17 500 CMDQ_THR_PRIO_1>,
				<&gce 18 400 CMDQ_THR_PRIO_1>,
				<&gce 19 500 CMDQ_THR_PRIO_1>;
			/* as mmlsys */
			comp-ids = <MML_MMLSYS>,
				<MML_DLI0_SEL>,<MML_WROT0_SEL>;
			comp-types = <MML_CT_SYS>,
				<MML_CT_PATH>, <MML_CT_PATH>;
			comp-names = "mmlsys",
				"dli0_sel", "wrot0_sel";
			/* as sys component */
			mux-pins = /bits/ 16 <
				0 MML_RDMA0     MML_WROT0     MML_MUX_MOUT MML_BYP0_MOUT_EN
				0 MML_RDMA0     MML_WROT0     MML_MUX_SLIN MML_BYP0_SEL_IN
				2 MML_RDMA0     MML_DLI0_SEL  MML_MUX_MOUT MML_BYP0_MOUT_EN
				0 MML_RDMA0     MML_DLI0_SEL  MML_MUX_SLIN MML_DLI0_SEL_IN
				0 MML_DLI0_SEL  MML_HDR0      MML_MUX_MOUT MML_RDMA0_MOUT_EN
				0 MML_DLI0_SEL  MML_HDR0      MML_MUX_SLIN MML_PQ0_SEL_IN
				0 MML_AAL0      MML_RSZ0      MML_MUX_MOUT MML_AAL0_MOUT_EN
				0 MML_TDSHP0    MML_WROT0_SEL MML_MUX_SOUT MML_PQ0_SOUT_SEL
				1 MML_TDSHP0    MML_WROT0_SEL MML_MUX_SLIN MML_WROT0_SEL_IN
				0 MML_WROT0_SEL MML_WROT0     MML_MUX_SOUT MML_DLO0_SOUT_SEL
				1 MML_WROT0_SEL MML_WROT0     MML_MUX_SLIN MML_BYP0_SEL_IN
				>;
			dbg-reg-names =
				"MMLSYS_MISC", "CG_CON0", "CG_SET0", "CG_CLR0",
				"CG_CON1", "CG_SET1", "CG_CLR1",
				"SW0_RST_B", "SW1_RST_B", "MOUT_RST",
				"EVENT_GCED_EN", "IN_LINE_READY_SEL", "SMI_LARB_GREQ",
				"BYPASS_MUX_SHADOW",
				"DLI0_SEL_IN", "RDMA0_MOUT_EN",
				"PQ0_SEL_IN", "WROT0_SEL_IN",
				"PQ0_SOUT_SEL", "DLO0_SOUT_SEL",
				"BYP0_MOUT_EN", "BYP0_SEL_IN",
				"AAL0_MOUT_EN",
				"MOUT_MASK0", "MOUT_MASK1", "MOUT_MASK2",
				"DL_VALID0", "DL_VALID1", "DL_VALID2",
				"DL_READY0", "DL_READY1", "DL_READY2",
				"AID_SEL";
			dbg-reg-offsets =
				<MMLSYS_MISC>, <MML_CG_CON0>, <MML_CG_SET0>, <MML_CG_CLR0>,
				<MML_CG_CON1>, <MML_CG_SET1>, <MML_CG_CLR1>,
				<MML_SW0_RST_B>, <MML_SW1_RST_B>, <MML_MOUT_RST>,
				<MML_EVENT_GCED_EN>, <MML_IN_LINE_READY_SEL>, <MML_SMI_LARB_GREQ>,
				<MML_BYPASS_MUX_SHADOW>,
				<MML_DLI0_SEL_IN>, <MML_RDMA0_MOUT_EN>,
				<MML_PQ0_SEL_IN>, <MML_WROT0_SEL_IN>,
				<MML_PQ0_SOUT_SEL>, <MML_DLO0_SOUT_SEL>,
				<MML_BYP0_MOUT_EN>, <MML_BYP0_SEL_IN>,
				<MML_AAL0_MOUT_EN>,
				<MML_MOUT_MASK0>, <MML_MOUT_MASK1>, <MML_MOUT_MASK2>,
				<MML_DL_VALID0>, <MML_DL_VALID1>, <MML_DL_VALID2>,
				<MML_DL_READY0>, <MML_DL_READY1>, <MML_DL_READY2>,
				<MML_AID_SEL>;
			aid-sel-engine = <
				MML_RDMA0 MML_AID_SEL 0x1 0x1
				MML_WROT0 MML_AID_SEL 0x4 0x4>;
			event-ir-mml-ready = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_IR_MML_READY>;
			event-ir-disp-ready = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_IR_DISP_READY>;
			event-ir-mml-stop = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_MML_STOP>;
			event-racing-pipe0 = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE0>;
			event-racing-pipe1 = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE1>;
			event-racing-pipe1-next = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE1_NEXT>;
			event-apu-start = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_APU_START>;
			/* sys register offset */
			ready-sel = /bits/ 16 <MML_IN_LINE_READY_SEL>;
			/* as dl component */
			dli0-dl-relay = /bits/ 16 <MML_DL_IN_RELAY0_SIZE>;
			dli1-dl-relay = /bits/ 16 <MML_DL_IN_RELAY1_SIZE>;
			dlo0-dl-relay = /bits/ 16 <MML_DL_OUT_RELAY0_SIZE>;
			dlo1-dl-relay = /bits/ 16 <MML_DL_OUT_RELAY1_SIZE>;
			operating-points-v2 = <&opp_table_disp>;
			mmqos-supply = <&mmqos>;
		};

		mml_mutex0: mml-mutex0@1f001000 {
			compatible = "mediatek,mdp_mutex0", "mediatek,mt6878-mml_mutex";
			reg = <0 0x1f001000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_MUTEX0>;
			clock-names = "mutex0";
			comp-ids = <MML_MUTEX>;
			comp-names = "mutex0";

			mutex-comps = "rdma0", "hdr0", "aal0", "rsz0",
				"tdshp0", "wrot0";
			rdma0 = <MML_RDMA0 0 0>;
			hdr0 = <MML_HDR0 0 2>;
			aal0 = <MML_AAL0 0 4>;
			rsz0 = <MML_RSZ0 0 6>;
			tdshp0 = <MML_TDSHP0 0 8>;
			wrot0 = <MML_WROT0 0 12>;
			mutex-ids = <MML_RDMA0 0>;
		};

		mml_rdma0: mml-rdma0@1f003000 {
			compatible = "mediatek,mt6878-mml_rdma";
			reg = <0 0x1f003000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RDMA0>;
			clock-names = "rdma0";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(M4U_L2_P0_MDP_RDMA0)>;
			comp-ids = <MML_RDMA0>;
			comp-names = "rdma0";
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L2_P0_MDP_RDMA0>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MDPSYS_MDP_RDMA0_FRAME_DONE>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L2_P0_MDP_RDMA0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "mml_dma";
			mmqos-supply = <&mmqos>;
		};

		mdp-rdma1@1f004000 {
			compatible = "mediatek,mdp_rdma1";
			reg = <0 0x1f004000 0 0x1000>;
		};

		mml_hdr0: mml-hdr0@1f005000 {
			compatible = "mediatek,mt6878-mml_hdr";
			reg = <0 0x1f005000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_HDR0>;
			clock-names = "hdr0";
			comp-ids = <MML_HDR0>;
			comp-names = "hdr0";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MDPSYS_MDP_HDR0_FRAME_DONE>;
		};

		mml_aal0: mml-aal0@1f007000 {
			compatible = "mediatek,mt6878-mml_aal";
			reg = <0 0x1f007000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_AAL0>;
			interrupts = <GIC_SPI 868 IRQ_TYPE_LEVEL_HIGH 0>;
			clock-names = "aal0";
			comp-ids = <MML_AAL0>;
			comp-names = "aal0";
			sram-curve-base = /bits/ 32 <4608>;
			sram-his-base = /bits/ 32 <1536>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MDPSYS_MDP_AAL0_FRAME_DONE>;
		};

		mml_rsz0: mml-rsz0@1f009000 {
			compatible = "mediatek,mt6878-mml_rsz";
			reg = <0 0x1f009000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_RSZ0>;
			clock-names = "rsz0";
			comp-ids = <MML_RSZ0>;
			comp-names = "rsz0";
		};

		mdp-rsz1@1f00a000 {
			compatible = "mediatek,mdp_rsz1";
			reg = <0 0x1f00a000 0 0x1000>;
		};

		mml_tdshp0: mml-tdshp0@1f00b000 {
			compatible = "mediatek,mt6878-mml_tdshp";
			reg = <0 0x1f00b000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_TDSHP0>;
			clock-names = "tdshp0";
			comp-ids = <MML_TDSHP0>;
			comp-names = "tdshp0";
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MDPSYS_MDP_TDSHP0_FRAME_DONE>;
		};

		mdp-color0@1f00d000 {
			compatible = "mediatek,mdp_color";
			reg = <0 0x1f00d000 0 0x1000>;
		};

		mml_wrot0: mml-wrot0@1f00f000 {
			compatible = "mediatek,mt6878-mml_wrot";
			reg = <0 0x1f00f000 0 0x1000>;
			clocks = <&mdpsys_config_clk CLK_MDP_WROT0>;
			clock-names = "wrot0";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(M4U_L2_P2_MDP_WROT0)>;
			comp-ids = <MML_WROT0>;
			comp-names = "wrot0";
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			iommus = <&disp_iommu M4U_L2_P2_MDP_WROT0>;
			event-frame-done = /bits/ 16
				<CMDQ_EVENT_MDPSYS_MDP_WROT0_FRAME_DONE>;
			event-bufa = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFA>;
			event-bufb = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFB>;
			event-buf-next = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUF_NEXT>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(M4U_L2_P2_MDP_WROT0)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "mml_dma";
			mmqos-supply = <&mmqos>;
		};

		apu_iommu0_bank1: iommu@19011000 {
			compatible = "mediatek,common-apu-iommu0-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x19011000 0 0x1000>;
			interrupts = <GIC_SPI 598 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank2: iommu@19012000 {
			compatible = "mediatek,common-apu-iommu0-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x19012000 0 0x1000>;
			interrupts = <GIC_SPI 599 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank3: iommu@19013000 {
			compatible = "mediatek,common-apu-iommu0-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x19013000 0 0x1000>;
			interrupts = <GIC_SPI 600 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0_bank4: iommu@19014000 {
			compatible = "mediatek,common-apu-iommu0-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x19014000 0 0x1000>;
			interrupts = <GIC_SPI 601 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		apu_iommu0: iommu@19010000 {
			compatible = "mediatek,mt6878-apu-iommu0";
			reg = <0 0x19010000 0 0x1000>;
			table_id = <1>;
			mediatek,apu-power = <&apusys_rv>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_APU>;
			mediatek,iommu-banks = <&apu_iommu0_bank1 &apu_iommu0_bank2
						&apu_iommu0_bank3 &apu_iommu0_bank4>;
			interrupts = <GIC_SPI 597 IRQ_TYPE_LEVEL_HIGH 0>;
			#iommu-cells = <1>;
		};

		apu_top_3: apu-top-3@1c000000 {
			compatible = "mt6878,apu_top_3";

			reg = <0 0x1c000000 0 0x1000>,		// sys_vlp
				<0 0x1c001000 0 0x1000>,	// sys_spm
				<0 0x19020000 0 0x1000>,	// apu_rcx
				<0 0x19040000 0 0x1000>,	// dummy acx for rcx_dal
				<0 0x190a0000 0 0x11000>,	// apu_are
				<0 0x190e0000 0 0x4000>,	// apu_vcore
				<0 0x190e1000 0 0x2000>,	// apu_md32_mbox
				<0 0x190f0000 0 0x1000>,	// apu_rpc
				<0 0x190f1000 0 0x1000>,	// apu_pcu
				<0 0x190f2000 0 0x1000>,	// apu_ao_ctl
				<0 0x190f3000 0 0x3000>,	// apu_acc
				<0 0x190f6000 0 0x3000>,        // apu_pll
				<0 0x190f7400 0 0x500>;          // rpc for rcx_dla
			reg-names =
				"sys_vlp",
				"sys_spm",
				"apu_rcx",
				"apu_rcx_dla",
				"apu_are",
				"apu_vcore",
				"apu_md32_mbox",
				"apu_rpc",
				"apu_pcu",
				"apu_ao_ctl",
				"apu_acc",
				"apu_pll",
				"apu_rpctop_mdla";
		};


		disp_iommu_bank1: iommu@1e803000 {
			compatible = "mediatek,common-disp-iommu-bank1";
			mediatek,bank-id = <1>;
			reg = <0 0x1e803000 0 0x1000>;
			interrupts = <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank2: iommu@1e804000 {
			compatible = "mediatek,common-disp-iommu-bank2";
			mediatek,bank-id = <2>;
			reg = <0 0x1e804000 0 0x1000>;
			interrupts = <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank3: iommu@1e805000 {
			compatible = "mediatek,common-disp-iommu-bank3";
			mediatek,bank-id = <3>;
			reg = <0 0x1e805000 0 0x1000>;
			interrupts = <GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu_bank4: iommu@1e806000 {
			compatible = "mediatek,common-disp-iommu-bank4";
			mediatek,bank-id = <4>;
			reg = <0 0x1e806000 0 0x1000>;
			interrupts = <GIC_SPI 282 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_iommu: iommu@1e802000 {
			compatible = "mediatek,mt6878-disp-iommu";
			reg = <0 0x1e802000 0 0x1000>;
			table_id = <0>;
			mediatek,larbs = <&smi_larb0 &smi_larb1 &smi_larb2>,
					 <&smi_larb4 &smi_larb7 &smi_larb9>,
					 <&smi_larb11 &smi_larb12 &smi_larb13>,
					 <&smi_larb14 &smi_larb15 &smi_larb16>,
					 <&smi_larb17 &smi_larb22 &smi_larb25>,
					 <&smi_larb28 &smi_larb29 &smi_larb30>,
					 <&smi_larb33 &smi_larb34 &smi_larb38>;
			mediatek,iommu-banks = <&disp_iommu_bank1 &disp_iommu_bank2
						&disp_iommu_bank3 &disp_iommu_bank4>;
			interrupts = <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_MM_INFRA>;
			clock-names = "bclk";
			#iommu-cells = <1>;
		};

		ssusb: usb0@11201000 {
			compatible = "mediatek,mtu3";
			reg = <0 0x11201000 0 0x2e00>,
				<0 0x11203e00 0 0x0100>;
			reg-names = "mac", "ippc";
			vusb33-supply = <&mt6369_vusb>;
			interrupts = <GIC_SPI 384 IRQ_TYPE_LEVEL_HIGH 0>;
			phy-cells = <1>;
			phys = <&u2port0 PHY_TYPE_USB2>;
			clocks = <&topckgen_clk CLK_TOP_USB_TOP_SEL>,
				<&topckgen_clk CLK_TOP_USB_XHCI_SEL>,
				<&pericfg_ao_clk CLK_PERAOP_SSUSB0_FRMCNT>;
			clock-names = "sys_ck", "host_ck", "frmcnt_ck";
			power-domains = <&scpsys MT6878_POWER_DOMAIN_SSUSB>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			dr_mode = "otg";
			maximum-speed = "high-speed";
			mediatek,force-vbus;
			mediatek,clk-mgr;
			mediatek,noise-still-tr;
			mediatek,hwrscs-vers = <1>;
			mediatek,syscon-wakeup = <&pericfg_ao_clk 0x214 105>;
			wakeup-source;
			usb-role-switch;
			cdp-block;
			port {
				mtu3_drd_switch: endpoint {
					remote-endpoint = <&usb_role>;
				};
			};

			usb_host: xhci0@11200000 {
				compatible = "mediatek,mtk-xhci";
				reg = <0 0x11200000 0 0x1000>;
				reg-names = "mac";
				interrupts = <GIC_SPI 385 IRQ_TYPE_LEVEL_HIGH 0>;
				clocks = <&clk26m>;
				clock-names = "sys_ck";
				status = "okay";
			};
		};

		u2phy: usb-phy0@11f40000 {
			compatible = "mediatek,xsphy", "mediatek,mt6878-xsphy";
			reg = <0 0x11f40000 0 0x400>;
			reg-names = "u2_port_base";
			tx-chirpk-capable;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			u2port0: usb2-phy0@11f40000 {
				reg = <0 0x11f40000 0 0x400>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				usb2jtag = <&infra_ao_reg_clk 1>;
				usb2uart;
				nvmem-cells = <&u2_phy_data>, <&u2_phy_data>;
				nvmem-cell-names = "intr_cal", "term_cal";
				nvmem-cell-masks = <0x3f 0xf00>;
				mediatek,efuse-intr = <0x23>;
				mediatek,eye-vrt = <2>;
				mediatek,eye-vrt-host = <2>;
				mediatek,discth= <0x9>;
			};
		};

		/*
		 * 196~209 append for instance middle reserved pin,
		 * Or eint driver can't control each instance pin
		 */
		eint: apirq@11ce0000 {
			compatible = "mediatek,mt6983-eint";
			reg = <0 0x11ce0000 0 0x1000>,
					<0 0x11de0000 0 0x1000>,
					<0 0x11e60000 0 0x1000>,
					<0 0x1c01e000 0 0x1000>;
			reg-name = "eint-e", "eint-s", "eint-w", "eint-c";
			interrupts = <GIC_SPI 239 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,instance-num = <4>;
			mediatek,total-pin-number = <216>;
			mediatek,pins = <0 0 0 1>,<1 0 1 1>,<2 0 2 1>,<3 0 3 1>,
					<4 0 4 1>,<5 0 5 1>,<6 1 0 1>,<7 1 1 1>,
					<8 1 2 1>,<9 1 3 1>,<10 1 4 1>,<11 1 5 1>,
					<12 1 6 1>,<13 2 0 1>,<14 2 1 1>,<15 2 2 1>,
					<16 2 3 1>,<17 2 4 1>,<18 2 5 1>,<19 0 6 1>,
					<20 0 7 1>,<21 0 8 1>,<22 0 9 1>,<23 0 10 1>,
					<24 0 11 1>,<25 0 12 1>,<26 0 13 1>,<27 0 14 1>,
					<28 0 15 1>,<29 2 6 1>,<30 2 7 1>,<31 2 8 1>,
					<32 2 9 1>,<33 0 16 1>,<34 0 17 1>,<35 0 18 1>,
					<36 0 19 0>,<37 0 20 0>,<38 0 21 0>,<39 0 22 0>,
					<40 0 23 0>,<41 1 7 0>,<42 1 8 0>,<43 1 9 0>,
					<44 1 10 0>,<45 1 11 0>,<46 1 12 0>,<47 1 13 0>,
					<48 0 24 0>,<49 0 25 0>,<50 0 26 0>,<51 0 27 0>,
					<52 0 28 0>,<53 0 29 0>,<54 0 30 0>,<55 0 31 0>,
					<56 0 32 0>,<57 0 33 0>,<58 0 34 0>,<59 0 35 0>,
					<60 0 36 0>,<61 0 37 0>,<62 0 38 0>,<63 0 39 0>,
					<64 0 40 0>,<65 0 41 0>,<66 0 42 0>,<67 0 43 0>,
					<68 0 44 0>,<69 0 45 0>,<70 0 46 0>,<71 0 47 0>,
					<72 0 48 0>,<73 0 49 0>,<74 0 50 0>,<75 0 51 0>,
					<76 0 52 0>,<77 1 14 0>,<78 1 15 0>,<79 1 16 0>,
					<80 1 17 0>,<81 1 18 0>,<82 1 19 0>,<83 1 20 0>,
					<84 1 21 0>,<85 1 22 0>,<86 1 23 0>,<87 1 24 0>,
					<88 1 25 0>,<89 1 26 0>,<90 1 27 0>,<91 1 28 0>,
					<92 0 53 0>,<93 0 54 0>,<94 0 55 0>,<95 0 56 0>,
					<96 0 57 0>,<97 2 10 0>,<98 2 11 0>,<99 1 29 0>,
					<100 1 30 0>,<101 1 31 0>,<102 1 32 0>,<103 1 33 0>,
					<104 1 34 0>,<105 1 35 0>,<106 1 36 0>,<107 1 37 0>,
					<108 1 38 0>,<109 1 39 0>,<110 1 40 0>,<111 1 41 0>,
					<112 1 42 0>,<113 1 43 0>,<114 1 44 0>,<115 1 45 0>,
					<116 1 46 0>,<196 3 0 0>,<197 3 1 0>,<198 3 2 0>,
					<199 3 3 0>,<200 3 4 0>,<201 3 5 0>,<202 3 6 0>,
					<203 3 7 0>,<204 3 8 0>,<205 3 9 0>,<206 3 10 0>,
					<207 3 11 0>,<208 3 12 0>,<209 3 13 0>,<210 3 14 0>,
					<211 3 15 0>,<212 3 16 0>,<213 3 17 0>,<214 3 18 0>,
					<215 3 19 0>;
		};

		vcp: vcp@1ea00000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,vcp";
			vcp-support = <1>;
			status = "okay";
			reg = <0 0x1ea00000 0 0x40000>, /* tcm */
				<0 0x1ec24000 0 0x1000>, /* cfg */
				<0 0x1ec30000 0 0x1000>, /* cfg core0 */
				<0 0x1ec32000 0 0x1000>, /* intc core0 */
				<0 0x1ec37000 0 0x1000>, /* pwr ctrl */
				<0 0x1ec40000 0 0x1000>, /* cfg core1 */
				<0 0x1ec51000 0 0x1000>, /* bus dbg */
				<0 0x1ec52000 0 0x1000>, /* bus tracker dbg */
				<0 0x1ec60000 0 0x40000>, /* llc dbg */
				<0 0x1eca5000 0 0x4>, /* cfg_sec dbg */
				<0 0x1e820000 0 0x4>, /* mmu dbg */
				<0 0x1ecfb000 0 0x100>, /* mbox0 base */
				<0 0x1ecfb100 0 0x4>, /* mbox0 set */
				<0 0x1ecfb10c 0 0x4>, /* mbox0 clr */
				<0 0x1eca5020 0 0x4>, /* mbox0 init */
				<0 0x1ecfc000 0 0x100>, /* mbox1 base */
				<0 0x1ecfc100 0 0x4>, /* mbox1 set */
				<0 0x1ecfc10c 0 0x4>, /* mbox1 clr */
				<0 0x1eca5024 0 0x4>, /* mbox1 init */
				<0 0x1ecfd000 0 0x100>, /* mbox2 base */
				<0 0x1ecfd100 0 0x4>, /* mbox2 set */
				<0 0x1ecfd10c 0 0x4>, /* mbox2 clr */
				<0 0x1eca5028 0 0x4>, /* mbox2 init */
				<0 0x1ecfe000 0 0x100>, /* mbox3 base */
				<0 0x1ecfe100 0 0x4>, /* mbox3 set */
				<0 0x1ecfe10c 0 0x4>, /* mbox3 clr */
				<0 0x1eca502c 0 0x4>, /* mbox3 init */
				<0 0x1ecff000 0 0x100>, /* mbox4 base */
				<0 0x1ecff100 0 0x4>, /* mbox4 set */
				<0 0x1ecff10c 0 0x4>, /* mbox4 clr */
				<0 0x1eca5030 0 0x4>; /* mbox4 init */

			reg-names = "vcp_sram_base",
				"vcp_cfgreg",
				"vcp_cfgreg_core0",
				"vcp_intc_core0",
				"vcp_pwr_ctl",
				"vcp_cfgreg_core1",
				"vcp_bus_debug",
				"vcp_bus_tracker",
				"vcp_l1creg",
				"vcp_cfgreg_sec",
				"vcp_cfgreg_mmu",
				"mbox0_base",
				"mbox0_set",
				"mbox0_clr",
				"mbox0_init",
				"mbox1_base",
				"mbox1_set",
				"mbox1_clr",
				"mbox1_init",
				"mbox2_base",
				"mbox2_set",
				"mbox2_clr",
				"mbox2_init",
				"mbox3_base",
				"mbox3_set",
				"mbox3_clr",
				"mbox3_init",
				"mbox4_base",
				"mbox4_set",
				"mbox4_clr",
				"mbox4_init";

			interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH 0>;

			interrupt-names = "wdt",
				"reserved",
				"mbox0",
				"mbox1",
				"mbox2",
				"mbox3",
				"mbox4";

			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_L41_VIDEO_UP>;
			mediatek,smi = <&mminfra_smi_3x1_sub_comm>;

			core-0 = "enable";
			vcp-hwvoter = "disable";
			vcp-sram-size = <0x00040000>;
			vcp-dram-size = <0x00800000>;
			core-nums = <1>;	/* core number */
			twohart = <1>;		/* two hart arch */
			fmeter-ck = <7>;	/* clk table fmeter f_fmmup_ck */
			fmeter-type = <2>;	/* fmeter type */
			mbox-count = <5>;
			vcp-ee-enable = <4>;
			bus-debug-num-ports = <13>;
			/* id, mbox, send_size*/
			send-table =
				< 0 0 18>,/* IPI_OUT_VDEC_1 */
				< 2 1  2>,/* IPI_OUT_C_SLEEP_0 */
				< 3 1  2>,/* IPI_OUT_TEST_0 */
				< 9 1  2>,/* IPI_OUT_MMDVFS */
				<11 1  2>,/* IPI_OUT_MMQOS */
				<13 1  2>,/* IPI_OUT_MMDEBUG */
				<15 1  4>,/* IPI_OUT_C_VCP_HWVOTER_DEBUG */
				<16 2 18>,/* IPI_OUT_VENC_0 */
				<18 2  4>,/* IPI_OUT_VCP_MPOOL_0 */
				<20 3  2>,/* IPI_OUT_C_SLEEP_1 */
				<21 3  2>,/* IPI_OUT_TEST_1 */
				<22 3  6>,/* IPI_OUT_LOGGER_CTRL */
				<23 3  2>,/* IPI_OUT_VCPCTL_1 */
				<28 4  4>;/* IPI_OUT_VCP_MPOOL_1 */

			/* id, mbox, recv_size, recv_opt */
			recv-table =
				< 1 0 18 0>,/* IPI_IN_VDEC_1 */
				< 2 1  1 1>,/* IPI_OUT_C_SLEEP_0 */
				< 4 1 10 0>,/* IPI_IN_VCP_ERROR_INFO_0 */
				< 5 1  1 0>,/* IPI_IN_VCP_READY_0 */
				< 6 1  2 0>,/* IPI_IN_VCP_RAM_DUMP_0 */
				<10 1  2 0>,/* IPI_IN_MMDVFS */
				<12 1  2 0>,/* IPI_IN_MMQOS */
				<14 1  2 0>,/* IPI_IN_MMDEBUG */
				<15 1  4 1>,/* IPI_OUT_C_VCP_HWVOTER_DEBUG */
				<17 2 18 0>,/* IPI_IN_VENC_0 */
				<19 2  4 0>,/* IPI_IN_VCP_MPOOL_0 */
				<20 3  1 1>,/* IPI_OUT_C_SLEEP_1 */
				<24 3 10 0>,/* IPI_IN_VCP_ERROR_INFO_1 */
				<25 3  6 0>,/* IPI_IN_LOGGER_CTRL */
				<26 3  1 0>,/* IPI_IN_VCP_READY_1 */
				<27 3  2 0>,/* IPI_IN_VCP_RAM_DUMP_1 */
				<29 4  4 0>;/* IPI_IN_VCP_MPOOL_1 */

			vcp-secure-dump = <1>;   /* enable dump via secure world*/
			vcp-secure-dump-size = <0x200000>;
			vcp-secure-dump-offset = <0x600000>;
			vcp-sec-dump-key = "mediatek,me_vcp_reserved";

			memorydump = <0x40000>, /* l2tcm */
				<0x020000>, /* l1c */
				<0x003f00>, /* regdump */
				<0x000400>, /* trace buffer */
				<0x160000>; /* dram */

			vcp-mem-tbl = <0 0x78000>, /* VDEC_MEM_ID 480KB */
				<1 0x12000>, /* VENC_MEM_ID 72KB */
				<2 0x180000>, /* LOGGER 1MB 512KB*/
				<3 0x400>, /* VDEC_SET_PROP_MEM_ID 1KB */
				<4 0x400>, /* VENC_SET_PROP_MEM_ID 1KB */
				<5 0x400>, /* VDEC_VCP_LOG_INFO_ID 1KB */
				<6 0x400>, /* VENC_VCP_LOG_INFO_ID 1KB */
				<7 0x100000>, /* GCE_MEM_ID 256*4KB */
				<8 0x1000>, /* MMDVFS_MEM_ID 4KB */
				<9 0x1000>, /* MMQOS_MEM_ID 4KB */
				<10 0x0>; /* secure dump, its size is in secure_dump_size */

			power-domains = <&scpsys MT6878_POWER_DOMAIN_MM_PROC_DORMANT>;
			clocks = <&topckgen_clk CLK_TOP_MMUP_SEL>,
				<&topckgen_clk CLK_TOP_MAINPLL_D3>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>;
			clock-names = "mmup-sel", "mmup-clk", "mmup-26m";
		};

		vcp_io2: vcp-iommu-vdec@1ec24000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible =  "mediatek,vcp-io-vdec";
			vcp-support = <2>;
			reg = <0 0x1ec24000 0 0x1000>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_L41_VIDEO_UP>;
		};

		vcp_io3: vcp-iommu-venc@1ec30000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible =  "mediatek,vcp-io-venc";
			vcp-support = <3>;
			reg = <0 0x1ec30000 0 0x1000>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_L41_VIDEO_UP>;
		};

		vcp_io4: vcp-iommu-work@1ec32000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,vcp-io-work";
			vcp-support = <4>;
			reg = <0 0x1ec32000 0 0x1000>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_L41_VIDEO_UP>;
		};

		vcp_io5: vcp-iommu-sec@1ec37000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible =  "mediatek,vcp-io-sec";
			vcp-support = <7>;
			reg = <0 0x1ec37000 0 0x1000>;
			dma-ranges = <0x1 0x0 0x1 0x0 0x1 0x0>;
			iommus = <&disp_iommu M4U_L41_VIDEO_UP>;
		};

		keypad: kp@1c00e000 {
			compatible = "mediatek,kp";
			reg = <0 0x1c00e000 0 0x1000>;
			interrupts = <GIC_SPI 110 IRQ_TYPE_EDGE_RISING 0>;
			mediatek,key-debounce-ms = <1024>;
			mediatek,hw-map-num = <72>;
			mediatek,hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0 0 0 0 0 0 0 0 0 0 0 0
						0 0 0>;
			clocks = <&clk26m>;
			clock-names = "kpd";
		};

		dvfsrc: dvfsrc@1c00f000 {
			compatible = "mediatek,mt6878-dvfsrc";
			reg = <0 0x1c00f000 0 0x1000>,
				<0 0x1c001000 0 0x1000>;
			reg-names = "dvfsrc", "spm";
			#interconnect-cells = <1>;

			dvfsrc-bringup = <1>;
			dvfsrc-flag = <0x3>;

			dvfsrc_vcore: dvfsrc-vcore {
				regulator-name = "dvfsrc-vcore";
				regulator-min-microvolt = <575000>;
				regulator-max-microvolt = <725000>;
				regulator-always-on;
			};

			dvfsrc_freq_opp6: opp6 {
				opp-peak-KBps = <0>;
			};
			dvfsrc_freq_opp5: opp5 {
				opp-peak-KBps = <2400000>;
			};
			dvfsrc_freq_opp4: opp4 {
				opp-peak-KBps = <4900000>;
			};
			dvfsrc_freq_opp3: opp3 {
				opp-peak-KBps = <6600000>;
			};
			dvfsrc_freq_opp2: opp2 {
				opp-peak-KBps = <9800000>;
			};
			dvfsrc_freq_opp1: opp1 {
				opp-peak-KBps = <13400000>;
			};
			dvfsrc_freq_opp0: opp0 {
				opp-peak-KBps = <17500000>;
			};

			dvfsrc-helper {
				compatible = "mediatek,dvfsrc-helper";
				vcore-supply = <&mt6319_6_vbuck4>;
				rc-vcore-supply = <&dvfsrc_vcore>;
				interconnects = <&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_HRT_DBGIF
							&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
				interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
				required-opps = <&dvfsrc_freq_opp0>,
						<&dvfsrc_freq_opp1>,
						<&dvfsrc_freq_opp2>,
						<&dvfsrc_freq_opp3>,
						<&dvfsrc_freq_opp4>,
						<&dvfsrc_freq_opp5>,
						<&dvfsrc_freq_opp6>;
			};
		};

		afe: mt6878-afe-pcm@11050000 {
			compatible = "mediatek,mt6878-sound";
			reg = <0 0x11050000 0 0x9000>;
			interrupts = <GIC_SPI 392 IRQ_TYPE_LEVEL_HIGH 0>;
			topckgen = <&topckgen_clk>;
			apmixedsys = <&apmixedsys_clk>;
			power-domains = <&scpsys MT6878_POWER_DOMAIN_AUDIO>;
			infracfg = <&infra_ao_reg_clk>;
			clocks = <&afe_clk CLK_AFE_AUDIO_HOPPING>,
				<&afe_clk CLK_AFE_AUDIO_F26M>,
				<&afe_clk CLK_AFE_DL0_DAC>,
				<&afe_clk CLK_AFE_DL0_DAC_HIRES>,
				<&afe_clk CLK_AFE_DL0_PREDIS>,
				<&afe_clk CLK_AFE_UL0_ADC>,
				<&afe_clk CLK_AFE_UL0_ADC_HIRES>,
				<&afe_clk CLK_AFE_UL1_ADC>,
				<&afe_clk CLK_AFE_UL1_ADC_HIRES>,
				<&afe_clk CLK_AFE_APLL1>,
				<&afe_clk CLK_AFE_APLL2>,
				<&afe_clk CLK_AFE_APLL_TUNER1>,
				<&afe_clk CLK_AFE_APLL_TUNER2>,
				<&topckgen_clk CLK_TOP_AUD_INTBUS_SEL>,
				<&topckgen_clk CLK_TOP_MAINPLL_D4_D4>,
				<&topckgen_clk CLK_TOP_AUD_1_SEL>,
				<&topckgen_clk CLK_TOP_APLL1>,
				<&topckgen_clk CLK_TOP_AUD_2_SEL>,
				<&topckgen_clk CLK_TOP_APLL2>,
				<&topckgen_clk CLK_TOP_AUD_ENGEN1_SEL>,
				<&topckgen_clk CLK_TOP_APLL1_D4>,
				<&topckgen_clk CLK_TOP_AUD_ENGEN2_SEL>,
				<&topckgen_clk CLK_TOP_APLL2_D4>,
				<&topckgen_clk CLK_TOP_AUDIO_H_SEL>,
				<&topckgen_clk CLK_TOP_APLL1_D2>,
				<&topckgen_clk CLK_TOP_APLL2_D2>,
				<&topckgen_clk CLK_TOP_APLL_SI1_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL_FMI2S_MCK_SEL>,
				<&topckgen_clk CLK_TOP_APLL12_DIV_SI1>,
				<&topckgen_clk CLK_TOP_APLL12_DIV_FMI2S>,
				<&topckgen_clk CLK_TOP_TCK_26M_MX9>,
				<&pericfg_ao_clk CLK_PERAOP_AUDIO0>,
				<&pericfg_ao_clk CLK_PERAOP_AUDIO1>,
				<&pericfg_ao_clk CLK_PERAOP_AUDIO2>;

				clock-names = "aud_hopping_clk",
				"aud_f26m_clk",
				"aud_dl0_dac_clk",
				"aud_dl0_dac_hires_clk",
				"aud_dl0_dac_predis_clk",
				"aud_ul0_adc_clk",
				"aud_ul0_adc_hires_clk",
				"aud_ul1_adc_clk",
				"aud_ul1_adc_hires_clk",
				"aud_apll1_clk",
				"aud_apll2_clk",
				"aud_apll_tuner1_clk",
				"aud_apll_tuner2_clk",
				"top_mux_audio_int",
				"top_mainpll_d4_d4",
				"top_mux_aud_1",
				"top_apll1_ck",
				"top_mux_aud_2",
				"top_apll2_ck",
				"top_mux_aud_eng1",
				"top_apll1_d4",
				"top_mux_aud_eng2",
				"top_apll2_d4",
				"top_mux_audio_h",
				"top_apll1_d2",
				"top_apll2_d2",
				"top_i2sin1_m_sel",
				"top_fmi2s_m_sel",
				"top_apll12_div_i2sin1",
				"top_apll12_div_fmi2s",
				"top_clk26m_clk",
				"aud_slv_ck_peri",
				"aud_mst_ck_peri",
				"aud_intbus_ck_peri";
			pinctrl-names = "aud-clk-mosi-off",
				"aud-clk-mosi-on",
				"aud-dat-mosi-off",
				"aud-dat-mosi-on",
				"aud-dat-miso0-off",
				"aud-dat-miso0-on",
				"aud-dat-miso1-off",
				"aud-dat-miso1-on",
				"aud-gpio-i2sin4-off",
				"aud-gpio-i2sin4-on",
				"aud-gpio-i2sout4-off",
				"aud-gpio-i2sout4-on",
				"vow-dat-miso-off",
				"vow-dat-miso-on",
				"vow-clk-miso-off",
				"vow-clk-miso-on",
				"vow-scp-dmic-dat-off",
				"vow-scp-dmic-dat-on",
				"vow-scp-dmic-clk-off",
				"vow-scp-dmic-clk-on";
			pinctrl-0 = <&aud_clk_mosi_off>;
			pinctrl-1 = <&aud_clk_mosi_on>;
			pinctrl-2 = <&aud_dat_mosi_off>;
			pinctrl-3 = <&aud_dat_mosi_on>;
			pinctrl-4 = <&aud_dat_miso0_off>;
			pinctrl-5 = <&aud_dat_miso0_on>;
			pinctrl-6 = <&aud_dat_miso1_off>;
			pinctrl-7 = <&aud_dat_miso1_on>;
			pinctrl-8 = <&aud_gpio_i2sin4_off>;
			pinctrl-9 = <&aud_gpio_i2sin4_on>;
			pinctrl-10 = <&aud_gpio_i2sout4_off>;
			pinctrl-11 = <&aud_gpio_i2sout4_on>;
			pinctrl-12 = <&vow_dat_miso_off>;
			pinctrl-13 = <&vow_dat_miso_on>;
			pinctrl-14 = <&vow_clk_miso_off>;
			pinctrl-15 = <&vow_clk_miso_on>;
			pinctrl-16 = <&vow_scp_dmic_dat_off>;
			pinctrl-17 = <&vow_scp_dmic_dat_on>;
			pinctrl-18 = <&vow_scp_dmic_clk_off>;
			pinctrl-19 = <&vow_scp_dmic_clk_on>;
			/* Only for ETDM in/out 4 */
			etdm-out-ch = <2>;
			etdm-in-ch = <2>;
			etdm-out-sync = <0>; /* 0: disable; 1: enable */
			etdm-in-sync = <1>; /* 0: disable; 1: enable */
			etdm-ip-mode = <0>; /* 0: One IP multi-channel 1: Multi-IP 2-channel */
		};

		audio-sram@11059000 {
			compatible = "mediatek,audio_sram";
			reg = <0 0x11059000 0 0xf900>;
			prefer-mode = <0>;
			mode-size = <0xf900 0x14c00>;
			block-size = <0x1000>;
		};

		btcvsd_snd: mtk-btcvsd-snd@18830000 {
			compatible = "mediatek,mtk-btcvsd-snd";
			reg=<0 0x18830000 0 0x2000>, /*PKV_PHYSICAL_BASE*/
				<0 0x18840000 0 0x20000>; /*SRAM_BANK2*/
			interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,infracfg = <&infra_ao_reg_clk>;
			/*INFRA MISC, conn_bt_cvsd_mask*/
			/*cvsd_mcu_read, write, packet_indicator*/
			mediatek,offset =<0xf00 0x800 0x140 0x144 0x148>;
			disable-write-silence = <1>;
			enable-secure-write = <0>;
		};
	};

	snd_scp_ultra: snd-scp-ultra {
		compatible = "mediatek,snd-scp-ultra";
		scp-ultra-dl-memif-id = <0x7>;
		scp-ultra-ul-memif-id = <0x14>;
	};

	smart_pa: smart-pa {
	};

	sound: sound {
		compatible = "mediatek,mt6878-mt6369-sound";
		/* mediatek,snd_audio_dsp = <&snd_audio_dsp>; */
		/* mediatek,headset-codec = <&accdet>; */
		mediatek,platform = <&afe>;
		mediatek,ipm = <1>; /* 0: old version; 1: IPM2.0 */
	};

	/* feature : $enable $dl_mem $ul_mem $ref_mem $size */
	snd_audio_dsp: snd-audio-dsp {
		compatible = "mediatek,snd-audio-dsp";
		mtk-dsp-voip = <0x0 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-primary = <0x5 0xffffffff 0xffffffff \
				   0xffffffff 0x30000>;
		mtk-dsp-offload = <0x1d 0xffffffff 0xffffffff \
				   0xffffffff 0x400000>;
		mtk-dsp-deep = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-playback = <0x1 0xc 0xffffffff 0x10 0x30000>;
		mtk-dsp-music = <0x1 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk-dsp-capture1 = <0x0 0xffffffff 0x16 0xe 0x20000>;
		mtk-dsp-a2dp = <0x1 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk-dsp-bledl = <0x0 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-dataprovider = <0x0 0xffffffff 0x14 0xffffffff 0x30000>;
		mtk-dsp-call-final = <0x0 0xc 0x11 0x10 0x18000>;
		mtk-dsp-fast = <0x5 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk-dsp-spatializer = <0x0 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk-dsp-ktv = <0x0 0x5 0x12 0xffffffff 0x10000>;
		mtk-dsp-capture-raw = <0x0 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-fm = <0x1 0xffffffff 0x11 0xffffffff 0x10000>;
		mtk-dsp-bleul = <0x0 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-ulproc = <0x0 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-echoref = <0x0 0xffffffff 0xe 0xffffffff 0x20000>;
		mtk-dsp-echodl = <0x0 0x6 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-usbdl = <0x0 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-usbul = <0x0 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-mddl = <0x0 0xffffffff 0xe 0xffffffff 0x30000>;
		mtk-dsp-mdul = <0x0 0x2 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-a2dp-irq = <0x1>;
		mtk-dsp-ver = <0x1>;
		mtk-dsp-type = "RV55";
		swdsp-smartpa-process-enable = <0x5>;
		mtk-dsp-mem-afe = <0x1 0x40000>;
		mtk-dsp-btdl = <0x0 0x9 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-btul = <0x0 0xffffffff 0x19 0xe 0x20000>;

		interrupts = <GIC_SPI 492 IRQ_TYPE_LEVEL_HIGH 0>; /* DEBUG_CTRL */
	};

	mt-soc-offload-common {
		compatible = "mediatek,mt-soc-offload-common";
	};

	speech_usip_mem: speech-usip-mem {
		compatible = "mediatek,speech-usip-mem";
		adsp-phone-call-enh-enable = <0x5>;
		adsp-ble-phone-call-enable = <0x0>;
	};

	md_auxadc:md-auxadc {
		compatible = "mediatek,md_auxadc";
		/* io-channels = <&auxadc 6>;*/
		io-channel-names = "md-channel";
	};

	irtx_pwm:irtx-pwm {
		compatible = "mediatek,irtx-pwm";
		pwm-ch = <0>;
		pwm-data-invert = <0>;
		pwm-supply = "mt6369_vio28";
	};

	gpio_usage_mapping:gpio {
		compatible = "mediatek,gpio_usage_mapping";
	};

	md1_sim1_hot_plug_eint:MD1-SIM1-HOT-PLUG-EINT {
	};

	md1_sim2_hot_plug_eint:MD1-SIM2-HOT-PLUG-EINT {
	};

	mdpsys-config {
		compatible = "mediatek,mdpsys_config";
		#clock-cells = <1>;
		clocks = <&mdpsys_config_clk CLK_MDP_APB_BUS>;
		clock-names = "MDP_APB_BUS";
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		#address-cells = <2>;
		#size-cells = <2>;
		iommus = <&disp_iommu M4U_L2_P1_MDP_RDMA1>,
			<&disp_iommu M4U_L2_P3_MDP_WDMA0>;
		dma-mask-bit = <34>;
	};

	mdp {
		compatible = "mediatek,mdp";
		thread-count = <24>;
		mboxes = <&gce 20 0 CMDQ_THR_PRIO_1>,
			<&gce 21 0 CMDQ_THR_PRIO_1>;
		mmsys-config = <&mmlsys_config>;
		mm-mutex   = <&mdp_mutex0>;
		mdp-rdma1  = <&mdp_rdma1>;
		mdp-rsz1   = <&mdp_rsz1>;
		mdp-wrot1  = <&mdp_wrot1>;
		mediatek,larb = <&smi_larb2>;
		mdp-rdma1-sof = <CMDQ_EVENT_MDPSYS_MDP_RDMA1_SOF>;
		mdp-wrot1-sof = <CMDQ_EVENT_MDPSYS_MDP_WROT1_SOF>;
		mdp-wrot1-write-frame-done = <CMDQ_EVENT_MDPSYS_MDP_WROT1_FRAME_DONE>;
		mdp-rsz1-frame-done = <CMDQ_EVENT_MDPSYS_MDP_RSZ1_FRAME_DONE>;
		mdp-rdma1-frame-done = <CMDQ_EVENT_MDPSYS_MDP_RDMA1_FRAME_DONE>;
		mdp-wrot1-rst-done = <CMDQ_EVENT_MDPSYS_MDP_WROT1_SW_RST_DONE_ENG_EVENT>;
		mdp-rdma1-rst-done = <CMDQ_EVENT_MDPSYS_MDP_RDMA1_SW_RST_DONE_ENG_EVENT>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_L2_P1_MDP_RDMA1)
				&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_L2_P3_MDP_WDMA0)
				&mmqos SLAVE_COMMON(0)>;
		interconnect-names =
			"mdp_rdma1",
			"mdp_wrot1";
		mdp-opp = <&opp_table_disp>;
		operating-points-v2 = <&opp_table_disp>;
		dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		clocks = <&mmdvfs_clk CLK_MMDVFS_MDP>;
		clock-names = "mmdvfs_clk";
		dre30-hist-sram-start = /bits/ 16 <1536>;
		mmqos-supply = <&mmqos>;
	};


	mdp_mutex0: mdp-mutex0@1f001000 {
		compatible = "mediatek,mdp_mutex0";
		reg = <0 0x1f001000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_MUTEX0>;
		clock-names = "MDP_MUTEX0";
	};

	mdp_rdma1: mdp-rdma1@1f004000 {
		compatible = "mediatek,mdp_rdma1";
		reg = <0 0x1f004000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_RDMA1>;
		clock-names = "MDP_RDMA1";
	};

	mdp_rsz1: mdp-rsz1@1f00a000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0 0x1f00a000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_RSZ1>;
		clock-names = "MDP_RSZ1";
	};

	mdp_wrot1: mdp-wrot1@1f010000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0 0x1f010000 0 0x1000>;
		clocks = <&mdpsys_config_clk CLK_MDP_WROT1>;
		clock-names = "MDP_WROT1";
	};

	monitorhang: monitorhang {
		/* compatible = "mediatek,monitorhang"; */
		enabled = <0>;
	};

	mml-test {
		compatible = "mediatek,mml-test";
		mediatek,mml = <&mmlsys_config>;
	};

	scp_dvfs: scp-dvfs {
		compatible = "mediatek,scp-dvfs";

		clocks = <&vlp_cksys_clk CLK_VLP_SCP_SEL>,
		<&topckgen_clk CLK_TOP_TCK_26M_MX9>, /* 26M  */
		<&topckgen_clk CLK_TOP_UNIVPLL_D4>,  /* 624M */
		<&topckgen_clk CLK_TOP_UNIVPLL_D3>,  /* 832M */
		<&topckgen_clk CLK_TOP_MAINPLL_D3>,  /* 728M */
		<&topckgen_clk CLK_TOP_UNIVPLL_D6>,  /* 416M */
		<&topckgen_clk CLK_TOP_APLL1>,       /* 180.634M */
		<&topckgen_clk CLK_TOP_MAINPLL_D4>,  /* 546M */
		<&topckgen_clk CLK_TOP_MAINPLL_D7>,  /* 312M */
		<&topckgen_clk CLK_TOP_OSC_D10>;     /* 26M */

		clock-names = "clk_mux",
		"clk_pll_0",
		"clk_pll_1",
		"clk_pll_2",
		"clk_pll_3",
		"clk_pll_4",
		"clk_pll_5",
		"clk_pll_6",
		"clk_pll_7",
		"clk_pll_8";

		scp-core-online-mask = <0x3>;
		vlp-support;
		vlpck-support;

		dvfs-opp =
		/* vlp		vsram	dvfsrc_opp	spm_vcore	freq mux resource */
		< 750000	750000	0xff		0xfff		200  0	0x0>,
		< 750000	750000	0xff		0xfff		266  0	0x0>,
		< 750000	750000	0xff		0xfff		400  0	0x0>,
		< 750000	750000	0xff		0xfff		800  0	0x0>;

		do-ulposc-cali;
		fmeter-clksys = <&vlp_cksys_clk>;
		ulposc-clksys = <&vlp_cksys_clk>;
		scp-clk-ctrl = <&scp_clk_ctrl>;
		scp-clk-hw-ver = "v1";
		ulposc-cali-ver = "v2";
		ulposc-cali-num = <1>;
		ulposc-cali-target = <800>;
		ulposc-cali-config =
			/* con0		con1	con2 */
			<0x041692c0	0x2400	0xc>;
		clk-dbg-ver = "v4";
		ccf-fmeter-support;
		scp-dvfs-flag = "enable"; /* enable/disable */
	};

	u3fpgaphy: usb-phy {
		compatible = "mediatek,fpga-u3phy";
		mediatek,ippc = <0x11203e00>;
		fpga_i2c_physical_base = <0x11c22000>;
		status = "disabled";

		u3fpgaport0: usb-phy@0 {
			chip-id= <0xa60931a>;
			port = <0>;
			pclk_phase = <23>;
			#phy-cells = <1>;
		};
	};

	mtkheap-page-prot {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_prot_page-uncached";
		trusted-mem-type = <10>;
	};

	mtkheap-region-prot {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_prot_region";
		trusted-mem-type = <1>;
		region-heap-align-name = "mtk_prot_region-aligned";
		iommus = <&disp_iommu M4U_L0_P0_DISP_POSTMASK0>;
	};

	mtkheap-region-sapu-data {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_sapu_data_shm_region";
		trusted-mem-type = <12>;
		region-heap-align-name = "mtk_sapu_data_shm_region-aligned";
		iommus = <&apu_iommu0 M4U_L42_APU_CODE>;
	};

	mtkheap-region-sapu-engine {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_sapu_engine_shm_region";
		trusted-mem-type = <13>;
		region-heap-align-name = "mtk_sapu_engine_shm_region-aligned";
		iommus = <&apu_iommu0 M4U_L42_APU_CODE>;
	};

	mtkheap-page-sapu {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_sapu_page-uncached";
		trusted-mem-type = <16>;
	};

	mtkheap_page_svp: mtkheap-page-svp {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_svp_page-uncached";
		trusted-mem-type = <9>;
		status = "disabled";
	};

	mtkheap_page_wfd: mtkheap-page-wfd {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_wfd_page-uncached";
		trusted-mem-type = <11>;
		status = "disabled";
	};

	mtkheap_region_svp: mtkheap-region-svp {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_svp_region";
		trusted-mem-type = <0>;
		region-heap-align-name = "mtk_svp_region-aligned";
		iommus = <&disp_iommu M4U_L0_P0_DISP_POSTMASK0>;
		status = "disabled";
	};

	mtkheap_region_wfd: mtkheap-region-wfd {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_wfd_region";
		trusted-mem-type = <2>;
		region-heap-align-name = "mtk_wfd_region-aligned";
		iommus = <&disp_iommu M4U_L0_P0_DISP_POSTMASK0>;
		status = "disabled";
	};

	mtk-iommu-debug {
		compatible = "mediatek,mt6878-iommu-debug";
	};

	consys: consys@18000000 {
		compatible = "mediatek,mt6878-6631-consys";
		#thermal-sensor-cells = <0>;
		reg =   <0 0x18000000 0 0x470>, /* 0. 0x1800_0000 conn_infra_rgu_on, sz=0x470 */
			<0 0x10001000 0 0xee4>, /* 1. 0x1000_1000 infracfg_ao, sz=0xee4 */
			<0 0x10005000 0 0xa7c>, /* 2. 0x1000_5000 GPIO, sz=0xa7c */
			<0 0x11ec0000 0 0xa04>, /* 3. 0x11ec_0000 IOCFG_RT, sz=0xa04 */
			<0 0x18001000 0 0x658>, /* 4. 0x1800_1000 conn_infra_cfg_on, sz=0x658 */
			<0 0x18003000 0 0x204>, /* 5. 0x1800_3000 conn_wt_slp_ctl_reg, sz=0x204 */
			<0 0x1800e000 0 0x118>, /* 6. 0x1800_e000 conn_infra_bus_cr_on, sz=0x118*/
			<0 0x18011000 0 0x138>, /* 7. 0x1801_1000 conn_infra_cfg, sz=0x138 */
			<0 0x18012000 0 0x98>,  /* 8. 0x1801_2000 conn_infra_clkgen_top,sz=0x98 */
			<0 0x18020000 0 0x4c>,  /* 9. 0x1802_0000 conn_von_bus_bcrm, sz=0x4c */
			<0 0x18023000 0 0xe28>, /* 10. 0x1802_3000 conn_dbg_ctl, sz=0xe28 */
			<0 0x1803b000 0 0x18>,  /* 11. 0x1803_b000 conn_infra_on_bus_bcrm,sz=0x18 */
			<0 0x18040000 0 0x2c>,  /* 12. 0x1804_0000 conn_therm_ctl, sz=0x2c */
			<0 0x18041000 0 0x140>, /* 13. 0x1804_1000 conn_afe_ctl, sz=0x140 */
			<0 0x18042000 0 0x324>, /* 14. 0x1804_2000 conn_rf_spi_mst_reg, sz=0x324 */
			<0 0x18046000 0 0x324>, /* 15. 0x1804_6000 conn_rf_spi_1_mst_reg, sz=0x324 */
			<0 0x1804b000 0 0x414>, /* 16. 0x1804_b000 conn_infra_bus_cr, sz=0x414 */
			<0 0x1804d000 0 0x41c>, /* 17. 0x1804_d000 conn_infra_off_debug_ctrl_ao */
			<0 0x1804f000 0 0x148>, /* 18. 0x1804_f000 conn_infra_off_bus_bcrm,0x148 */
			<0 0x18053800 0 0x1000>,/* 19. 0x1805_3800 conn_infra_sysram_sw_cr,0x1000*/
			<0 0x18060000 0 0xbf8>, /* 20. 0x1806_0000 conn_host_csr_top, sz=0xbf8 */
			<0 0x18070000 0 0x8004>,/* 21. 0x1807_0000 conn_semaphore, sz=0x8004 */
			<0 0x1c001000 0 0xfd0>, /* 22. 0x1c00_1000 spm, sz=0xfd0 */
			<0 0x1c00a000 0 0x51c>, /* 23. 0x1c00_a000 top_rgu, sz=0x51c */
			<0 0x1803c000 0 0x34>,  /* 24. 0x1803_c000 wf2ap_conn_infra_on_ccif4 */
			<0 0x1803e000 0 0x34>;  /* 25. 0x1803_e000 bgf2ap_conn_infra_on_ccif4 */

		power-domains = <&scpsys MT6878_POWER_DOMAIN_CONN>;
		emi-addr = <0>;
		emi-size = <0x0c00000>;
		ro-bt-emi-size = <0x2e0000>;
		ro-gps-emi-size = <0x0a0000>;
		ro-wifi-emi-size = <0x300000>;
		ro-emi-size = <0x680000>;
		rw-emi-size = <0x480000>;
		emi-alignment = <0x100000>;
		emi-max-addr = <0x90000000>;

		status = "okay";
	};

	pda: pda@1a180000 {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek,camera-pda";
		reg = <0 0x1a180000 0 0x1000>;
		dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
		interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&camsys_mraw_clk CLK_CAM_MR_PDA0>,
			<&camsys_mraw_clk CLK_CAM_MR_PDA1>,
			<&camsys_mraw_clk CLK_CAM_MR_LARBX>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM>;
		clock-names = "camsys_mraw_pda0",
				"camsys_mraw_pda1",
				"mraw_larbx",
				"cam_main_cam2mm0_gals_cg_con",
				"cam_main_cam2mm1_gals_cg_con",
				"cam_main_cam_cg_con";
		power-domains = <&scpsys MT6878_POWER_DOMAIN_CAM_MAIN>;
		mediatek,larbs = <&smi_larb25>;
		iommus = <&disp_iommu M4U_L25_P4_PDAI_A_0>,
			<&disp_iommu M4U_L25_P5_PDAI_A_1>,
			<&disp_iommu M4U_L25_P6_PDAI_A_2>,
			<&disp_iommu M4U_L25_P7_PDAI_A_3>,
			<&disp_iommu M4U_L25_P8_PDAI_A_4>,
			<&disp_iommu M4U_L25_P9_PDAI_A_0>;
		interconnects =
			<&mmqos MASTER_LARB_PORT(M4U_L25_P4_PDAI_A_0)
					&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_L25_P5_PDAI_A_1)
					&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_L25_P6_PDAI_A_2)
					&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_L25_P7_PDAI_A_3)
					&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_L25_P8_PDAI_A_4)
					&mmqos SLAVE_COMMON(0)>,
			<&mmqos MASTER_LARB_PORT(M4U_L25_P9_PDAI_A_0)
					&mmqos SLAVE_COMMON(0)>;
		interconnect-names = "l25_pdai_a0",
					"l25_pdai_a1",
					"l25_pdai_a2",
					"l25_pdai_a3",
					"l25_pdai_a4",
					"l25_pdao_a";
	};

	connscp: connscp {
		compatible = "mediatek,mt6897-conn_scp";

		scp-shm-size = <0x20000>; /* size for allocation */

		scp-remap-offset = <0x2100000>; /* oft from consys pa */
		scp-remap-size = <0x20000>; /* size for remap from oft */
		scp-remap-addr = <0>;

		ipi-mbox-size = <64>;
	};


	swpm: swpm {
		compatible = "mediatek,mtk-swpm";
		pmu-boundary-num = <0>;
		pmu-dsu-support = <1>;
		pmu-dsu-type = <11>;
		pmu-ai-support = <0>;
	};

	pmsr: pmsr {
		compatible = "mediatek,mtk-pmsr";
		dpmsr-count = <2>;
	};

	sleep@0 {
		compatible = "mediatek,sleep";
		reg = <0 0x1c001000 0 0x1000>;
		interrupts = <GIC_SPI 499 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	mtk_lpm: mtk-lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		lpm-kernel-suspend = <0>;
		suspend-method = "enable";

		logger-enable-states = "mcusysoff_l", "mcusysoff_b", "system_vcore";

		irq-remain = <&edge_keypad>,
					 <&level_spi0>,
					 <&level_spi1>,
					 <&level_spi2>,
					 <&level_spi3>,
					 <&level_spi4>,
					 <&level_spi5>,
					 <&level_spi6>,
					 <&level_spi7>,
					 <&level_dsi0>;

		resource-ctrl = <&bus26m &infra &syspll>,
				<&dram_s0 &dram_s1 &spm_emi>,
				<&spm_pmic &spm_vcore>;
		constraints = <&rc_bus26m &rc_syspll &rc_vcore>;
		spm-cond = <&spm_cond_pll>;
		cg-shift = <0>; /* cg blocking index */
		pll-shift = <0>; /* pll blocking index */

		power-gs = <0>;

		mcusys-cnt-chk = <1>;

		hwreq = "hw_cg", "peri_req";

		cpupm_sysram: cpupm-sysram@11b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0 0x0011b000 0 0x500>;
		};

		mcusys_ctrl: mcusys-ctrl@c53a000 {
			compatible = "mediatek,mcusys-ctrl";
			reg = <0 0x0c53a000 0 0x1000>;
		};

		lpm_sysram: lpm-sysram@11b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0 0x0011b500 0 0x300>;
		};

		irq-remain-list {
			edge_keypad: edge-keypad {
				target = <&keypad>;
				value = <1 0 0 0x04>;
			};
			level_spi0: level-spi0 {
				target = <&spi0>;
				value = <0 0 0 0>;
			};
			level_spi1: level-spi1 {
				target = <&spi1>;
				value = <0 0 0 0>;
			};
			level_spi2: level-spi2 {
				target = <&spi2>;
				value = <0 0 0 0>;
			};
			level_spi3: level-spi3 {
				target = <&spi3>;
				value = <0 0 0 0>;
			};
			level_spi4: level-spi4 {
				target = <&spi4>;
				value = <0 0 0 0>;
			};
			level_spi5: level-spi5 {
				target = <&spi5>;
				value = <0 0 0 0>;
			};
			level_spi6: level-spi6 {
				target = <&spi6>;
				value = <0 0 0 0>;
			};
			level_spi7: level-spi7 {
				target = <&spi7>;
				value = <0 0 0 0>;
			};
			level_dsi0: level-dsi0 {
				target = <&dsi0>;
				value = <0 0 0 0>;
			};
		};

		resource-ctrl-list {
			bus26m: bus26m {
				id = <0x00000000>;
				value = <1>;
			};
			infra: infra {
				id = <0x00000001>;
				value = <1>;
			};
			syspll: syspll {
				id = <0x00000002>;
				value = <1>;
			};
			dram_s0: dram-s0 {
				id = <0x00000003>;
				value = <1>;
			};
			dram_s1: dram-s1 {
				id = <0x00000004>;
				value = <1>;
			};
			spm_vcore: spm-vcore {
				id = <0x00000005>;
				value = <1>;
			};
			spm_emi: spm-emi {
				id = <0x00000006>;
				value = <1>;
			};
			spm_pmic: spm-pmic {
				id = <0x00000007>;
				value = <1>;
			};
		};
		constraint-list {
			rc_syspll: rc-syspll {
				rc-name = "syspll";
				id = <0x00000002>;
				value = <1>;
				cond-info = <1>;
			};
			rc_bus26m: rc-bus26m {
				rc-name = "bus26m";
				id = <0x00000001>;
				value = <0>;
				cond-info = <1>;
			};
			rc_vcore: rc-vcore {
				rc-name = "vcore";
				id = <0x00000000>;
				value = <0>;
				cond-info = <1>;
			};
		};

		spm-cond-list {
			spm_cond_pll: spm-cond-pll {
				pll-name = "UNIVPLL2",
					"MFGPLL",
					"MFGSCPLL",
					"SENSONPLL",
					"MM2PLL",
					"MAIN2PLL",
					"ADSPPLL",
					"APLL1",
					"APLL2";
			};
		};

		power-gs-list {
		};
	};

	scp: scp@1c400000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0 0x1c400000 0 0x100000>, /* tcm */
			  <0 0x1cb24000 0 0x1000>, /* cfg */
			  <0 0x1cb21000 0 0x1000>, /* clk*/
			  <0 0x1cb30000 0 0x1000>, /* cfg core0 */
			  <0 0x1cb40000 0 0x1000>, /* cfg core1 */
			  <0 0x1cb80000 0 0x1000>, /* bus tracker */
			  <0 0x1cb60000 0 0x20000>, /* llc */
			  <0 0x1cb2a000 0 0x4>, /* cfg_sec */

			  <0 0x1cba0000 0 0x100>, /* mbox0 base */
			  <0 0x1cba0100 0 0x4>, /* mbox0 set */
			  <0 0x1cba010c 0 0x4>, /* mbox0 clr */
			  <0 0x1cb2a020 0 0x4>, /* mbox0 init */

			  <0 0x1cbb0000 0 0x100>, /* mbox1 base */
			  <0 0x1cbb0100 0 0x4>, /* mbox1 set */
			  <0 0x1cbb010c 0 0x4>, /* mbox1 clr */
			  <0 0x1cb2a024 0 0x4>, /* mbox1 init */

			  <0 0x1cbc0000 0 0x100>, /* mbox2 base */
			  <0 0x1cbc0100 0 0x4>, /* mbox2 set */
			  <0 0x1cbc010c 0 0x4>, /* mbox2 clr */
			  <0 0x1cb2a028 0 0x4>, /* mbox2 init */

			  <0 0x1cbd0000 0 0x100>, /* mbox3 base */
			  <0 0x1cbd0100 0 0x4>, /* mbox3 set */
			  <0 0x1cbd010c 0 0x4>, /* mbox3 clr */
			  <0 0x1cb2a02c 0 0x4>, /* mbox3 init */

			  <0 0x1cbe0000 0 0x100>, /* mbox4 base */
			  <0 0x1cbe0100 0 0x4>, /* mbox4 set */
			  <0 0x1cbe010c 0 0x4>, /* mbox4 clr */
			  <0 0x1cb2a030 0 0x4>, /* mbox4 init */

			  <0 0x1cb50000 0 0x1000>; /* cfg ap*/

		reg-names = "scp_sram_base",
				"scp_cfgreg",
				"scp_clkreg",
				"scp_cfgreg_core0",
				"scp_cfgreg_core1",
				"scp_bus_tracker",
				"scp_l1creg",
				"scp_cfgreg_sec",
				"mbox0_base",
				"mbox0_set",
				"mbox0_clr",
				"mbox0_init",
				"mbox1_base",
				"mbox1_set",
				"mbox1_clr",
				"mbox1_init",
				"mbox2_base",
				"mbox2_set",
				"mbox2_clr",
				"mbox2_init",
				"mbox3_base",
				"mbox3_set",
				"mbox3_clr",
				"mbox3_init",
				"mbox4_base",
				"mbox4_set",
				"mbox4_clr",
				"mbox4_init",
				"scp_cfgreg_ap";

		interrupts = <GIC_SPI 516 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 517 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 518 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 519 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 520 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 521 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 522 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc0",
				  "ipc1",
				  "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4";

		core-0 = "enable";
		scp-hwvoter = "enable";
		scp-sram-size = <0x00100000>;
		core-nums = <2>;	/* core number */
		twohart = <1>;		/* two hart arch */
		mbox-count = <4>;
		/* id, mbox, send_size*/
		send-table =
		< 0 0  11>,/* IPI_OUT_AUDIO_VOW_1 */
		<14 0  1>,/* IPI_OUT_DVFS_SET_FREQ_1 */
		<15 0  2>,/* IPI_OUT_C_SLEEP_1 */
		<16 0  1>,/* IPI_OUT_TEST_1 */
		//<24 0  6>,/* IPI_OUT_SCP_MPOOL_1 */
		<17 1  6>,/* IPI_OUT_LOGGER_CTRL */
		<18 1  2>,/* IPI_OUT_SCPCTL_1 */
		<46 1  1>,/* IPI_OUT_SCP_PM_NOTIFY_1 */
		<29 1 16>,/* IPI_OUT_SENSOR_CTRL */
		<31 1  7>,/* IPI_OUT_SENSOR_NOTIFY */
		< 4 2  1>,/* IPI_OUT_DVFS_SET_FREQ_0 */
		< 5 2  2>,/* IPI_OUT_C_SLEEP_0 */
		< 6 2  1>,/* IPI_OUT_TEST_0 */
		//<11 2  6>,/* IPI_OUT_SCP_MPOOL_0 */
		<33 2  16>,/* IPI_OUT_SCP_CONNSYS */
		< 3 3  4>,/* IPI_OUT_APCCCI_0 */
		<37 3  1>,/* IPI_OUT_SCP_AOD */
		<26 3  9>,/* IPI_OUT_AUDIO_ULTRA_SND_0 */
		<35 3  2>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
		<39 3  4>,/* IPI_OUT_AOV_SCP */
		<43 3  4>,/* IPI_OUT_NPU_SCP */
		<45 3  1>;/* IPI_OUT_SCP_PM_NOTIFY_0 */

		#recv-cells-mode = <1>;
		/* mode 0 or no defined #recv-cells-mode => 4 elements : id, mbox,
		 * recv_size, recv_opt
		 */
		/* mode 1 => 7 elements : id, mbox, recv_size, recv_opt, lock, buf_full_opt,
		 * cb_ctx_opt
		 */
		recv-table =
		< 1 0  2 0 0 0 0>,/* IPI_IN_AUDIO_VOW_ACK_1 */
		< 2 0 26 0 0 0 0>,/* IPI_IN_AUDIO_VOW_1 */
		<36 0  1 0 0 0 0>,/* IPI_IN_AUDIO_ACDDET_1 */
		<15 0  1 1 0 0 0>,/* IPI_OUT_C_SLEEP_1 */
		//<25 0 6 0 0 0 0>,/* IPI_IN_SCP_MPOOL_1 */
		<20 1 10 0 0 0 0>,/* IPI_IN_SCP_ERROR_INFO_1 */
		<21 1  6 0 0 0 0>,/* IPI_IN_LOGGER_CTRL */
		<22 1  1 0 0 0 0>,/* IPI_IN_SCP_READY_1 */
		<30 1  2 0 0 0 0>,/* IPI_IN_SENSOR_CTRL */
		<32 1  7 0 0 0 0>,/* IPI_IN_SENSOR_NOTIFY */
		< 5 2  1 1 0 0 0>,/* IPI_OUT_C_SLEEP_0 */
		< 8 2 10 0 0 0 0>,/* IPI_IN_SCP_ERROR_INFO_0 */
		//<12 2  6 0 0 0 0>,/* IPI_IN_SCP_MPOOL_0 */
		<34 2 16 0 0 0 0>,/* IPI_IN_SCP_CONNSYS */
		< 7 3  2 0 0 0 0>,/* IPI_IN_APCCCI_0 */
		<38 3  1 0 0 0 0>,/* IPI_IN_SCP_AOD */
		<28 3  5 0 0 0 0>,/* IPI_IN_AUDIO_ULTRA_SND_0 */
		<27 3  2 0 0 0 0>,/* IPI_IN_AUDIO_ULTRA_SND_ACK_0 */
		<35 3  4 1 0 0 0>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
		<40 3  4 0 0 0 0>,/* IPI_IN_SCP_AOV */
		<44 3  4 0 0 0 0>;/* IPI_IN_SCP_NPU */

		//legacy_table =	<11>, /* out_id_0 IPI_OUT_SCP_MPOOL_0 */
		//		<24>, /* out_id_1 IPI_OUT_SCP_MPOOL_1 */
		//		<12>, /* in_id_0 IPI_IN_SCP_MPOOL_0 */
		//		<12>, /* in_id_1 IPI_IN_SCP_MPOOL_0 */
		//		<6>, /* out_size */
		//		<6>; /* in_size */

		/* feature, frequecy, coreid */
		scp-feature-tbl =
				  < 0  40 0>,	/* vow */
				  < 1   0 0>,	/* sensor */
				  < 2  26 0>,	/* flp */
				  < 3   0 0>,	/* rtos */
				  < 4 200 0>,	/* speaker */
				  < 5   0 0>,	/* vcore */
				  < 6 135 0>,	/* barge in */
				  < 7  10 0>,	/* vow dump */
				  < 8  80 0>,	/* vow vendor M */
				  < 9  43 0>,	/* vow vendor A */
				  <10  22 0>,	/* vow vendor G */
				  <11  20 0>,	/* vow dual mic */
				  <12 100 0>,	/* vow dual mic barge in */
				  <13 200 0>;	/* ultrasound */

		scp-dram-region = "enable";   /* enable scp dram region manage */
		scp-protect = "enable";   /* enable scp protections */
		secure-dump = "enable";   /* enable dump via secure world*/
		secure-dump-size = <0xc28000>;
		scp-pm-notify = "enable";
		scp-thermal-wq = "disable";
		scp-low-pwr-dbg = "disable";
		scp-cfgreg-ap-en = "enable";
		scp-ipc-wa = "disable";
		scp-mem-key = "mediatek,reserve-memory-scp_share";

		/* feature ID, size, alignment */
		scp-mem-tbl =
				  <0 0x0 0x0>, /* secure dump, its size is in secure-dump-size */
				  <1 0xca700 0x0>, /* vow */
				  <2 0x100000 0x0>, /* sensor main*/
				  <3 0x180000 0x0>, /* logger */
				  <4 0x200000 0x0>, /* audio */
				  <5 0xa000 0x0>, /* vow bargein */
				  <7 0x1a000 0x0>, /* ultrasound*/
				  <8 0x10000 0x0>, /* sensor supper*/
				  <9 0x1000 0x0>, /* sensor list */
				  <10 0x2000 0x0>, /* sensor debug */
				  <11 0x100 0x0>, /* sensor custom writer */
				  <12 0x100 0x0>, /* sensor custom reader */
				  <15 0x10000 0x0>, /* aod */
				  <17 0x8000 0x0>, /* scp chre from */
				  <18 0x8000 0x0>, /* scp chre to */
				  <20 0x5c0000 0x0>, /* audio common, 5.75MB */
				  <21 0x80000 0x0>; /* usb audio offload, 512 KB */

		memorydump = <0x100000>, /* l2tcm */
				 <0x0c4000>, /* l1c */
				 <0x003c00>, /* regdump */
				 <0x000400>, /* trace buffer */
				 <0xb20000>; /* dram */

		scp-resource-dump = "disable";   /* enable dump scp related resource */
		/* regulator */
		scp-supply-num = <3>;	/* total number of scp related regulator */
		//vscp0-supply = <&mt6363_vbuck4>;
		//vscp1-supply = <&mt6363_vsram_apu>;
		//vscp2-supply = <&mt6363_vs3>;

		/* dump register */
		/* cell means register info (address,size), not total reg num */
		scp-resource-reg-dump-cell = <2>;
		scp-resource-reg-dump = <0x1c001818 0x4>,
			<0x1c00192c 0x4>;
			//<0x1c0018e4 0x4>,
			//<0x1c0012b8 0x4>,
			//<0x1c013010 0x4>,
	};

	scp_audio_mbox: scp-audio-mbox@1cbe0000 {
		compatible = "mediatek,scp-audio-mbox";
		status = "okay";
		mbox-num = <2>;
		reg = <0 0x1cbe0000 0 0x100>, /* Re-use scp hw mbox4 */
			<0 0x1cbe0100 0 0x4>,
			<0 0x1cbe010c 0 0x4>,
		      <0 0x1cbf0000 0 0x100>, /* Re-use scp hw mbox5 */
			<0 0x1cbf0100 0 0x4>,
			<0 0x1cbf010c 0 0x4>;

		reg-names = "mbox0_base", "mbox0_set", "mbox0_clr",
			    "mbox1_base", "mbox1_set", "mbox1_clr";
		interrupts = <GIC_SPI 522 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 535 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0", "mbox1";
	};

	mtee_svp: mtee-svp {
		compatible = "mediatek,svp";
	};

	drm_wv: drm-wv {
		compatible = "mediatek,drm_wv";
		status = "okay";
	};

	pmic-oc-debug {
		compatible = "mediatek,mt6878-oc-debug";
		status = "okay";
	};

	extcon_usb: extcon-usb {
		compatible = "mediatek,extcon-usb";
		vbus-supply = <&mt6375_otg_vbus>;
		vbus-voltage = <5000000>;
		vbus-current = <1800000>;
		vbus-limit-current = <500000>;
		charger = <&mt6375_chg>;
		tcpc = "type_c_port0";
		mediatek,bypss-typec-sink = <1>;
		mediatek,u2;
		port {
			usb_role: endpoint {
				remote-endpoint = <&mtu3_drd_switch>;
			};
		};
	};

	usb_meta: usb-meta {
		compatible = "mediatek,usb-meta";
		udc = <&ssusb>;
	};

	usb_boost: usb-boost-manager {
		compatible = "mediatek,usb-boost", "mediatek,mt6878-usb-boost";
		usb-audio;
		small-core = <1250000>;
	};

	low-battery-throttling {
		compatible = "mediatek,low_battery_throttling";

		lvsys-thd-enable = <1>;
		vbat-thd-enable = <1>;
		thd-volts-l = <
			3550 3100 2900
			4400 3400 3100
			5000 4900 4400>;
		thd-volts-h = <
			3600 3550 3100
			5000 4400 3400
			5100 5000 4900>;
		lvsys-thd-volt-l = <2900>;
		lvsys-thd-volt-h = <3100>;
		temperature-max-stage = <2>;
		temperature-stage-threshold = <11 0>;
	};

	cpu_power_throttling: cpu-power-throttling {
		compatible = "mediatek,cpu-power-throttling";

		lbat-max-level = <3>;
		lbat-limit-freq-lv1 = < 2147483647  2147483647 2147483647>;
		lbat-limit-freq-lv2 = < 1200000  1700000 1800000>;
		lbat-limit-freq-lv3 = < 900000  900000 900000>;

		oc-max-level = <2>;
		oc-limit-freq-lv1 = < 2147483647  2147483647 2147483647>;
		oc-limit-freq-lv2 = < 900000  900000 900000>;

		soc-max-level = <1>;
		soc-limit-freq-lv1 = < 2147483647  2147483647 2147483647>;
	};

	gpu_power_throttling: gpu-power-throttling {
		compatible = "mediatek,gpu-power-throttling";

		lbat-max-level = <3>;
		lbat-limit-freq = <1200000 700000 300000>;

		oc-max-level = <2>;
		oc-limit-freq = <1200000 700000>;

		soc-max-level = <1>;
		soc-limit-freq = <2147483647>;
	};

	md_power_throttling: md-power-throttling {
		compatible = "mediatek,md-power-throttling";

		lbat-max-level = <3>;
		lbat-reduce-tx-lv1 = <0>;
		lbat-reduce-tx-lv2 = <6>;
		lbat-reduce-tx-lv3 = <6>;

		oc-max-level = <2>;
		oc-reduce-tx-lv1 = <0>;
		oc-reduce-tx-lv2 = <6>;

		soc-max-level = <1>;
		soc-reduce-tx-lv1 = <6>;
	};

	bp_thl: bp-thl {
		compatible = "mediatek,mtk-bp-thl";

		max-throttle-level = <1>;
		soc-throttle-level = < 0 1>;

		soc-max-stage = <1>;
		soc-limit-threshold = <15>;
	};

	pbm: pbm {
		compatible = "mediatek,pbm";
	};

	mdpm: mdpm {
		compatible = "mediatek,mt6878-mdpm";
	};

	wifi_cooler: wifi-cooler {
		compatible = "mediatek,wifi-level-cooler";
		#cooling-cells = <2>;
	};

	charger_cooler: charger-cooler {
		compatible = "mediatek,mt6375-charger-cooler";
		#cooling-cells = <2>;
	};

	backlight_cooler: backlight-cooler {
		compatible = "mediatek,backlight-cooler";
		backlight-names = "lcd-backlight";
		#cooling-cells = <2>;
	};

	therm_intf: therm-intf@114000 {
		compatible = "mediatek,therm_intf";
		reg = <0 0x00114000 0 0x400>;
		reg-names = "therm_sram";
	};

	mt6363_temp: mt6363-temp {
		compatible = "mediatek,mt6363-pmic-temp";
		io-channels =
			<&pmic_adc AUXADC_CHIP_TEMP>,
			<&pmic_adc AUXADC_VCORE_TEMP>,
			<&pmic_adc AUXADC_VPROC_TEMP>,
			<&pmic_adc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6363_ts1",
			"pmic6363_ts2",
			"pmic6363_ts3",
			"pmic6363_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6363_thermal_efuse>;
		nvmem-cell-names = "mt6363_e_data";
	};

	mt6369_temp: mt6369-temp {
		compatible = "mediatek,mt6369-pmic-temp";
		io-channels =
			<&mt6369_adc AUXADC_CHIP_TEMP>,
			<&mt6369_adc AUXADC_VCORE_TEMP>,
			<&mt6369_adc AUXADC_VPROC_TEMP>,
			<&mt6369_adc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6369_ts1",
			"pmic6369_ts2",
			"pmic6369_ts3",
			"pmic6369_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6369_thermal_efuse>;
		nvmem-cell-names = "mt6369_e_data";
	};

	met {
		met_emi: met-emi {
			compatible = "mediatek,met_emi";
			emi-num = <1>;
			dram-num = <2>;
			dramc-ver = <2>;
			slc-ver = <3>;
			/* 0: dram ebg, 1:emi_freq, 2: DRAMC_DCM_CTRL 3:chn_emi_low_effi */
			/* 4: SLC, 5: DRAMC BUS MON trigger, 6: SSPM register write */
			/* 7: EMI_RESUME_DISABLE */
			met-emi-support-list = <0xe1>;
			cen-emi-reg-base = <0x10219000 0x1021d000>;
			cen-emi-reg-size = <0x1000>;
			chn-emi-reg-base = <0x10235000 0x10245000 0x10255000 0x10265000>;
			chn-emi-reg-size = <0xa90>;
			dramc-nao-reg-base = <0x10234000 0x10244000 0x10254000 0x10264000>;
			dramc-nao-reg-size = <0xf08>;
			dramc-ao-reg-base = <0x10230000 0x10240000 0x10250000 0x10260000>;
			dramc-ao-reg-size = <0x2000>;
			dramc-ao-bus-mon1 = <0x118>;
			ddrphy-ao-reg-base = <0x10238000 0x10248000 0x10258000 0x10268000>;
			ddrphy-ao-reg-size = <0x1650>;
			ddrphy-ao-misc-cg-ctrl0 = <0x0>;
			ddrphy-ao-misc-cg-ctrl2 = <0xad4>;
			dram-freq-default = <6400>;
			ddr-ratio-default = <8>;
			dram-type-default = <8>;
			apmixedsys-reg-base = <0x1000c000>;
			apmixedsys-reg-size = <0x410>;
			slc-pmu-reg-base = <0x10342000 0x10343000>;
			slc-pmu-reg-size = <0x1000>;
			slc-pmu-2nd-reg-base = <0x10359000 0x1035c000>;
			slc-pmu-2nd-reg-size = <0x1000>;
		};

		met-res-ram {
			compatible = "mediatek,met_res_ram";
			met-res-ram-sspm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
			met-res-ram-mcupm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
			met-res-ram-gpueb {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
		};

		met-config {
			compatible = "mediatek,met_config";
			/* 0: resource ctrl */
			met-config-list = <0x1>;
		};

		mcupm_rts_header:mcupm-rts-header {
			node-0 = "MCUPM_MET_UNIT_TEST", "test";

			node-1 = "__MCUPM_MET_L3CTL__", "op_policy,ct_portion,nct_portion,\
cpuqos_mode,dnth0,dnth1,upth0,upth1,\
hit0,hit1,hit2,hit3,mis0,mis1,mis2,mis3,\
l3_hit,l3_mis,pmu_cyc_cnt";

			node-2 = "__MCUPM_MET_TEST__", "taskId,isrId,dvfs";

			node-3 = "MCUPM_DSU_DVFS_ACTIVE",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-4 = "MCUPM_DSU_DVFS_L3_STALL",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-5 = "MCUPM_DSU_DVFS_EMI_STALL",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-6 = "MCUPM_DSU_DVFS_NON_WFX",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-7 = "MCUPM_DSU_DVFS_OPP",
					"CPU_L_opp,CPU_M_opp,CPU_B_opp,DSU_opp";

			node-8 = "MCUPM_PMU_MGR_L3_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-9 = "MCUPM_PMU_MGR_EMI_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-10 = "MCUPM_PMU_MGR_CPU_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-11 = "MCUPM_PMU_MGR_NON_WFX",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-12 = "MCUPM_WLC_TYPE",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,sys_type";
			node-13 = "MCUPM_WLC_PMU0",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-14 = "MCUPM_WLC_PMU1",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-15 = "MCUPM_WLC_PMU2",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-16 = "MCUPM_WLC_PMU3",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-17 = "MCUPM_WLC_PMU4",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-18 = "MCUPM_WLC_PMU5",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-19 = "MCUPM_WLC_PMU6",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-20 = "MCUPM_WLC_PMU7",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-21 = "MCUPM_WLC_PMU8",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-22 = "MCUPM_WLC_PMU9",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-23 = "MCUPM_WLC_PMU10",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-24 = "MCUPM_CPUCOOLER_LDRO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-25 = "MCUPM_CPUCOOLER_FREQ_IN",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-26 = "MCUPM_CPUCOOLER_TARGET_SCALE_OUT",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-27 = "MCUPM_CPUCOOLER_FREQ_OUT",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-28 = "MCUPM_CPUCOOLER_CTT_ENABLE",
					"L,M,B";
			node-29 = "MCUPM_CPUCOOLER_DSU_MAX_FREQ",
					"max_freq";
			node-30 = "MCUPM_PMU_MGR_CPU_STALL_COUNT",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
		};

		sspm_rts_header: sspm-rts-header {
			node-0 = "SSPM_PTPOD",
			"_id,voltage";

			node-1 = "SSPM_MET_UNIT_TEST",
				"test";

			node-2 = "SSPM_QOS_BOUND_STATE",
				"ver,apu_num,idx,state,num,event,emibw_mon_total,",
				"emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,",
				"emibw_mon_md,smibw_mon_gpu,smibw_mon_apu,",
				"apubw_mon_vpu0,apubw_mon_vpu1,apubw_mon_mdla0,",
				"apubw_mon_mdla1,apubw_mon_mdla2,apubw_mon_mdla3,",
				"apubw_mon_edma0,apubw_mon_edma1,",
				"apulat_mon_vpu0,apulat_mon_vpu1,apulat_mon_mdla0,",
				"apulat_mon_mdla1,apulat_mon_mdla2,apulat_mon_mdla3,",
				"apulat_mon_edma0,apulat_mon_edma1,",
				"ddr_lv,",
				"PMQOS_BW0,PMQOS_BW1,PMQOS_BW2,PMQOS_BW3,PMQOS_BW4,PMQOS_BW_TOTAL,",
				"EMI_Occupy_TOTAL,",
				"EMI_data_CPU,EMI_data_GPU,EMI_data_MM,EMI_data_MD,EMI_data_TOTAL";

			node-3 = "SSPM_CM_MGR_NON_WFX",
				"non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,",
				"non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";

			node-4 = "SSPM_CM_MGR_LOADING",
				"ratio,cps";

			node-5 = "SSPM_CM_MGR_POWER",
				"c_up_array_0,c_up_array_1,c_down_array_0,c_down_array_1,",
				"c_up_0,c_up_1,c_down_0,c_down_1,c_up,c_down,",
				"v_up,v_down,v2f_0,v2f_1";

			node-6 = "SSPM_CM_MGR_OPP",
				"v_dram_opp,v_dram_opp_cur,c_eas_opp_cur_0,c_eas_opp_cur_1,",
				"c_opp_cur_0,c_opp_cur_1,d_times_up,d_times_down,",
				"c_map_dram_enable,perf_mode_enable,perf_mode_ceiling_opp,",
				"perf_mode_thd,mode";

			node-7 = "SSPM_CM_MGR_RATIO",
				"stall_0,stall_1,stall_2,stall_3,stall_4,",
				"stall_5,stall_6,stall_7,",
				"active_0,active_1,active_2,active_3,active_4,",
				"active_5,active_6,active_7";

			node-8 = "SSPM_CM_MGR_BW",
				"total_bw";

			node-9 = "SSPM_CM_MGR_CP_RATIO",
				"up0,up1,up2,up3,up4,up5,",
				"down0,down1,down2,down3,down4,down5";

			node-10 = "SSPM_CM_MGR_VP_RATIO",
				"up0,up1,up2,up3,up4,up5,",
				"down0,down1,down2,down3,down4,down5";

			node-11 = "SSPM_CM_MGR_DE_TIMES",
				"up0,up1,up2,up3,up4,up5,",
				"down0,down1,down2,down3,down4,down5,reset";

			node-12 = "SSPM_CM_MGR_DSU_DVFS_PWR",
				"up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,",
				"down_BB,down_DSU,total_up,total_cur,total_down";

			node-13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR",
				"up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,",
				"cur_BB_a,down_L_a,down_B_a,down_BB_a,",
				"up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,",
				"cur_BB_s,down_L_s,down_B_s,down_BB_s";

			node-14 = "SSPM_CM_MGR_DSU_DVFS_STALL",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";

			node-15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-16 = "SSPM_CM_MGR_DSU_DVFS_OPP",
				"map_opp_50,map_opp_70,final,",
				"orig,L3_vote_opp,debounce_up,debounce_down";

			node-17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG",
				"up_L,up_B,up_BB,down_L,down_B,down_BB,",
				"up_L_flag,up_B_flag,up_BB_flag,",
				"down_L_flag,down_B_flag,down_BB_flag";

			node-18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO",
				"active,idle,dormant,off";

			node-27 = "SSPM_SWPM_CPU__DSU_L3_BW",
				"L3_BW";

			node-28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO",
				"active,idle,off";

			node-29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW",
				"cpu_emi_bw";

			node-30 = "SSPM_SWPM_CPU__DVFS",
				"vproc3,vproc2,vproc1,cpuL_freq,cpuBL_freq,cpuB_freq,cpu_L_opp,",
				"cpu_BL_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";

			node-31 = "SSPM_SWPM_CPU__LKG_POWER",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,dsu";

			node-32 = "SSPM_SWPM_CPU__POWER",
				"cpu_L,cpu_B,cpu_BB,dsu,mcusys";

			node-33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO",
				"active,idle,off";

			node-34 = "SSPM_SWPM_GPU__LOADING",
				"top_loading,stack_loading,iterator_loading";

			node-35 = "SSPM_SWPM_GPU__DVFS",
				"top_freq,stack_freq,vgpu,vstack,core_num";

			node-36 = "SSPM_SWPM_GPU__URATE",
				"alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";

			node-37 = "SSPM_SWPM_GPU__THERMAL",
				"thermal,top_lkg,stack_lkg";

			node-38 = "SSPM_SWPM_GPU__COUNTER",
				"GPU_ACTIVE,EXEC_CORE_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,",
				"TEX,VARY_SLOT,L20,L21,ITER_TILER_ACTIVE,ITER_COMPUTE_ACTIVE,",
				"ITER_FRAG_ACTIVE,VARY16_SLOT,ITERATOR_ACTIVE";

			node-39 = "SSPM_SWPM_GPU__POWER",
				"gpu";
			node-40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO",
				"RAW_A_active,RAW_B_active,RAW_C_active,idle,off";

			node-41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO",
				"P2_active,P2_idle,MFB_active,WPE_active,off";

			node-42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO",
				"FDVT_active,DVP_active,DVS_active,DV_idle,off";

			node-43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO",
				"active,off";

			node-44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO",
				"active,off";

			node-45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO",
				"active,off";

			node-46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO",
				"active,idle,off";

			node-47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO",
				"active,idle,off";

			node-48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO",
				"dact,cact,idle,dcm";

			node-49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE",
				"venc,vdec";

			node-50 = "SSPM_SWPM_CORE__DVFS",
				"vcore,ddr_freq,vcore_opp,ddr_opp";

			node-51 = "SSPM_SWPM_CORE__POWER",
				"dramc,infra_top,aphy_vcore";

			node-52 = "SSPM_SWPM_CORE__LKG_POWER",
				 "infra_top,dramc,thermal";

			node-53 = "SSPM_SWPM_DRAM__MEM_IDX",
				"read_bw_0,read_bw_1,write_bw_0,write_bw_1,",
				"dramc_read_bw_0,dramc_read_bw_1,dramc_write_bw_0,dramc_write_bw_1,",
				"srr_pct,ssr_pct,pdir_pct_0,pdir_pct_1,",
				"phr_pct_0,phr_pct_1,util_0,util_1,",
				"trans_0,trans_1,mr4,ddr_freq,ddr_opp,",
				"predir_pct_0,predir_pct_1";

			node-54 = "SSPM_SWPM_DRAM__DVFS",
				"ddr_freq";

			node-55 = "SSPM_SWPM_DRAM__POWER",
				"aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,",
				"dram_vdd2l_0p9v,dram_vdd2h_1p05v,dram_vdd1_1p8v";

			node-56 = "SSPM_SWPM_ME__POWER",
				"disp,mdp,venc,vdec";

			node-57 = "SSPM_SWPM_ME__IDX",
				"vdec_fps,venc_fps,disp_fps,disp_resolution";

			node-58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO",
				"active,idle,off";

			node-59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO",
				"active,idle,off";

			node-60 = "__SSPM_GPU_APU_SSC_CNT__",
				"N_APU_0_R,N_APU_0_W,N_GPU_0_R,N_GPU_0_W,",
				"N_APU_1_R,N_APU_1_W,N_GPU_1_R,",
				"N_GPU_1_W,S_APU_0_R,S_APU_0_W,S_GPU_0_R,",
				"S_GPU_0_W,S_APU_1_R,S_APU_1_W,",
				"S_GPU_1_R,S_GPU_1_W";
			node-61 = "SSPM_SLBC_SLOT",
				"enable,force,done,buffer_used,f_buffer,cached_used,force_size";
			node-62 = "SSPM_SLBC_REF",
				"aov_dc,sh_p1,sh_apu,mml,disp,venc,venc_sl,sensor,aov_apu,ainr,",
				"apu";
			node-63 = "SSPM_SLBC_BW",
				"mm,apu,mm_est";
			node-64 = "SSPM_SLBC_PMU",
				"hit,miss,apu_r,apu_w,mm_r,mm_w";
			node-65 = "SSPM_SLBC_WAY",
				"aov_dc,sh_p1,sh_apu,mml,disp,venc,venc_sl,sensor,aov_apu,ainr,",
				"apu,slb,cpu,gpu,slc,left";
			node-66 = "SSPM_SWPM_CPU__DSU_PMU",
				 "dsu_cycles";
			node-67 = "SSPM_SWPM_CPU__CORE_TEMP",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,DSU";
			node-68 = "SSPM_SWPM_SOC__SMAP",
				 "i2max,imax";
			node-69 = "SSPM_SWPM_CPU__PMU_TIMES",
				 "idx_cnt,lock,idx_rechk,lock_rechk,valid,off_hint,diff_us";
			node-70 = "SSPM_SWPM_CORE__MEM_RAW_IDX",
				"diff_us,data_rate,ddr_ratio,emi_freq,s1_ratio,",
				"wact_0,wact_1,bcnt_0,bcnt_1,",
				"dcm_ctrl_0,dcm_ctrl_1,",
				"stb_0_0,stb_0_1,stb_1_0,stb_1_1,",
				"stb_2_0,stb_2_1,stb_3_0,stb_3_1,",
				"pd_0_0,pd_0_1,pd_1_0,pd_1_1,",
				"pd_2_0,pd_2_1,pd_3_0,pd_3_1";
			node-71 = "SSPM_SPM_RES__DDREN_REQ",
				"hwccf,mdp,mmsys,ssr,dpm,cg_check,perisys,infrasys,mcusys,emisys,",
				"mcu,dpmaif,ccu,venc,vdec,img,cam,mm_proc,gce_d,gce_m,",
				"disp1,disp0,ufs,gpueb,mcupm,apu,scp,sspm,conn,md";
			node-72 = "SSPM_SPM_RES__APSRC_REQ",
				"hwccf,mdp,mmsys,ssr,dpm,ccif,cg_check,perisys,infrasys,mcusys,",
				"emisys,mcu,dpmaif,ccu,venc,vdec,img,cam,mm_proc,gce_d,",
				"gce_m,disp1,disp0,ufs,gpueb,mcupm,apu,scp,sspm,conn,md";
			node-73 = "SSPM_SPM_DBG__PWR_OFF",
				"";
			node-74 = "SSPM_SPM_DBG__PWR_ACT",
				"csi_rx,img_dip1,img_main,img_vcore,cam_ccu_ao,cam_ccu,cam_rawb,cam_rawa,cam_main,",
				"cam_vcore,connsys,mdsys,ssrsys,gpu,mcupm,vlpsys_sspm,scp_core,infrasys,audio,",
				"ufs_vlp,ufs_vcore,perisys_usb,perisys_peri,mmsys_mm_up,mmsys_mm_infra,mmsys_dis0,",
				"venc,vdec,emi,dram_dpm1,dram_dpm0";
			node-75 = "SSPM_SPM_DBG__SYS_STA",
				"s0,s1,ddren,apsrc_ddrsrc,emi,vrf18_buspll,infra,srcclkena_26m,pmic,vcore";
			node-76 = "SSPM_SWPM_DRAM__MEM_RAW_IDX",
				"diff_us,data_rate,ddr_ratio,emi_freq,s1_ratio,",
				"wact_0,wact_1,bact_0,bact_1,bcnt_0,bcnt_1,tact_0,tact_1,",
				"pgh_0,pgh_1,pgh_2,pgh_3,",
				"pgm_0,pgm_1,pgm_2,pgm_3,",
				"intb_0,intb_1,intb_2,intb_3,",
				"stb_0_0,stb_0_1,stb_1_0,stb_1_1,",
				"stb_2_0,stb_2_1,stb_3_0,stb_3_1,",
				"mr4_idx_0_0,mr4_idx_0_1,mr4_idx_1_0,mr4_idx_1_1,",
				"mr4_idx_2_0,mr4_idx_2_1,mr4_idx_3_0,mr4_idx_3_1";
			node-77 = "SSPM_SWPM_CORE__SLC_IDX",
				"pmu_17,pmu_18,pmu_19,pmu_20,pmu_21,pmu_22,pmu_23,pmu_24,",
				"pmu_25,pmu_26,pmu_27,pmu_28,pmu_29";
			node-78 = "SSPM_GPU_BM",
				"bw,bw_max,predict,ctx,freq,frame,job_id";
			node-79 = "SSPM_SPM_RES__EMI_REQ",
				"hwccf,ssr,dpm,ccif,cg_check,perisys,infrasys,mcusys,emisys,mcu,",
				"dpmaif,ccu,venc,vdec,img,cam,mm_proc,gce_d,gce_m,disp1,",
				"disp0,ufs,gpueb,mcupm,apu,scp,sspm,conn,md";
			node-80 = "SSPM_SPM_RES__MAINPLL_REQ",
				"hwccf,mmsys,ssr,dpm,ccif,cg_check,perisys,ipic,dpmaif,ccu,",
				"mm_proc,disp1,disp0,ufs,gpueb,mcupm,apu,scp,sspm,conn,",
				"md";
			node-81 = "SSPM_SPM_RES__INFRA_REQ",
				"hwccf,ssr,dpm,ccif,cg_check,srcclkeni,perisys,ipic,dpmaif,ccu,",
				"mm_proc,disp1,disp0,ufs,gpueb,mcupm,apu,scp,sspm,conn,",
				"md";
			node-82 = "SSPM_SPM_RES__26M_REQ",
				"hwccf,ssr,dpm,ccif,cg_check,srcclkeni,perisys,dpmaif,ccu,mm_proc,",
				"disp1,disp0,ufs,gpueb,mcupm,apu,scp,sspm,connb,conna,",
				"md1,md";
			node-83 = "SSPM_SPM_RES__VCORE_REQ",
				"hwccf,dpm,cg_check,scp,conn,md";
			node-84 = "SSPM_SPM_RES__PMIC_REQ",
				"hwccf,ssr,dpm,ccif,cg_check,srcclkeni,perisys,dpmaif,mm_proc,disp1,",
				"disp0,ufs,gpueb,mcupm,apu,scp,conn";
			node-85 = "WLA_NTH_IDLE_CNT",
				"wla0,wla1,wla2,wla3,wla4,wla5,wla6,wla7,wla8,wla9,wla10,",
				"wla11,wla12,wla13,wla14,wla15";
			node-86 = "WLA_STH_IDLE_CNT",
				"wla0,wla1,wla2,wla3,wla4,wla5,wla6,wla7,wla8,wla9,wla10,",
				"wla11,wla12,wla13,wla14,wla15";
			node-87 = "SSPM_SWPM_APU__MDLA",
				"mdla_pdx0,mdla_pdx1,mdla_pdx2,mdla_pdx3,",
				"mdla_freq0,mdla_freq1,mdla_freq2,mdla_freq3,",
				"mdla_on_ratio0,mdla_on_ratio1,mdla_on_ratio2,mdla_on_ratio3";
			node-88 = "SSPM_SWPM_APU__MVPU",
				"mvpu_pdx0,mvpu_pdx1,",
				"mvpu_freq0,mvpu_freq1,",
				"mvpu_on_ratio0,mvpu_on_ratio1";
			node-89 = "SSPM_SWPM_APU__TOP_FRQ_AND_RATIO",
				"top_freq,top_on_ratio,idle_ratio_noc,wfi_ratio";
			node-90 = "SSPM_SWPM_APU__TOP_BW",
				"top_bw,eDPAbw,tcmbw,rcxbw,acx0bw,acx1bw,acx2bw";
			node-91 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP0",
				"0x04_c0,0x04_c1,0x04_c2,0x04_c3,0x04_c4,0x04_c5,0x04_c6,0x04_c7,",
				"0x10_c0,0x10_c1,0x10_c2,0x10_c3,0x10_c4,0x10_c5,0x10_c6,0x10_c7,",
				"0x14_c0,0x14_c1,0x14_c2,0x14_c3,0x14_c4,0x14_c5,0x14_c6,0x14_c7,",
				"0x16_c0,0x16_c1,0x16_c2,0x16_c3,0x16_c4,0x16_c5,0x16_c6,0x16_c7,";
			node-92 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP1",
				"0x17_c0,0x17_c1,0x17_c2,0x17_c3,0x17_c4,0x17_c5,0x17_c6,0x17_c7,",
				"0x18_c0,0x18_c1,0x18_c2,0x18_c3,0x18_c4,0x18_c5,0x18_c6,0x18_c7,",
				"0x21_c0,0x21_c1,0x21_c2,0x21_c3,0x21_c4,0x21_c5,0x21_c6,0x21_c7,",
				"0x3B_c0,0x3B_c1,0x3B_c2,0x3B_c3,0x3B_c4,0x3B_c5,0x3B_c6,0x3B_c7,";
			node-93 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP2",
				"0x3D_c0,0x3D_c1,0x3D_c2,0x3D_c3,0x3D_c4,0x3D_c5,0x3D_c6,0x3D_c7,",
				"80C1_c0,80C1_c1,80C1_c2,80C1_c3,80C1_c4,80C1_c5,80C1_c6,80C1_c7,",
				"80EF_c0,80EF_c1,80EF_c2,80EF_c3,80EF_c4,80EF_c5,80EF_c6,80EF_c7,";
			/* SLBC */
			node-94 = "SSPM_SLBC_GID_USED",
				"cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-95 = "SSPM_SLBC_GID_VALID",
				"cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-96 = "SSPM_SLBC_CACHE_QUOTA",
				"gid0,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-97 = "SSPM_SLBC_CACHE_HIT",
				"gid0,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-98 = "SSPM_SLBC_CACHE_TOTAL",
				"gid0,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-99 = "SSPM_SLBC_CACHE_STATUS",
				"pd,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp";
			node-100 = "SSPM_SLBC_CACHE_SIZE",
				"pd,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp,total,valid";
			node-101 = "SSPM_SLBC_CACHE_WAY",
				"pd,cpu,gpu,md,vdec_frame,vdec_ube,gpu_ovl,smmu,adsp,total,buf_unused";
			node-102 = "SSPM_VCORE_DVFS__DDR_DETAIL",
				"EMI_MON,QOS_B,HR_BW,SW_R1,SW_R2,",
				"SW_R3,MD,MD2,ADSP";
			node-103 = "SSPM_VCORE_DVFS__VCORE_DETAIL",
				"SW_R3,SW_R4,SW_R7";
			node-104 = "SSPM_VCORE_DVFS__MISC_DETAIL",
				"PS_B0,PS_B1,PS_B2,PS_B3,",
				"PS_B4,PS_B5,PS_B6,PS_DPC,",
				"PS_TOTAL,MD_SCE,MD_STA,EMI_OPP,",
				"HR_DB,HR_IB,HR_MB,HR_BASE,",
				"CEIL_MISC";
			node-105 = "SSPM_SWPM_GPU__STATE_RATIO",
				"gpueb_active,gpueb_idle,gpueb_off,",
				"top_active,top_idle_1,top_idle_2,top_off,",
				"smmu_active,smmu_idle,smmu_off,",
				"stack_active,stack_idle,stack_off,",
				"other_exec_core_active,other_gpu_active_2,other_gpu_active_3";
			node-106 = "SSPM_VCORE_DVFS__DDR",
				"EMI_MON,QOS_B,HR_BW";
			node-107 = "SSPM_VCORE_DVFS__VCORE",
				"SW_R3";
			node-108 = "SSPM_VCORE_DVFS__OPP",
				"FREQ,VOLT";
			node-109 = "SSPM_VCORE_DVFS__MISC",
				"PS_B0,PS_B1,PS_B2,PS_B3,",
				"PS_B4,PS_B5,PS_B6,PS_DPC,",
				"PS_TOTAL";
			node-110 = "SSPM_SWPM_AUDIO__SCENARIO_IDX",
				"afe_on,user_case,output_device,input_device,adda_mode,sample_rate,",
				"channel_num,freq_clock,D0_ratio";
			node-111 = "SSPM_SWPM_ADSP__CORE_STATE_RATIO",
				"active_0_1,active_0_wfi_1,wfi_0_active_1,wfi_0_1,active_0_off_1,",
				"wfi_0_off_1,off_0_1,core_freq";
			node-112 = "SSPM_SWPM_TSFDC__POWER_STATE",
				"active_ratio10,active_ratio9,active_ratio8,active_ratio7,",
				"active_ratio6,active_ratio5,active_ratio4,active_ratio3,",
				"active_ratio2,active_ratio1,active_ratio0,Freq";
			node-113 = "SSPM_SWPM_DISP__PWR_STA",
				"off,act,disp_clk,time,dsi_off,dsi_lp_pll_on,dsi_act,dsi_lane_num,",
				"dsi_phy_type,dsi_clk";
			node-114 = "SSPM_SWPM_USB",
				"sspxtp_active,sspxtp_d11_powerdown_b1,sspxtp_d10_powerdown_b0,",
				"sspxtp_d9_G1U3,sspxtp_d8_G2U3,sspxtp_d7_G1U2,sspxtp_d6_G1U1,",
				"sspxtp_d5_G2U2,sspxtp_d4_G2U1,sspxtp_d3_G1UXEXIT,sspxtp_d2_G2UXEXIT,",
				"sspxtp_d1_G1U0,sspxtp_d0_G2U0,ssusb_u2_phy_l0_fsrx_ip1,ssusb_u2_phy_l0_fstx_ip1,",
				"ssusb_u2_phy_l0_hsrx_ip1,ssusb_u2_phy_l0_hstx_ip1,ssusb_u2_phy_l0_idle_ip1,",
				"ssusb_u2_phy_l0_ip1,ssusb_u2_phy_l1_ip1,ssusb_u2_phy_l2_ip1,",
				"ssusb_usb2_l2_ip1,ssusb_usb2_l1_ip1,ssusb_usb2_l0_ip1,",
				"ssusb_u2_phy_l0_fsrx_ip0,ssusb_u2_phy_l0_fstx_ip0,",
				"ssusb_u2_phy_l0_hsrx_ip0,ssusb_u2_phy_l0_hstx_ip0,ssusb_u2_phy_l0_idle_ip0,",
				"ssusb_u2_phy_l0_ip0,ssusb_u2_phy_l1_ip0,ssusb_u2_phy_l2_ip0,",
				"ssusb_usb2_l2_ip0,ssusb_usb2_l1_ip0,ssusb_usb2_l0_ip0,ssusb_usb3_u3_ip0,ssusb_usb3_u2_ip0,",
				"ssusb_usb3_u1_ip0,ssusb_usb3_u0_ip0,usb_ck_freq";
			node-115 = "SSPM_SWPM_INFRA",
				"socsys_freq,socsys_bw,socsys_d0_ratio,socsys_d2_ratio,",
				"peri_freq,peri_m0_busy_ratio,peri_m1_busy_ratio,peri_d1_ratio,peri_d2_ratio";
			node-116 = "SSPM_SWPM_VCP__POWER_STATE", "hfrp_active,hfrp_sleep,hfrp_wfi,",
				"hfrp_pwr,hfrp_frequency";
			node-117 = "SSPM_SWPM_MML__ENG_ACTIVE",
				"MML_ACTIVE,MML_FREQ,",
				"WROT0_ACTIVE,WROT1_ACTIVE,WROT2_ACTIVE,WROT3_ACTIVE,",
				"RROT0,RROT0_2ND,RDMA0,RDMA1,RDMA2,RDMA3,FG0,HDR0,HDR1,AAL0,AAL1,C3D0,",
				"RSZ0,RSZ1,RSZ2,RSZ3,BIRSZ0,BIRSZ1,THSHP0,TDSHP1,COLOR0,COLOR1,",
				"WROT0,WROT1,WROT2,WROT3";
			node-118 = "SSPM_SWPM_PCIE__SCENARIO_IDX",
				"p0_G4_L0_BUSY,p0_IDLE,p0_G1_L0_BUSY,p0_L0S_TX,",
				"p0_L0S_RX,p0_L0S_TRX,p0_L1,p0_L1_1,",
				"p0_L1_2,p0_L1_2_DEEP,p0_L2,p0_L1_2_EXIT,",
				"p0_RECOVER_A_1,p0_RECOVER_A_2,p0_RECOVER_B,p0_RECOVER_C,",
				"p1_G4_L0_BUSY,p1_IDLE,p1_G1_L0_BUSY,p1_L0S_TX,",
				"p1_L0S_RX,p1_L0S_TRX,p1_L1,p1_L1_1,",
				"p1_L1_2,p1_L1_2_DEEP,p1_L2,p1_L1_2_EXIT,",
				"p1_RECOVER_A_1,p1_RECOVER_A_2,p1_RECOVER_B,p1_RECOVER_C,",
				"pcie_ck_freq";
			node-119 = "SSPM_SWPM_VDEC__STATE_RATIO",
				"vdec_core_active,vdec_core_idle,vdec_core_off,",
				"vdec_soc_active,vdec_soc_idle,vdec_soc_off,vdec_frequency";
			node-120 = "SSPM_SWPM_MMINFRA__INDEX",
				"vcore,freq,emi_read_bw,emi_write_bw,slb_read_bw,slb_write_bw,active";
			node-121 = "SSPM_SWPM_UFS__STATE_RATIO",
				"g4_txrx,g4_tx,g4_rx,g4_idle,g5_txrx,g5_tx,g5_rx,g5_idle,",
				"h8_ckoff,h8_ckon,off,frequency";
			node-122 = "SSPM_SWPM_SOCPLL__ACTIVE_RATIO",
				"APLL2_EN,APLL1_EN,EMIPLL2_EN,UNIVPLL_EN,TVDPLL_EN,MSDCPLL_EN,",
				"MMPLL_EN,MAINPLL_EN,EMIPLL_EN,IMGPLL_EN,MMPLL2_EN,UNIVPLL2_EN,",
				"MAINPLL2_EN,ADSPPLL_EN,",
				"APLL2_PD,APLL1_PD,EMIPLL2_PD,UNIVPLL_PD,TVDPLL_PD,MSDCPLL_PD,",
				"MMPLL_PD,MAINPLL_PD,EMIPLL_PD,IMGPLL_PD,MMPLL2_PD,UNIVPLL2_PD,",
				"MAINPLL2_PD,ADSPPLL_PD,",
				"APLL2_PCW,APLL1_PCW,EMIPLL2_PCW,UNIVPLL_PCW,TVDPLL_PCW,",
				"MSDCPLL_PCW,MMPLL_PCW,MAINPLL_PCW,EMIPLL_PCW,IMGPLL_PCW,",
				"MMPLL2_PCW,UNIVPLL2_PCW,MAINPLL2_PCW,",
				"ADSPPLL_PCW,freq,dvdd_sys_voltage";
			node-123 = "SSPM_SWPM_VENC__INFO",
				"venc0_hevc_active,venc0_h264_active,venc0_off,",
				"venc1_hevc_active,venc1_h264_active,venc1_off,",
				"venc2_hevc_active,venc2_h264_active,venc2_off,",
				"spec,resolution,fps,frequency,",
				"vcore_voltage,venc_frequency";
		};

		gpueb_rts_header:gpueb-rts-header {
			node-0 = "GPUEB_MET_UNIT_TEST", "test";
			node-1 = "GPUEB_PTP3_CC_FC_PING",
				"cc0_ping,cc1_ping,cc4_ping,cc5_ping,cc6_ping,\
fc0_ping,fc1_ping,fc4_ping,fc5_ping,fc6_ping";
			node-2 = "GPUEB_PTP3_CC_FC_SW", "CC_TOP,FC_TOP,CC_STACK,FC_STACK";
			node-3 = "GPUEB_PTP3_FSM", "FLL0,FLL1,FLL4,FLL5,FLL6";
			node-4 = "GPUEB_PTP3_FLL_ENABLE", "FLL0,FLL1,FLL4,FLL5,FLL6";
			node-5 = "GPUEB_PTP3_FREQ", "gpu_cur_freq,stack_cur_freq";
			node-6 = "GPUEB_PTP3_VOLT", "gpu_work_volt,gpu_cur_volt,stack_work_volt,stack_cur_volt";
			node-7 = "GPUEB_PTP3_INVALID_FMETER", "val";
			node-8 = "GPUEB_PTP3_FREQ_MONITOR", "ST0_in,ST1_in,ST3_in,ST4_in,ST5_in,ST6_in,\
TOP_in,ST0_out,ST1_out,ST3_out,ST4_out,ST5_out,ST6_out,TOP_out";
			node-9 = "GPUEB_PTP3_VOLT_MONITOR", "inVolt,outVolt";
			node-10 = "GPUEB_MET_LOADING", "taskId,isrId";
			node-11 = "GPUFREQ_CMD", "cmdId";
			node-12 = "GPUEB__GPUFREQ_enter", "cmdId";
			node-13 = "GPUEB__GPUFREQ_leave", "cmdId";
			node-14 = "GPUEB__TASK_enter", "taskId";
			node-15 = "GPUEB__TASK_leave", "taskId";
			node-16 = "GPUEB__ISR_enter", "isrId";
			node-17 = "GPUEB__ISR_leave", "isrId";
			node-18 = "GPUEB__BUSY_enter", "isBusy";
			node-19 = "GPUEB__BUSY_leave", "isBusy";
			node-20 = "GPUEB__GPUON_enter", "isGpuOn";
			node-21 = "GPUEB__GPUON_leave", "isGpuOn";
			node-22 = "GPUEB__GPUON_busy_enter", "isGpuOnBusy";
			node-23 = "GPUEB__GPUON_busy_leave", "isGpuOnBusy";
			node-24 = "GPUEB_PTP3_CPMETER", "ST0_POWER,ST1_POWER,ST3_POWER,ST4_POWER,ST5_POWER,\
ST6_POWER,TOP_POWER,ST0_CURRENT,ST1_CURRENT,ST3_CURRENT,ST4_CURRENT,ST5_CURRENT,ST6_CURRENT,\
TOP_CURRENT";
			node-25 = "GPUEB_PTP3_VOLTMETER", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-26 = "GPUEB_PTP3_TEMPMETER", "ST0_MAX,ST1_MAX,ST3_MAX,ST4_MAX,ST5_MAX,ST6_MAX,\
TOP_MAX,ST0_MIN,ST1_MIN,ST3_MIN,ST4_MIN,ST5_MIN,ST6_MIN,TOP_MIN";
			node-27 = "GPUEB_PTP3_CC_FC_PS", "ST0_CC,ST1_CC,ST3_CC,ST4_CC,ST5_CC,\
ST6_CC,TOP_CC,ST0_FC,ST1_FC,ST3_FC,ST4_FC,ST5_FC,ST6_FC,TOP_FC,ST0_PS,ST1_PS,ST3_PS,ST4_PS,\
ST5_PS,ST6_PS,TOP_PS";
			node-28 = "GPUEB_PTP3_AUTOMINFC", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-29 = "GPUEB_PTP3_MINFC", "ST0_CC0,ST1_CC0,ST3_CC0,ST4_CC0,ST5_CC0,ST6_CC0,\
TOP_CC0,ST0_CC1,ST1_CC1,ST3_CC1,ST4_CC1,ST5_CC1,ST6_CC1,TOP_CC1,ST0_CC2,ST1_CC2,ST3_CC2,ST4_CC2,\
ST5_CC2,ST6_CC2,TOP_CC2,ST0_CC3,ST1_CC3,ST3_CC3,ST4_CC3,ST5_CC3,ST6_CC3,TOP_CC3,ST0_CC4,ST1_CC4,\
ST3_CC4,ST4_CC4,ST5_CC4,ST6_CC4,TOP_CC4";
			node-30 = "GPUEB_IPA_COUNTER", "iter_active,mcu_active";
			node-31 = "GPUEB_IPA_LOADING",
				"loading,max_active,delta_time,cur_top,cur_stack";
			node-32 = "GPUEB_POLICY_INFO",
				"virtual_opp,real_freq,virtual_freq,core_num,policy_flag";
			node-33 = "GPUEB_MARGIN_INFO", "high,low,margin";
			node-34 = "GPUEB_POWER_STATE", "power_state";
			node-35 = "GPUEB_FB_FRAME_TIME", "fb_accum_time,target_hd";
			node-36 = "GPUEB_TARGET_FPS", "target_fps";
			node-37 = "GPUEB_LB_FRAME_TIME", "umcomplete_time,target_hd";
			node-38 = "GPUEB_PTP3_TMAX", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-39 = "GPUEB_PTP3_IMAX", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-40 = "GPUEB_PTP3_TARGET_SCALE", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-41 = "GPUEB_PTP3_INC_DEC_SIGNAL", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-42 = "GPUEB_PTP3_TEMPMETER__detail", "ST0_LDRO0,ST0_LDRO1,ST0_LDRO2,ST0_LDRO3,\
ST0_LDRO4,ST0_LDRO5,ST0_LDRO6,ST0_LDRO7,ST0_LDRO8,ST0_LDRO9,ST0_LDRO10,ST0_LDRO11,ST0_LDRO12,\
ST0_LDRO13,ST0_LDRO14,ST0_LDRO15,ST1_LDRO0,ST1_LDRO1,ST1_LDRO2,ST1_LDRO3,ST1_LDRO4,ST1_LDRO5,\
ST1_LDRO6,ST1_LDRO7,ST1_LDRO8,ST1_LDRO9,ST1_LDRO10,ST1_LDRO11,ST1_LDRO12,ST1_LDRO13,ST1_LDRO14,\
ST1_LDRO15,ST3_LDRO0,ST3_LDRO1,ST3_LDRO2,ST3_LDRO3,ST3_LDRO4,ST3_LDRO5,ST3_LDRO6,ST3_LDRO7,\
ST3_LDRO8,ST3_LDRO9,ST3_LDRO10,ST3_LDRO11,ST3_LDRO12,ST3_LDRO13,ST3_LDRO14,ST3_LDRO15,ST4_LDRO0,\
ST4_LDRO1,ST4_LDRO2,ST4_LDRO3,ST4_LDRO4,ST4_LDRO5,ST4_LDRO6,ST4_LDRO7,ST4_LDRO8,ST4_LDRO9,\
ST4_LDRO10,ST4_LDRO11,ST4_LDRO12,ST4_LDRO13,ST4_LDRO14,ST4_LDRO15,ST5_LDRO0,ST5_LDRO1,ST5_LDRO2,\
ST5_LDRO3,ST5_LDRO4,ST5_LDRO5,ST5_LDRO6,ST5_LDRO7,ST5_LDRO8,ST5_LDRO9,ST5_LDRO10,ST5_LDRO11,\
ST5_LDRO12,ST5_LDRO13,ST5_LDRO14,ST5_LDRO15,ST6_LDRO0,ST6_LDRO1,ST6_LDRO2,ST6_LDRO3,ST6_LDRO4,\
ST6_LDRO5,ST6_LDRO6,ST6_LDRO7,ST6_LDRO8,ST6_LDRO9,ST6_LDRO10,ST6_LDRO11,ST6_LDRO12,ST6_LDRO13,\
ST6_LDRO14,ST6_LDRO15,TOP_LDRO0,TOP_LDRO1,TOP_LDRO2,TOP_LDRO3,TOP_LDRO4,TOP_LDRO5,TOP_LDRO6,\
TOP_LDRO7,TOP_LDRO8,TOP_LDRO9,TOP_LDRO10,TOP_LDRO11,TOP_LDRO12,TOP_LDRO13,TOP_LDRO14,TOP_LDRO15";
			node-43 = "GPUEB_PTP3_Cerr", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-44 = "GPUEB_PTP3_Ferr", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-45 = "GPUEB_PTP3_HBVC_VOLT", "gpu_Vc,stack_Vc,gpu_Vt,stack_Vt";
			node-46 = "GPUEB_PTP3_HBVC_VOLT__detail", "ST0_Vt,ST1_Vt,ST3_Vt,ST4_Vt,ST5_Vt,ST6_Vt,TOP_Vt";
		};
	};

	disp-sec {
		compatible = "mediatek,disp-sec-aidctl";
	};

	fm: fm {
		compatible = "mediatek,fm";
		family-id = <0x6983>;
		host-id = <0x6878>;
		conn-id = <0x0205>;
		interrupts = <GIC_SPI 486 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	bt: bt@18800000 {
	compatible = "mediatek,bt";
	/* flavor_bin = "b"; */
		/* bgfsys base */
	reg =   <0 0x18800000 0 0x1000>,
		/* conn_infra_rgu */
		<0 0x18000000 0 0x1000>,
		/* conn_infra_cfg */
		<0 0x18001000 0 0x1000>,
		/* sys ram */
		<0 0x18051000 0 0x1000>,
		/* conn_host_csr_top */
		<0 0x18060000 0 0x1000>,
		/* bgfsys hw info base */
		<0 0x18812000 0 0x1000>,
		/* coninfra cfg ao */
		<0 0x10001000 0 0x1000>;
		/* coninfra ccif base */
		/* <0 0x10003300 0 0x100>, */
		/* bgf2md base */
		/* <0 0x1025c000 0 0x100>; */
		/* bgf2ap Rx & Assert & FW log*/
	interrupts = <GIC_SPI 693 IRQ_TYPE_LEVEL_HIGH 0>,
		/* conn2ap */
		     <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH 0>;
	};
	wifi: wifi@18400000 {
		compatible = "mediatek,wifi";
		/* first reg just for avoid duplicate unit address */
		remap-idx = <1>;
		reg =   <0 0x18400000 0 0>,
			<0 0x18000000 0 0x700000>;
		interrupts = <GIC_SPI 484 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 692 IRQ_TYPE_LEVEL_HIGH 0>;
		emi-addr = <0>;
		emi-size = <0x1400000>;
		emi-alignment = <0x1000000>;
		emi-max-addr = <0xc0000000>;
	};

	firmware: firmware {
		scmi: scmi {
			compatible = "arm,scmi";
			mboxes = <&tinysys_mbox 0>, <&tinysys_mbox 1>;
			shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
			mbox-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;

			scmi_tinysys: protocol@80 {
				reg = <0x80>;
				scmi-qos = <1>;
				scmi-dispplatdbg = <2>;
				scmi-met = <3>;
				scmi-apmcupm = <4>;
				scmi-mminfra = <5>;
				scmi-gpupm = <6>;
				scmi-plt = <7>;
				scmi-smi = <8>;
				scmi-cm = <9>;
				scmi-slbc = <10>;
				scmi-ssc = <11>;
				scmi-ise = <12>;
			};
		};
	};

	sspm: sspm@1c300000 {
		compatible = "mediatek,sspm";
		reg = <0 0x1c300000 0 0x2c000>,
			<0 0x1c340000 0 0x10000>,
			<0 0x1c380000 0 0x80>;

		reg-names = "sspm_base",
				"cfgreg",
				"mbox_share";

		interrupts = <GIC_SPI 508 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc";
		sspm-res-ram-start = <0x0>;
		sspm-res-ram-size = <0x110000>; /* 1M + 64K */

		sspm-share-region-base = <0x24000>; /* 144K */
		sspm-share-region-size = <0x8000>; /* 32K */
	};

	ssram1@1c350000 {
		compatible = "mmio-sram_1";
		reg = <0x0 0x1c350000 0x0 0x80>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x1c350000 0x80>;

		scmi_tx_shmem: tiny-mbox@0 {
			compatible = "arm,scmi-shmem";
			reg = <0x0 0x80>;
		};
	};

	ssram2@1c360000 {
		compatible = "mmio-sram_2";
		reg = <0x0 0x1c360000 0x0 0x80>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x1c360000 0x80>;

		scmi_rx_shmem: tiny-mbox@1 {
			compatible = "arm,scmi-shmem";
			reg = <0x0 0x80>;
		};
	};

	tinysys_mbox: tinysys-mbox@1c351000 {
		compatible = "mediatek,tinysys_mbox";
		reg = <0 0x1c351000 0 0x1000>,
			  <0 0x1c361000 0 0x1000>;
		/* for profiling */
		shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
		interrupts = <GIC_SPI 509 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 510 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <1>;
	};

	touch_panel0: touch-panel0 {
		compatible = "mediatek,touch-panel";
	};

	touch_tui0: touch-tui0 {
		compatible = "mediatek,tui_common";
	};

	goodix_fp: fingerprint {
		compatible = "mediatek,goodix-fp";
	};

	lk_charger: lk-charger {
		compatible = "mediatek,lk_charger";
		enable-anime;
		/* enable-pe-plus; */
		enable-pd20-reset;
		power-path-support;
		max-charger-voltage = <6500000>;
		fast-charge-voltage = <3000000>;

		/* charging current */
		usb-charger-current = <500000>;
		ac-charger-current = <2050000>;
		ac-charger-input-current = <3200000>;
		non-std-ac-charger-current = <500000>;
		charging-host-charger-current = <1500000>;
		ta-ac-charger-current = <3000000>;
		pd-charger-current = <500000>;

		/* battery temperature protection */
		temp-t4-threshold = <50>;
		temp-t3-threshold = <45>;
		temp-t1-threshold = <0>;

		/* enable check vsys voltage */
		enable-check-vsys;

		/* enable LK boot volt*/
		enable-boot-volt = <1>;
	};

	pe: pe {
		compatible = "mediatek,charger,pe";
		gauge = <&mtk_gauge>;

		ta-12v-support;
		ta-9v-support;

		pe-ichg-level-threshold = <1000000>; /* uA */
		ta-start-battery-soc = <0>;
		ta-stop-battery-soc = <85>;
		min-charger-voltage = <4600000>;

		ta-ac-12v-input-current = <3200000>;
		ta-ac-9v-input-current = <3200000>;
		ta-ac-7v-input-current = <3200000>;
		pe-charger-current = <3000000>;
		vbat-threshold = <4150>;
	};

	pe2: pe2 {
		compatible = "mediatek,charger,pe2";
		gauge = <&mtk_gauge>;

		/* PE 2.0 */
		pe20-ichg-level-threshold = <1000000>; /* uA */
		ta-start-battery-soc = <0>;
		ta-stop-battery-soc = <85>;
		min-charger-voltage = <4600000>;

		/* cable measurement impedance */
		cable-imp-threshold = <699>;
		vbat-cable-imp-threshold = <3900000>; /* uV */

		/* single charger */
		sc-input-current = <3200000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3200000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;
	};

	pdc: pdc {
		compatible = "mediatek,charger,pd";
		gauge = <&mtk_gauge>;

		min-charger-voltage = <4600000>;
		pd-vbus-low-bound = <5000000>;
		pd-vbus-upper-bound = <5000000>;
		vsys-watt = <5000000>;
		ibus-err = <14>;

		pd-stop-battery-soc = <80>;

		/* single charger */
		sc-input-current = <3200000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3200000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		/* dual charger */
		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;

		/* rcable */
		enable-inductor-protect = <1>;
	};

	pe45: pe45 {
		compatible = "mediatek,charger,pe45";
		gauge = <&mtk_gauge>;

		min-charger-voltage = <4600000>;
		pe45-stop-battery-soc = <80>;

		high-temp-to-leave-pe45 = <46>;
		high-temp-to-enter-pe45 = <39>;
		low-temp-to-leave-pe45 = <10>;
		low-temp-to-enter-pe45 = <16>;
		ibus-err = <14>;

		/* PE 4.5 cable impedance (mohm) */
		pe45-r-cable-1a-lower = <500>;
		pe45-r-cable-2a-lower = <351>;
		pe45-r-cable-3a-lower = <240>;
		pe45-r-cable-level = <200 300 400 500 500>;
		pe45-r-cable-voltage = <5000 5500 6000 6500 7000>;
		pe45-r-cable-current-limit = <3000 3000 3000 2500 2200>;

		/* single charger */
		sc-input-current = <3200000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3200000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;
	};

	pe5: pe5 {
		compatible = "mediatek,charger,pe5";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <4350>;
		start-soc-min = <0>;
		start-soc-max = <80>;
		start-vbat-max = <4300>;
		idvchg-term = <500>;
		idvchg-step = <50>;
		ita-level = <3000 2500 2000 1500>;
		rcable-level = <250 300 375 500>;
		ita-level-dual = <5000 3700 3400 3000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <1000>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <4000>;
		idvchg-ss-step2-vbat = <4200>;
		ta-blanking = <400>;
		swchg-aicr = <0>;
		swchg-ichg = <1200>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <4250>;
		force-ta-cv-vbat = <4250>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 50 60 70 80>;
		tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <6800>;
		vta-cap-max = <11000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <4150>;
	};

	pe5p: pe5p {
		compatible = "mediatek,charger,pe5p";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <8900>;
		start-soc-min = <0>;
		start-soc-max = <80>;
		start-vbat-min = <7100>;
		start-vbat-max = <8750>;
		idvchg-term = <250>;
		idvchg-step = <50>;
		ita-level = <5000 4500 3750 3000>;
		rcable-level = <250 300 375 500>;
		ita-level-dual = <5000 4500 3750 3000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <500>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <8000>;
		idvchg-ss-step2-vbat = <8100>;
		ta-blanking = <500>;
		swchg-aicr = <0>;
		swchg-ichg = <0>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <8200>;
		force-ta-cv-vbat = <8200>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 40 50 60 70>;
		/* tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>; */
		tta-curlmt = <0 0 0 0 0 0 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <14000>;
		vta-cap-max = <20000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <8200>;
	};

	hvbp: hvbp {
		compatible = "mediatek,charger,hvbp";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <8900>;
		start-soc-min = <1>;
		start-soc-max = <80>;
		start-vbat-min = <7100>;
		start-vbat-max = <8750>;
		idvchg-term = <500>;
		idvchg-step = <50>;
		ita-level = <2500 2300 2150 2000>;
		rcable-level = <250 300 375 500>;
		/* ita-level-dual = <5000 4500 3750 3000>; */
		ita-level-dual = <3000 2500 1750 1000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <500>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <8000>;
		idvchg-ss-step2-vbat = <8100>;
		ta-blanking = <500>;
		swchg-aicr = <0>;
		swchg-ichg = <0>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <8200>;
		force-ta-cv-vbat = <8200>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 40 50 60 70>;
		/* tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>; */
		tta-curlmt = <0 0 0 0 0 0 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <50000>;
		vta-cap-max = <11000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <8200>;
	};

	charger: charger {
		compatible = "mediatek,charger";
		gauge = <&mtk_gauge>;
		charger = <&mt6375_chg>;
		bc12-psy = <&mt6375_chg>;
		bootmode = <&chosen>;

		algorithm-name = "Basic";
		charger-configuration= <0>;
		alg-new-arbitration;

		/* common */
		battery-cv = <4350000>;
		max-charger-voltage = <6500000>;
		vbus-sw-ovp-voltage = <15000000>;
		min-charger-voltage = <4600000>;

		/* sw jeita */
		enable-vbat-mon = <0>;
		/* enable-sw-jeita; */
		jeita-temp-above-t4-cv = <4240000>;
		jeita-temp-t3-to-t4-cv = <4240000>;
		jeita-temp-t2-to-t3-cv = <4340000>;
		jeita-temp-t1-to-t2-cv = <4240000>;
		jeita-temp-t0-to-t1-cv = <4040000>;
		jeita-temp-below-t0-cv = <4040000>;
		temp-t4-thres = <50>;
		temp-t4-thres-minus-x-degree = <47>;
		temp-t3-thres = <45>;
		temp-t3-thres-minus-x-degree = <39>;
		temp-t2-thres = <10>;
		temp-t2-thres-plus-x-degree = <16>;
		temp-t1-thres = <0>;
		temp-t1-thres-plus-x-degree = <6>;
		temp-t0-thres = <0>;
		temp-t0-thres-plus-x-degree = <0>;
		temp-neg-10-thres = <0>;

		/* battery temperature protection */
		enable-min-charge-temp;
		min-charge-temp = <0>;
		min-charge-temp-plus-x-degree = <6>;
		max-charge-temp = <50>;
		max-charge-temp-minus-x-degree = <47>;

		/* charging current */
		usb-charger-current = <500000>;
		ac-charger-current = <2050000>;
		ac-charger-input-current = <3200000>;
		charging-host-charger-current = <1500000>;

		/* dynamic mivr */
		enable-dynamic-mivr;
		min-charger-voltage-1 = <4400000>;
		min-charger-voltage-2 = <4200000>;
		max-dmivr-charger-current = <1800000>;

		/* fast charging algo support indicator */
		enable-fast-charging-indicator;

		/* enable LK boot volt*/
		enable-boot-volt = <1>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
		nr-port = <1>;
	};

	pd_adapter: pd-adapter {
		compatible = "mediatek,pd_adapter";
		nr-port = <1>;
		force-cv;
		adapter-name = "pd_adapter";
	};

	mtk_ctd: mtk-ctd {
		compatible = "mediatek,mtk_ctd";
		nr-port = <1>;
		chg-name-port0 = "primary_chg";
		bc12-sel-port0 = <MTK_CTD_BY_SUBPMIC>;
		bc12-psy-port0 = <&mt6375_chg>;
	};

	subpmic_pmu_eint: subpmic-pmu-eint {

	};

	rt5133_eint: rt5133-eint {
	};

	rt5133_gpio1: rt5133-gpio1 {
		compatible = "regulator-fixed";
		regulator-name = "rt5133-gpio1";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		vin-supply = <&rt5133_ldo1>;
		enable-active-high;
		gpio = <&rt5133 0 0x0>;
	};

	rt5133_gpio2: rt5133-gpio2 {
		compatible = "regulator-fixed";
		regulator-name = "rt5133-gpio2";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		vin-supply = <&rt5133_ldo1>;
		enable-active-high;
		gpio = <&rt5133 1 0x0>;
	};

	rt5133_gpio3: rt5133-gpio3 {
		compatible = "regulator-fixed";
		regulator-name = "rt5133-gpio3";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		vin-supply = <&rt5133_ldo1>;
		enable-active-high;
		gpio = <&rt5133 2 0x0>;
	};

	connfem: connfem {
		compatible = "mediatek,mt6878-connfem";
	};
};

&i2c5 {
	clock-frequency = <1000000>;
	mt6375: mt6375@34 {
		compatible = "mediatek,mt6375";
		reg = <0x34>;
		status = "okay";
		interrupt-parent = <&pio>;
		interrupts = <15 IRQ_TYPE_LEVEL_LOW>;
		interrupt-controller;
		#interrupt-cells = <1>;
		wakeup-source;
		mt6375_adc: adc {
			compatible = "mediatek,mt6375-adc";
			#io-channel-cells = <1>;
			interrupts = <MT6375_ADC_DONEI>;
			interrupt-names = "adc_donei";
		};
		mt6375_chg: chg {
			compatible = "mediatek,mt6375-chg";
			interrupts = <MT6375_FL_PWR_RDY>, <MT6375_FL_DETACH>,
				     <MT6375_FL_VBUS_OV>, <MT6375_FL_CHG_TOUT>,
				     <MT6375_FL_WDT>, <MT6375_FL_BC12_DN>,
				     <MT6375_FL_AICC_DONE>, <MT6375_FL_PE_DONE>,
				     <MT6375_FL_BATPRO_DONE>,
				     <MT6375_ADC_VBAT_MON_OV>,
				     <MT6375_USBID_EVT>;
			interrupt-names = "fl_pwr_rdy", "fl_detach",
					  "fl_vbus_ov", "fl_chg_tout",
					  "fl_wdt", "fl_bc12_dn",
					  "fl_aicc_done", "fl_pe_done",
					  "fl_batpro_done", "adc_vbat_mon_ov",
					  "usbid_evt";
			io-channels = <&mt6375_adc MT6375_ADC_CHGVIN>,
				      <&mt6375_adc MT6375_ADC_VSYS>,
				      <&mt6375_adc MT6375_ADC_VBAT>,
				      <&mt6375_adc MT6375_ADC_IBUS>,
				      <&mt6375_adc MT6375_ADC_IBAT>,
				      <&mt6375_adc MT6375_ADC_TEMPJC>,
				      <&mt6375_adc MT6375_ADC_USBDP>,
				      <&mt6375_adc MT6375_ADC_USBDM>,
				      <&mt6375_adc MT6375_ADC_SBU2>;
			chg-name = "primary_chg";
			aicr = <500>;
			mivr = <4400>;
			cv = <4200>;
			ichg = <2000>;
			ieoc = <150>;
			wdt = <40000>;
			/* wdt-en; */
			te-en;
			vbus-ov = <14500>;
			vrec = <100>;
			otg-lbp = <2800>;
			ircmp-r = <16700>;
			ircmp-v = <32>;
			chg-tmr = <10>;
			chg-tmr-en;
			dcdt-sel = <600>;
			spec-ta-en;
			nr-port = <1>;
			bc12-sel = <MTK_CTD_BY_SUBPMIC>;
			boot-mode = <&chosen>;
			phys = <&u2port0 PHY_TYPE_USB2>;
			phy-names = "usb2-phy";
			usb = <&ssusb>;
			//usb-killer-detect;
			/* pmic-uvlo = <&mt6363_dynamic_loading_throttling>; */
			mt6375_otg_vbus: otg {
				regulator-compatible = "mt6375,otg-vbus";
				regulator-name = "usb-otg-vbus";
				regulator-min-microvolt = <4850000>;
				regulator-max-microvolt = <5500000>;
				regulator-min-microamp = <500000>;
				regulator-max-microamp = <2400000>;
			};
		};
		mt6375_typec: tcpc {
			compatible = "mediatek,mt6375-tcpc";
			interrupts = <MT6375_PD_EVT>;
			interrupt-names = "pd_evt";
			/* tcpc_device's name */
			tcpc,name = "type_c_port0";
			/* 0: Unknown, 1: SNK, 2: SRC, 3: DRP, 4: Try.SRC, 5: Try.SNK */
			tcpc,role-def = <5>;
			/* 0: Default, 1: 1.5, 2: 3.0 */
			tcpc,rp-level = <1>;
			/* 0: Never, 1: Always, 2: EMarkOnly, 3: StartOnly */
			tcpc,vconn-supply = <1>;
			io-channels = <&mt6375_adc MT6375_ADC_SBU1>,
				      <&mt6375_adc MT6375_ADC_SBU2>;
			charger = <&mt6375_chg>;
			tcpc,en-wd;
			// tcpc,en-wd-dual-port;
			tcpc,en-ctd;
			tcpc,en-fod;
			tcpc,en-typec-otp;
			// tcpc,en-floatgnd;
			wd,sbu-calib-init = <1200>;	/* mV */
			wd,sbu-pl-bound = <200>;	/* mV */
			wd,sbu-pl-lbound-c2c = <1100>;	/* mV */
			wd,sbu-pl-ubound-c2c = <2600>;	/* mV */
			wd,sbu-ph-auddev = <100>;	/* mV */
			wd,sbu-ph-lbound = <888>;	/* mV */
			wd,sbu-ph-lbound1-c2c = <2850>;	/* mV */
			wd,sbu-ph-ubound1-c2c = <3150>;	/* mV */
			wd,sbu-ph-ubound2-c2c = <3800>;	/* mV */
			wd,sbu-aud-ubound = <1600>;	/* mV */
			/* 0:16x, 1:128x, 2:512x, 3:1024x */
			wd,wd0-tsleep = <1>;
			/* 0:400us, 1:1ms, 2:2ms, 3:4ms, 4:10ms, 5:40ms, 6:100ms, 7:400ms */
			wd,wd0-tdet = <3>;
			/* example wd0-tsleep = 512x, wd0-tdet = 4ms, wd0 polling time = 512*4ms */
			pd-data {
				pd,vid = <0x29cf>;
				pd,pid = <0x6375>;
				pd,source-cap-ext = /bits/ 8 <0xcf 0x29 0x75 0x63
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x01 0x07
							      0x00>;
				pd,sink-cap-ext = /bits/ 8 <0xcf 0x29 0x75 0x63
							    0x00 0x00 0x00 0x00
							    0x00 0x00 0x01 0x00
							    0x00 0x00 0x00 0x00
							    0x01 0x0b 0x01 0x0a
							    0x0a 0x00 0x00 0x00>;
				pd,mfrs = "RichtekTCPC";

				/*
				 *	VSAFE5V = 0, MAX_POWER = 1, CUSTOM = 2,
				 *	MAX_POWER_LV = 0x21, MAX_POWER_LVIC = 0x31
				 *	MAX_POWER_HV = 0x41, MAX_POWER_HVIC = 0x51
				 */
				pd,charging-policy = <0x31>;

				pd,source-pdo-size = <1>;
				pd,source-pdo-data = <0x00019096>; /* 5V, 1500 mA */
				pd,sink-pdo-size = <1>;
				pd,sink-pdo-data = <0x000190c8>;

				/*
				 * No DP, host + device
				 *	pd,id-vdo-size = <6>;
				 *	pd,id-vdo-data = <0xd14029cf 0x0 0x63750000
							  0x61000000 0x0 0x41000000>;
				 * With DP
				 *	pd,id-vdo-size = <6>;
				 *	pd,id-vdo-data = <0xd54029cf 0x0 0x63750000
							  0x61000000 0x0 0x41000000>;
				 */

				pd,id-vdo-size = <6>;
				pd,id-vdo-data = <0xd54029cf 0x0 0x63750000
						  0x61000000 0x0 0x41000000>;

				bat,nr = <1>;
				bat-info0 {
					bat,vid = <0x29cf>;
					bat,pid = <0x6375>;
					bat,mfrs = "bat1";
					bat,design-cap = <3000>;
				};
			};
			dpm-caps {
				local-dr-power;
				local-dr-data;
				// local-ext-power;
				local-usb-comm;
				// local-usb-suspend;
				// local-high-cap;
				// local-give-back;
				local-no-suspend;

				attempt-enter-dp-mode;
				// attempt-discover-cable;
				// attempt-discover-id;
				// attempt-discover-svids;

				/* 0: disable, 1: prefer-snk, 2: prefer-src */
				pr-check = <0>;
				// pr-reject-as-source;
				// pr-reject-as-sink;
				// pr-check-gp-source;
				// pr-check-gp-sink;

				/* 0: disable, 1: prefer-ufp, 2: prefer-dfp */
				dr-check = <0>;
				// dr-reject-as-dfp;
				// dr-reject-as-ufp;
			};
			displayport {
				/* connection type = "both", "ufp-d", "dfp-d" */
				1st-connection = "dfp-d";
				2nd-connection = "dfp-d";
				// usbr20-not-used;
				typec,receptacle;
				ufp-d {
					// pin-assignment,mode-c;
					// pin-assignment,mode-d;
					// pin-assignment,mode-e;
				};
				dfp-d {
					pin-assignment,mode-c;
					pin-assignment,mode-d;
					pin-assignment,mode-e;
				};
			};
		};
		mt6375_auxadc: auxadc {
			compatible = "mediatek,pmic-auxadc",
				     "mediatek,mt6375-auxadc";
			interrupts = <MT6375_GM30_EVT>;
			interrupt-controller;
			#interrupt-cells = <1>;
			#io-channel-cells = <1>;
			io-channels = <&mt6375_adc MT6375_ADC_VBAT>,
				      <&mt6375_auxadc MT6375_AUXADC_BATSNS_DBG>;
			io-channel-names = "chg_vbat", "auxadc_vbat";
			charger = <&mt6375_chg>;
			isink-load-supply = <&mt6363_isink_load>;
			imix-r {
				val = <90>;
			};
		};
		mtk_gauge: mtk-gauge {
			compatible = "mediatek,mt6375-gauge";
			interrupt-controller;
			#interrupt-cells = <1>;
			bootmode = <&chosen>;
			charger = <&mt6375_chg>;
			io-channels = <&mt6375_auxadc MT6375_AUXADC_BATSNS>,
				      <&mt6375_auxadc MT6375_AUXADC_BATON>,
				      <&mt6375_auxadc MT6375_AUXADC_IMP>,
				      <&mt6375_auxadc MT6375_AUXADC_IMIX_R>,
				      <&mt6375_auxadc MT6375_AUXADC_VREF>;
			io-channel-names = "bat_volt", "bat_temp", "ptim_bat_volt",
					   "ptim_r", "vref";
			interrupts-extended = <&mt6375 MT6375_GM30_EVT>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_L>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT2_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT2_L>,
					      <&mt6375_auxadc RG_INT_STATUS_NAG_C_DLTV>,
					      <&mtk_gauge RG_INT_STATUS_BATON_BAT_OUT>,
					      <&mtk_gauge RG_INT_STATUS_FG_ZCV>,
					      <&mtk_gauge RG_INT_STATUS_FG_N_CHARGE_L>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_L>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_TEMP_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_TEMP_L>;
			interrupt-names = "GM30_EVT", "COULOMB_H", "COULOMB_L",
					  "VBAT2_H", "VBAT2_L", "NAFG", "BAT_OUT", "ZCV",
					  "FG_N_CHARGE_L", "FG_IAVG_H", "FG_IAVG_L", "BAT_TMP_H",
					  "BAT_TMP_L";
			nvmem-cells = <&fg_init>, <&fg_soc>;
			nvmem-cell-names = "initialization", "state-of-charge";
		};
		lbat_service {
			compatible = "mediatek,mt6375-lbat-service";
			interrupts-extended = <&mt6375_auxadc RG_INT_STATUS_BAT_H>,
					      <&mt6375_auxadc RG_INT_STATUS_BAT_L>;
			interrupt-names = "bat_h", "bat_l";
			io-channels = <&mt6375_adc MT6375_ADC_VBAT>;
			io-channel-names = "chg_vbat";
			resistance-ratio = <4 1>;
		};
		dbg {
			compatible = "mediatek,mt6375-dbg";
		};
		mt6375_batoc_throttle: mtk-battery-oc-throttling {
			compatible = "mediatek,mt6375-battery_oc_throttling";
			interrupts-extended = <&mtk_gauge MT6375_IRQ_FG_CUR_H>,
					      <&mtk_gauge MT6375_IRQ_FG_CUR_L>;
			interrupt-names = "fg_cur_h", "fg_cur_l";
			oc-thd = <6000 7000 8000>;
		};
	};
};

&i2c5 {
	rt5133: rt5133@18 {
		status = "ok";
		compatible = "richtek,rt5133";
		reg = <0x18>;
		wakeup-source;
		interrupts-extended = <&pio 19 IRQ_TYPE_EDGE_FALLING>;
		enable-gpio = <&pio 1 0x0>;
		gpio-supply = <&rt5133_ldo1>;
		gpio-controller;
		#gpio-cells = <2>;
		regulators {
			BASE {
				regulator-name = "rt5133,base";
				oc-shutdown-all = <0>;
				pgb-shutdown-all = <0>;
			};
			rt5133_ldo1: LDO1 {
				regulator-name = "rt5133-ldo1";
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo2: LDO2 {
				regulator-name = "rt5133-ldo2";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3200000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo3: LDO3 {
				regulator-name = "rt5133-ldo3";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo4: LDO4 {
				regulator-name = "rt5133-ldo4";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo5: LDO5 {
				regulator-name = "rt5133-ldo5";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo6: LDO6 {
				regulator-name = "rt5133-ldo6";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo7: LDO7 {
				regulator-name = "rt5133-ldo7";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1200000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo8: LDO8 {
				regulator-name = "rt5133-ldo8";
				regulator-min-microvolt = <855000>;
				regulator-max-microvolt = <1200000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
		};
	};
};

&i2c5 {
	rt6160@75 {
		compatible = "richtek,rt6160";
		reg = <0x75>;
		//enable-gpios = <&gpio26 2 0>;
		regulator-name = "rt6160-buckboost-2";
		regulator-min-microvolt = <2025000>;
		regulator-max-microvolt = <5200000>;
		regulator-always-on;

		dbg {
			compatible = "richtek,rt6160-dbg";
		};
	};
};

#include "mediatek/mt6685.dtsi"

&i2c6 {
	rt6160@75 {
		compatible = "richtek,rt6160";
		reg = <0x75>;
		//enable-gpios = <&gpio26 2 0>;
		regulator-name = "rt6160-buckboost-1";
		regulator-min-microvolt = <3250000>;
		regulator-max-microvolt = <3250000>;
		regulator-always-on;

		dbg {
			compatible = "richtek,rt6160-dbg";
		};
	};

	gate_ic: gate-ic@11 {
		compatible = "mediatek,gate-ic-i2c";
		gate-power-gpios = <&pio 149 0>;
		reg = <0x11>;
		id = <6>;
		status = "okay";
	};
};

&spmi {
	pmic: pmic@4 {
		mt6363_dynamic_loading_throttling: mtk-dynamic-loading-throttling {
			compatible = "mediatek,mt6363-dynamic_loading_throttling";
			/* charger: mtk_charger_thread */
			mediatek,charger = <&lk_charger>;
			/* 2000~2900mV, one gear per 100mV */
			uvlo-level = <2500>;
			vbb-uvlo-level = <2500>;
			io-channels = <&mt6375_auxadc MT6375_AUXADC_IMP>,
				<&mt6375_auxadc MT6375_AUXADC_IMIX_R>,
				<&mt6375_auxadc MT6375_AUXADC_BATSNS>;
			io-channel-names = "pmic_ptim",
					"pmic_imix_r",
					"pmic_batadc";
			bootmode = <&chosen>;
		};
	};

	mt6319_6: mt6319@6 {
		compatible = "mediatek,mt6319";
		reg = <0x6 SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6319_6_regulator: mt6319-6-regulator {
			compatible = "mediatek,mt6315_6-regulator";
			buck-size = <4>;
			buck1-modeset-mask = <0x1>;
			buck3-modeset-mask = <0x4>;

			mt6319_6_vbuck1: 6-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "6_vbuck1";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
			};
			mt6319_6_vbuck2: 6-vbuck2 {
				regulator-compatible = "vbuck2";
				regulator-name = "6_vbuck2";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
			};
			mt6319_6_vbuck4: 6-vbuck4 {
				regulator-compatible = "vbuck4";
				regulator-name = "6_vbuck4";
				regulator-min-microvolt = <300000>;
				regulator-max-microvolt = <1193750>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};
};

/* AUDIO GPIO standardization start */
&pio {
	aud_clk_mosi_off: aud-clk-mosi-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO164__FUNC_GPIO164>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_clk_mosi_on: aud-clk-mosi-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO164__FUNC_AUD_CLK_MOSI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_off: aud-dat-mosi-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO166__FUNC_GPIO166>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_on: aud-dat-mosi-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO166__FUNC_AUD_DAT_MOSI0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_ch34_off: aud-dat-mosi-ch34-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO167__FUNC_GPIO167>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_ch34_on: aud-dat-mosi-ch34-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO167__FUNC_AUD_DAT_MOSI1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso0_off: aud-dat-miso0-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO170__FUNC_GPIO170>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso0_on: aud-dat-miso0-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO170__FUNC_AUD_DAT_MISO0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_off: aud-dat-miso1-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO171__FUNC_GPIO171>;
			input-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_on: aud-dat-miso1-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO171__FUNC_AUD_DAT_MISO1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2sin4_off: aud-gpio-i2sin4-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO42__FUNC_GPIO42>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO43__FUNC_GPIO43>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd3-dat {
			pinmux = <PINMUX_GPIO45__FUNC_GPIO45>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2sin4_on: aud-gpio-i2sin4-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO42__FUNC_I2SIN4_BCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO43__FUNC_I2SIN4_LRCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd3-dat {
			pinmux = <PINMUX_GPIO45__FUNC_I2SIN4_DATA0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2sout4_off: aud-gpio-i2sout4-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO44__FUNC_GPIO44>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2sout4_on: aud-gpio-i2sout4-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO44__FUNC_I2SOUT4_DATA0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_dat_miso_off: vow-dat-miso-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO170__FUNC_GPIO170>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_dat_miso_on: vow-dat-miso-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO170__FUNC_VOW_DAT_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_clk_miso_off: vow-clk-miso-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO171__FUNC_GPIO171>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_clk_miso_on: vow-clk-miso-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO171__FUNC_VOW_CLK_MISO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_scp_dmic_dat_off: vow-scp-dmic-dat-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO3__FUNC_GPIO3>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_scp_dmic_dat_on: vow-scp-dmic-dat-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO3__FUNC_SCP_DMIC_DAT>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_scp_dmic_clk_off: vow-scp-dmic-clk-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO2__FUNC_GPIO2>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_scp_dmic_clk_on: vow-scp-dmic-clk-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO2__FUNC_SCP_DMIC_CLK>;
			input-schmitt-enable;
			bias-disable;
		};
	};
};
/* AUDIO GPIO standardization end */

#include "mediatek/bat_setting/mt6878_battery_prop.dtsi"
#include "mediatek/cust_mt6878_msdc.dtsi"
#include "mediatek/trusty.dtsi"
#include "mediatek/mt6363.dtsi"
#include "mediatek/mt6369.dtsi"
#include "mediatek/mt6878-clkitg.dtsi"
#include "mediatek/mt6878-disable-unused.dtsi"

&trusty {
	trusty-sapu {
		compatible = "mediatek,trusty-sapu";
		#address-cells = <2>;
		#size-cells = <2>;
		power-version = <1>;
		datamem-type = <2>;
		datamem-size = <0x0 0x0>;
		iommus = <&apu_iommu0 M4U_L42_APU_CODE>;
		status = "okay";
	};
};

&mt6319_6_vbuck2 {
	regulator-always-on;
};

&mt6363_vbuck1 {
	regulator-always-on;
};

&mt6363_vbuck2 {
	regulator-always-on;
};

&mt6363_vbuck4 {
	regulator-always-on;
};

&mt6363_vbuck5 {
	regulator-always-on;
};

&mt6363_vbuck6 {
	regulator-always-on;
};

&mt6363_vm18 {
	regulator-always-on;
};

&mt6363_vcn15 {
	regulator-always-on;
};

&mt6363_vrf12 {
	regulator-always-on;
};

&mt6363_vsram_cpub {
	regulator-always-on;
};

&mt6363_vsram_cpul {
	regulator-always-on;
};

&mt6363_vsram_modem {
	regulator-always-on;
};

&mt6363_vsram_cpum {
	regulator-always-on;
};

&mt6363_vsram_digrf {
	regulator-always-on;
};

&mt6363_vufs18 {
	regulator-always-on;
};

&mt6363_vufs12 {
	regulator-always-on;
};

&mt6369_vbuck1 {
	regulator-always-on;
};

&mt6369_vsram_core{
	regulator-always-on;

};

/delete-node/ &mt6363_vbuck1_sshub;
/delete-node/ &mt6363_vbuck2_sshub;
/delete-node/ &mt6363_vbuck4_sshub;
/delete-node/ &mt6369_vmch;
/delete-node/ &mt6369_vmch_eint_low;
/delete-node/ &mt6369_vdigrf;

&main_pmic {
	pmic-lvsys-notify {
		compatible = "mediatek,mt6363-lvsys-notify";
		thd-volts-l = <2900>;
		thd-volts-h = <3100>;
		lv-deb-sel = <0>;
		hv-deb-sel = <2>;
		vio18-switch-reg = <0x53 0x58>;
	};
};

#include "mediatek/mt6685.dtsi"
#include "mediatek/cust_mt6878_connfem.dtsi"

&mt6685_rtc {
	status = "okay";
};

&mt6685_mfd {
	mt6685_consys: mt6685-consys {
		compatible = "mediatek,mt6685-consys";
	};
};

&mddriver {
	/* for md pmic voltage setting*/
	md-vmodem-supply = <&mt6363_vbuck2>;
	md-vmodem = <800000 800000>;
	md-vsram-supply = <&mt6363_vsram_modem>;
	md-vsram = <800000 800000>;
	md-vdigrf-supply = <&mt6363_vbuck1>;
	md-vdigrf = <700000 700000>;
};

&md_auxadc {
	io-channels = <&pmic_adc (ADC_PURES_OPEN_MASK | AUXADC_VIN1)>;
};
