--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml SPI_Interface.twx SPI_Interface.ncd -o SPI_Interface.twr
SPI_Interface.pcf

Design file:              SPI_Interface.ncd
Physical constraint file: SPI_Interface.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
MISO        |   -1.663(R)|    3.177(R)|receiver/SHIFT_CLK|   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock CONTROL<0>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
MISO        |   -1.406(R)|    2.856(R)|receiver/SHIFT_CLK|   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock CONTROL<5>
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
MISO        |   -1.512(R)|    2.989(R)|receiver/SHIFT_CLK|   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MOSI        |   11.414(R)|sender/SHIFT_CLK  |   0.000|
------------+------------+------------------+--------+

Clock CONTROL<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MOSI        |   11.325(R)|sender/SHIFT_CLK  |   0.000|
------------+------------+------------------+--------+

Clock CONTROL<5> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MOSI        |   12.323(R)|sender/SHIFT_CLK  |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.941|         |         |         |
CONTROL<0>     |    1.939|         |         |         |
CONTROL<1>     |    1.941|         |         |         |
CONTROL<5>     |    1.941|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CONTROL<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.939|         |         |         |
CONTROL<0>     |    1.939|         |         |    2.520|
CONTROL<5>     |    1.939|         |         |    2.520|
READ           |         |         |    2.559|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CONTROL<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.941|         |         |         |
CONTROL<1>     |    1.941|         |         |    3.336|
CONTROL<5>     |    1.941|         |         |    3.336|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CONTROL<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.941|         |         |         |
CONTROL<0>     |    1.939|         |         |    2.520|
CONTROL<1>     |    1.941|         |         |    3.336|
CONTROL<5>     |    1.941|         |         |    3.336|
READ           |         |         |    2.559|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock READ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CONTROL<0>     |         |    4.582|         |         |
CONTROL<5>     |         |    4.582|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock WRITE
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CONTROL<1>     |         |    4.504|         |         |
CONTROL<5>     |         |    4.504|         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
CONTROL<1>     |MOSI             |    6.255|
CONTROL<5>     |MOSI             |    6.518|
READ           |OUTCOMING_DATA<0>|    7.776|
READ           |OUTCOMING_DATA<1>|    7.773|
READ           |OUTCOMING_DATA<2>|    8.028|
READ           |OUTCOMING_DATA<3>|    8.074|
READ           |OUTCOMING_DATA<4>|    8.021|
READ           |OUTCOMING_DATA<5>|    8.340|
READ           |OUTCOMING_DATA<6>|    8.597|
READ           |OUTCOMING_DATA<7>|    8.845|
---------------+-----------------+---------+


Analysis completed Sun Apr 14 19:44:37 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 337 MB



