{
  "module_name": "adv7343_regs.h",
  "hash_id": "4f32fed9518582cb3d569b17454a240a4a064a3a4460d71cea713c8d5575d3cf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/adv7343_regs.h",
  "human_readable_source": " \n \n\n#ifndef ADV7343_REGS_H\n#define ADV7343_REGS_H\n\nstruct adv7343_std_info {\n\tu32 standard_val3;\n\tu32 fsc_val;\n\tv4l2_std_id stdid;\n};\n\n \n#define ADV7343_POWER_MODE_REG\t\t(0x00)\n#define ADV7343_MODE_SELECT_REG\t\t(0x01)\n#define ADV7343_MODE_REG0\t\t(0x02)\n\n#define ADV7343_DAC2_OUTPUT_LEVEL\t(0x0b)\n\n#define ADV7343_SOFT_RESET\t\t(0x17)\n\n#define ADV7343_HD_MODE_REG1\t\t(0x30)\n#define ADV7343_HD_MODE_REG2\t\t(0x31)\n#define ADV7343_HD_MODE_REG3\t\t(0x32)\n#define ADV7343_HD_MODE_REG4\t\t(0x33)\n#define ADV7343_HD_MODE_REG5\t\t(0x34)\n#define ADV7343_HD_MODE_REG6\t\t(0x35)\n\n#define ADV7343_HD_MODE_REG7\t\t(0x39)\n\n#define ADV7343_SD_MODE_REG1\t\t(0x80)\n#define ADV7343_SD_MODE_REG2\t\t(0x82)\n#define ADV7343_SD_MODE_REG3\t\t(0x83)\n#define ADV7343_SD_MODE_REG4\t\t(0x84)\n#define ADV7343_SD_MODE_REG5\t\t(0x86)\n#define ADV7343_SD_MODE_REG6\t\t(0x87)\n#define ADV7343_SD_MODE_REG7\t\t(0x88)\n#define ADV7343_SD_MODE_REG8\t\t(0x89)\n\n#define ADV7343_FSC_REG0\t\t(0x8C)\n#define ADV7343_FSC_REG1\t\t(0x8D)\n#define ADV7343_FSC_REG2\t\t(0x8E)\n#define ADV7343_FSC_REG3\t\t(0x8F)\n\n#define ADV7343_SD_CGMS_WSS0\t\t(0x99)\n\n#define ADV7343_SD_HUE_REG\t\t(0xA0)\n#define ADV7343_SD_BRIGHTNESS_WSS\t(0xA1)\n\n \n#define ADV7343_POWER_MODE_REG_DEFAULT\t\t(0x10)\n#define ADV7343_HD_MODE_REG1_DEFAULT\t\t(0x3C)\t \n#define ADV7343_HD_MODE_REG2_DEFAULT\t\t(0x01)\t \n#define ADV7343_HD_MODE_REG3_DEFAULT\t\t(0x00)\t \n#define ADV7343_HD_MODE_REG4_DEFAULT\t\t(0xE8)\t \n#define ADV7343_HD_MODE_REG5_DEFAULT\t\t(0x08)\n#define ADV7343_HD_MODE_REG6_DEFAULT\t\t(0x00)\n#define ADV7343_HD_MODE_REG7_DEFAULT\t\t(0x00)\n#define ADV7343_SD_MODE_REG8_DEFAULT\t\t(0x00)\n#define ADV7343_SOFT_RESET_DEFAULT\t\t(0x02)\n#define ADV7343_COMPOSITE_POWER_VALUE\t\t(0x80)\n#define ADV7343_COMPONENT_POWER_VALUE\t\t(0x1C)\n#define ADV7343_SVIDEO_POWER_VALUE\t\t(0x60)\n#define ADV7343_SD_HUE_REG_DEFAULT\t\t(127)\n#define ADV7343_SD_BRIGHTNESS_WSS_DEFAULT\t(0x03)\n\n#define ADV7343_SD_CGMS_WSS0_DEFAULT\t\t(0x10)\n\n#define ADV7343_SD_MODE_REG1_DEFAULT\t\t(0x00)\n#define ADV7343_SD_MODE_REG2_DEFAULT\t\t(0xC9)\n#define ADV7343_SD_MODE_REG3_DEFAULT\t\t(0x10)\n#define ADV7343_SD_MODE_REG4_DEFAULT\t\t(0x01)\n#define ADV7343_SD_MODE_REG5_DEFAULT\t\t(0x02)\n#define ADV7343_SD_MODE_REG6_DEFAULT\t\t(0x0C)\n#define ADV7343_SD_MODE_REG7_DEFAULT\t\t(0x04)\n#define ADV7343_SD_MODE_REG8_DEFAULT\t\t(0x00)\n\n \n#define INPUT_MODE_MASK\t\t\t(0x70)\n#define SD_INPUT_MODE\t\t\t(0x00)\n#define HD_720P_INPUT_MODE\t\t(0x10)\n#define HD_1080I_INPUT_MODE\t\t(0x10)\n\n \n#define TEST_PATTERN_BLACK_BAR_EN\t(0x04)\n#define YUV_OUTPUT_SELECT\t\t(0x20)\n#define RGB_OUTPUT_SELECT\t\t(0xDF)\n\n \n#define DAC_OUTPUT_LEVEL_MASK\t\t(0xFF)\n\n \n#define SOFT_RESET\t\t\t(0x02)\n\n \n#define OUTPUT_STD_MASK\t\t(0x03)\n#define OUTPUT_STD_SHIFT\t(0)\n#define OUTPUT_STD_EIA0_2\t(0x00)\n#define OUTPUT_STD_EIA0_1\t(0x01)\n#define OUTPUT_STD_FULL\t\t(0x02)\n#define EMBEDDED_SYNC\t\t(0x04)\n#define EXTERNAL_SYNC\t\t(0xFB)\n#define STD_MODE_SHIFT\t\t(3)\n#define STD_MODE_MASK\t\t(0x1F)\n#define STD_MODE_720P\t\t(0x05)\n#define STD_MODE_720P_25\t(0x08)\n#define STD_MODE_720P_30\t(0x07)\n#define STD_MODE_720P_50\t(0x06)\n#define STD_MODE_1080I\t\t(0x0D)\n#define STD_MODE_1080I_25fps\t(0x0E)\n#define STD_MODE_1080P_24\t(0x12)\n#define STD_MODE_1080P_25\t(0x10)\n#define STD_MODE_1080P_30\t(0x0F)\n#define STD_MODE_525P\t\t(0x00)\n#define STD_MODE_625P\t\t(0x03)\n\n \n#define SD_STD_MASK\t\t(0x03)\n#define SD_STD_NTSC\t\t(0x00)\n#define SD_STD_PAL_BDGHI\t(0x01)\n#define SD_STD_PAL_M\t\t(0x02)\n#define SD_STD_PAL_N\t\t(0x03)\n#define SD_LUMA_FLTR_MASK\t(0x7)\n#define SD_LUMA_FLTR_SHIFT\t(0x2)\n#define SD_CHROMA_FLTR_MASK\t(0x7)\n#define SD_CHROMA_FLTR_SHIFT\t(0x5)\n\n \n#define SD_PBPR_SSAF_EN\t\t(0x01)\n#define SD_PBPR_SSAF_DI\t\t(0xFE)\n#define SD_DAC_1_DI\t\t(0xFD)\n#define SD_DAC_2_DI\t\t(0xFB)\n#define SD_PEDESTAL_EN\t\t(0x08)\n#define SD_PEDESTAL_DI\t\t(0xF7)\n#define SD_SQUARE_PIXEL_EN\t(0x10)\n#define SD_SQUARE_PIXEL_DI\t(0xEF)\n#define SD_PIXEL_DATA_VALID\t(0x40)\n#define SD_ACTIVE_EDGE_EN\t(0x80)\n#define SD_ACTIVE_EDGE_DI\t(0x7F)\n\n \n#define HD_RGB_INPUT_EN\t\t(0x02)\n#define HD_RGB_INPUT_DI\t\t(0xFD)\n#define HD_PBPR_SYNC_EN\t\t(0x04)\n#define HD_PBPR_SYNC_DI\t\t(0xFB)\n#define HD_DAC_SWAP_EN\t\t(0x08)\n#define HD_DAC_SWAP_DI\t\t(0xF7)\n#define HD_GAMMA_CURVE_A\t(0xEF)\n#define HD_GAMMA_CURVE_B\t(0x10)\n#define HD_GAMMA_EN\t\t(0x20)\n#define HD_GAMMA_DI\t\t(0xDF)\n#define HD_ADPT_FLTR_MODEB\t(0x40)\n#define HD_ADPT_FLTR_MODEA\t(0xBF)\n#define HD_ADPT_FLTR_EN\t\t(0x80)\n#define HD_ADPT_FLTR_DI\t\t(0x7F)\n\n#define ADV7343_BRIGHTNESS_MAX\t(127)\n#define ADV7343_BRIGHTNESS_MIN\t(0)\n#define ADV7343_BRIGHTNESS_DEF\t(3)\n#define ADV7343_HUE_MAX\t\t(255)\n#define ADV7343_HUE_MIN\t\t(0)\n#define ADV7343_HUE_DEF\t\t(127)\n#define ADV7343_GAIN_MAX\t(64)\n#define ADV7343_GAIN_MIN\t(-64)\n#define ADV7343_GAIN_DEF\t(0)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}