==============================================================
File generated on Mon Sep 16 19:16:09 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 19:16:26 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 19:18:33 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 19:19:58 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 19:21:21 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 19:27:32 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 19:30:02 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 19:30:24 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 19:47:43 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 20:18:59 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 20:37:06 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 20:37:59 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 20:40:25 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:00:17 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:02:01 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:02:41 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:04:53 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:05:55 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:25:38 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:28:06 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:29:03 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:34:36 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:43:51 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:45:07 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:46:01 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:46:52 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:53:55 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 22:58:49 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:03:31 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:06:35 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:07:35 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:14:39 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:15:56 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:19:13 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:19:58 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:20:43 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:22:36 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:23:21 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:24:10 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:25:25 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:30:10 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:34:15 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:40:29 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:41:13 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:42:34 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:43:27 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:44:00 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:45:48 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:46:38 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:47:23 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:48:14 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:49:20 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon Sep 16 23:50:54 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 00:16:32 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.05ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: /wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630:34
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: /wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:583:20
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:217:2
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: test.cpp:337:29
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 951.617 ; gain = 192.004 ; free physical = 47366 ; free virtual = 259854
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 951.617 ; gain = 192.004 ; free physical = 47366 ; free virtual = 259854
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:543).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:538).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:536).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:534).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::generateMsgSchedule<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:459).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::Ch<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:534).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::Maj<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:536).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::Parity<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:538).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 951.617 ; gain = 192.004 ; free physical = 47331 ; free virtual = 259824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'sha1_wrapper<32, 64, 160>::hash' into 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'sha1_wrapper<32, 64, 160>::hash.1' into 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>' into 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>.1' into 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>' into 'xf::security::detail::hmacImp<32, 32, 64, 160, 64, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:624) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::hmacImp<32, 32, 64, 160, 64, sha1_wrapper>' into 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:660) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1' (test.cpp:52) automatically.
WARNING: [SYNCHK 200-23] /wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:582: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 951.617 ; gain = 192.004 ; free physical = 47312 ; free virtual = 259808
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_GEN_FULL_BLKS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:94) in function 'xf::security::details::preProcessing.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_SHA1_GEN_WT64' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:457) in function 'xf::security::details::generateMsgSchedule<32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_CHANNELGRP' (test.cpp:146) in function 'splitInput<16u, 128u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_GEN_FULL_BLKS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:94) in function 'xf::security::details::preProcessing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_GEN_ONE_FULL_BLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:103) in function 'xf::security::details::preProcessing.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PAD_13_ZERO_WORDS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:130) in function 'xf::security::details::preProcessing.1' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'LOOP_COPY_AND_PAD_1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:201) in function 'xf::security::details::preProcessing.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PAD_14_ZERO_WORDS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:242) in function 'xf::security::details::preProcessing.1' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:460) in function 'xf::security::details::generateMsgSchedule<32u>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'LOOP_SHA1_EMIT' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:573) in function 'xf::security::details::SHA1Digest<32u>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (test.cpp:248) in function 'mergeResult<16u, 128u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (test.cpp:217) in function 'hmacSha1Parallel<16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (test.cpp:132) in function 'splitInput<16u, 128u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CHANNELGRP' (test.cpp:146) in function 'splitInput<16u, 128u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (test.cpp:150) in function 'splitInput<16u, 128u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.2' (test.cpp:156) in function 'splitInput<16u, 128u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (test.cpp:166) in function 'splitInput<16u, 128u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:175) in function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:190) in function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:224) in function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'LOOP_GEN_ONE_FULL_BLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:103) in function 'xf::security::details::preProcessing' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PAD_13_ZERO_WORDS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:130) in function 'xf::security::details::preProcessing' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'LOOP_COPY_AND_PAD_1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:201) in function 'xf::security::details::preProcessing' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PAD_14_ZERO_WORDS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:242) in function 'xf::security::details::preProcessing' completely with a factor of 14.
INFO: [XFORM 203-102] Partitioning array 'data.V' (test.cpp:149) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'blk_strm.V.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'keyStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'keyLenStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'msgStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'msgLenStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'eMsgLenStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'hshStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'eHshStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'blk_strm.V.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630) .
INFO: [XFORM 203-101] Partitioning array 'b0.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V.3' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V.4' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.M.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:445) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'K.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'H.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:508) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V.3' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V.4' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.M.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:445) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'H.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:508) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'blk_strm.V.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'keyStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'keyLenStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msgStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msgLenStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eMsgLenStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hshStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eHshStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'blk_strm.V.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'sha1_wrapper<32, 64, 160>::hash' into 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'sha1_wrapper<32, 64, 160>::hash.1' into 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>' into 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>.1' into 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>' into 'xf::security::detail::hmacImp<32, 32, 64, 160, 64, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:624) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::hmacImp<32, 32, 64, 160, 64, sha1_wrapper>' into 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:660) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1138' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1139' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1140' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1141' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1142' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1143' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1144' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1145' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1146' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1147' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1148' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1149' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1150' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1151' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1152' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1153' (test.cpp:52) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::sha1<32u>', detected/extracted 4 process function(s): 
	 'xf::security::details::preProcessing'
	 'xf::security::details::dup_strm<64u>135'
	 'xf::security::details::generateMsgSchedule<32u>136'
	 'xf::security::details::SHA1Digest<32u>137'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::sha1<32u>.1', detected/extracted 4 process function(s): 
	 'xf::security::details::preProcessing.1'
	 'xf::security::details::dup_strm<64u>'
	 'xf::security::details::generateMsgSchedule<32u>'
	 'xf::security::details::SHA1Digest<32u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hmacSha1Parallel<16u>', detected/extracted 16 process function(s): 
	 'test_hmac_sha1138'
	 'test_hmac_sha1139'
	 'test_hmac_sha1140'
	 'test_hmac_sha1141'
	 'test_hmac_sha1142'
	 'test_hmac_sha1143'
	 'test_hmac_sha1144'
	 'test_hmac_sha1145'
	 'test_hmac_sha1146'
	 'test_hmac_sha1147'
	 'test_hmac_sha1148'
	 'test_hmac_sha1149'
	 'test_hmac_sha1150'
	 'test_hmac_sha1151'
	 'test_hmac_sha1152'
	 'test_hmac_sha1153'.
INFO: [XFORM 203-712] Applying dataflow to function 'aes256CbcEncryptKernel_1', detected/extracted 5 process function(s): 
	 'readIn<128u, 16u>'
	 'splitInput<16u, 128u>'
	 'hmacSha1Parallel<16u>'
	 'mergeResult<16u, 128u>'
	 'writeOut<128u, 16u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:11) in function 'xf::security::details::SHA1Digest<32u>137'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:11) in function 'xf::security::details::SHA1Digest<32u>'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::details::generateMsgSchedule<32u>136' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::details::generateMsgSchedule<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::details::SHA1Digest<32u>137' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:68)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:68)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 952.750 ; gain = 193.137 ; free physical = 47270 ; free virtual = 259768
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_PREPROCESSING_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:78:23) in function 'xf::security::details::preProcessing.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_PREPROCESSING_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:78:23) in function 'xf::security::details::preProcessing' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_GEN_W_NBLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:439:51) in function 'xf::security::details::generateMsgSchedule<32u>136' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_GEN_W_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:435:19) in function 'xf::security::details::generateMsgSchedule<32u>136' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_GEN_W_NBLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:439:51) in function 'xf::security::details::generateMsgSchedule<32u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_GEN_W_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:435:19) in function 'xf::security::details::generateMsgSchedule<32u>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_SHA1_DIGEST_NBLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:515:51) in function 'xf::security::details::SHA1Digest<32u>137' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_SHA1_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:505:19) in function 'xf::security::details::SHA1Digest<32u>137' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_SHA1_DIGEST_NBLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:515:51) in function 'xf::security::details::SHA1Digest<32u>' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_SHA1_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:505:19) in function 'xf::security::details::SHA1Digest<32u>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (test.cpp:302:5) in function 'writeOut<128u, 16u>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_TEXTNUM' (test.cpp:129:47) in function 'splitInput<16u, 128u>' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'xf::security::sha1<32u>.1' to 'sha1<32u>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:627:1)
WARNING: [XFORM 203-631] Renaming function 'xf::security::sha1<32u>' to 'sha1<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:627:1)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::preProcessing.1' to 'preProcessing.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:75:34)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::preProcessing' to 'preProcessing' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:68)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::generateMsgSchedule<32u>136' to 'generateMsgSchedule1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:45)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::generateMsgSchedule<32u>' to 'generateMsgSchedule' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:45)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::dup_strm<64u>135' to 'dup_strm<64u>135' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:387:5)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::dup_strm<64u>' to 'dup_strm<64u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:387:5)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::SHA1Digest<32u>137' to 'SHA1Digest<32u>137' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:68)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::SHA1Digest<32u>' to 'SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:68)
WARNING: [XFORM 203-631] Renaming function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' to 'hmacSqeunce' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:41:31)
WARNING: [XFORM 203-631] Renaming function 'splitInput<16u, 128u>' to 'splitInput' (test.cpp:114:56)
WARNING: [XFORM 203-631] Renaming function 'mergeResult<16u, 128u>' to 'mergeResult' (test.cpp:255:17)
WARNING: [XFORM 203-631] Renaming function 'hmacSha1Parallel<16u>' to 'hmacSha1Parallel' (test.cpp:216:1)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'ptr.V' (test.cpp:76:32). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'ptr.V' (test.cpp:98:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1335.617 ; gain = 576.004 ; free physical = 46965 ; free virtual = 259458
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes256CbcEncryptKernel_1' ...
WARNING: [SYN 201-103] Legalizing function name 'readIn<128u, 16u>11' to 'readIn_128u_16u_11'.
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<64u>135' to 'dup_strm_64u_135'.
WARNING: [SYN 201-103] Legalizing function name 'SHA1Digest<32u>137' to 'SHA1Digest_32u_137'.
WARNING: [SYN 201-103] Legalizing function name 'sha1<32u>' to 'sha1_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'preProcessing.1' to 'preProcessing_1'.
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<64u>' to 'dup_strm_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SHA1Digest<32u>' to 'SHA1Digest_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha1<32u>.1' to 'sha1_32u_1'.
WARNING: [SYN 201-103] Legalizing function name 'writeOut<128u, 16u>' to 'writeOut_128u_16u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readIn_128u_16u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_READ_CONFIG'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_READ_DATA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.34 seconds; current allocated memory: 539.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 540.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'splitInput' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_TEXTNUM.16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.65 seconds; current allocated memory: 542.062 MB.
INFO: [HLS 200-434] Only 16 loops out of a total 18 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 544.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_GEN_FULL_BLKS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.15 seconds; current allocated memory: 546.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 549.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_64u_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DUP_STREAM'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 549.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 549.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT64'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 549.880 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 551.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA1Digest_32u_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_UPDATE_80_ROUNDS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 551.606 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 552.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha1_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 552.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 553.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_GEN_FULL_BLKS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 554.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 556.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DUP_STREAM'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 557.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 557.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT64'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 557.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 559.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA1Digest_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_UPDATE_80_ROUNDS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 559.568 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 560.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha1_32u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 560.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 561.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hmacSqeunce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 562.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 564.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 564.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 564.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 565.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 565.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 565.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 566.061 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 566.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 566.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 567.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 567.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 567.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 567.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 568.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 568.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 568.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 569.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 569.386 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 569.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 569.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 570.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 570.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 570.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 571.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 571.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 571.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 571.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 572.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 572.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 572.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 573.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 573.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 573.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hmacSha1Parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 574.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.21 seconds; current allocated memory: 585.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeResult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.08 seconds; current allocated memory: 591.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 591.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOut_128u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 71.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 592.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 592.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes256CbcEncryptKernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 593.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.42 seconds; current allocated memory: 598.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readIn_128u_16u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes256CbcEncryptKernel_1_mul_64s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'readIn_128u_16u_11'.
INFO: [HLS 200-111]  Elapsed time: 8.15 seconds; current allocated memory: 605.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'splitInput' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'splitInput'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 611.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 625.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_64u_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_64u_135'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 633.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes256CbcEncryptKernel_1_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule1'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 635.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SHA1Digest_32u_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SHA1Digest_32u_137'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 640.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha1_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha1_32u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 643.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_1'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 647.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_64u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 656.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes256CbcEncryptKernel_1_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 658.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SHA1Digest_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SHA1Digest_32u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 663.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha1_32u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d32_D' is changed to 'fifo_w32_d32_D_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_D' is changed to 'fifo_w64_d32_D_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d32_D' is changed to 'fifo_w1_d32_D_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha1_32u_1'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 666.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hmacSqeunce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hmacSqeunce'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 671.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1138'.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 678.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1139'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 679.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1140'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 680.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1141'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 681.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1142'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 682.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1143'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 682.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1144'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 683.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1145'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 684.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1146'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 685.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1147'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 686.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1148'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 687.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1149'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 688.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1150'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 689.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1151'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 690.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1152'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 691.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1153'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 692.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hmacSha1Parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hmacSha1Parallel'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 695.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeResult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeResult'.
INFO: [HLS 200-111]  Elapsed time: 7.78 seconds; current allocated memory: 703.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOut_128u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOut_128u_16u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 706.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes256CbcEncryptKernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aes256CbcEncryptKernel_1/gmem0_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes256CbcEncryptKernel_1/gmem0_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes256CbcEncryptKernel_1/inputData_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes256CbcEncryptKernel_1/outputData_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes256CbcEncryptKernel_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputData_V' and 'outputData_V' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes256CbcEncryptKernel_1'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 713.073 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aes256CbcEncryptKernel_1_mul_64s_64s_64_5_1_MulnS_0'
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_0_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_1_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_2_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_3_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_4_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_5_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_6_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_7_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_8_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_9_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_10_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_11_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_12_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_13_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_14_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_15_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_V_V_U(fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_V_U(fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_V_V_U(fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_V_U(fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_V_V_U(fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_V_U(fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_V_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_64u_135_U0_U(start_for_dup_strm_64u_135_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule1_U0_U(start_for_generateMsgSchedule1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SHA1Digest_32u_137_U0_U(start_for_SHA1Digest_32u_137_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_0_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_1_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_2_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_3_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_4_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_5_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_6_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_7_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_8_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_9_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_10_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_11_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_12_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_13_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_14_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_15_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_V_V_U(fifo_w64_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_V_U(fifo_w1_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_V_V_U(fifo_w64_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_V_U(fifo_w1_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_V_V_U(fifo_w64_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_V_U(fifo_w1_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_V_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_64u_U0_U(start_for_dup_strm_64u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SHA1Digest_32u_U0_U(start_for_SHA1Digest_32u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lenStrm_V_V_2_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'eLenStrm_V_2_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lenStrm_V_V_1_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'eLenStrm_V_1_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lenStrm_V_V_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'eLenStrm_V_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'oneMsgStrm_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'm2Strm_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'hshKey_V_V_U(fifo_w160_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshKey_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshMsg_V_V_U(fifo_w160_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshMsg_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hsh_V_V_U(fifo_w160_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHsh_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textInStrm_V_V_U(fifo_w512_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthStrm_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textNumStrm_V_V_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyInStrm_V_V_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputData_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_0_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_1_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_2_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_3_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_4_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_5_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_6_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_7_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_8_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_9_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_10_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_11_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_12_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_13_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_14_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_15_U(fifo_w32_d24_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_0_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_1_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_2_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_3_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_4_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_5_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_6_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_7_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_8_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_9_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_10_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_11_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_12_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_13_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_14_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_15_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_0_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_1_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_2_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_3_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_4_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_5_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_6_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_7_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_8_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_9_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_10_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_11_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_12_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_13_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_14_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_15_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_0_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_1_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_2_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_3_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_4_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_5_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_6_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_7_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_8_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_9_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_10_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_11_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_12_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_13_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_14_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_15_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_0_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_1_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_2_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_3_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_4_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_5_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_6_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_7_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_8_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_9_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_10_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_11_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_12_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_13_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_14_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_15_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_0_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_1_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_2_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_3_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_4_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_5_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_6_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_7_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_8_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_9_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_10_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_11_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_12_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_13_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_14_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_15_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_0_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_1_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_2_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_3_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_4_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_5_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_6_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_7_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_8_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_9_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_10_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_11_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_12_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_13_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_14_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshStrm_15_U(fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outStrm_V_V_U(fifo_w512_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'burstLenStrm_V_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_splitInput_U0_U(start_for_splitInput_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOut_128u_16u_U0_U(start_for_writeOut_128u_16u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_hmacSha1Parallel_U0_U(start_for_hmacSha1Parallel_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_mergeResult_U0_U(start_for_mergeResult_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:20 ; elapsed = 00:03:14 . Memory (MB): peak = 1530.633 ; gain = 771.020 ; free physical = 46706 ; free virtual = 259287
==============================================================
File generated on Tue Sep 17 00:51:23 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 01:12:53 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 01:13:55 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 01:14:21 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 01:15:03 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.05ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: /wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630:34
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: /wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:583:20
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:110:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:240:2
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: test.cpp:359:29
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 951.617 ; gain = 192.004 ; free physical = 47334 ; free virtual = 259773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 951.617 ; gain = 192.004 ; free physical = 47334 ; free virtual = 259773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:543).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:538).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:536).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:534).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::generateMsgSchedule<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:459).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::Ch<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:534).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::Maj<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:536).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::Parity<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:538).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 951.617 ; gain = 192.004 ; free physical = 47301 ; free virtual = 259744
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'sha1_wrapper<32, 64, 160>::hash' into 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'sha1_wrapper<32, 64, 160>::hash.1' into 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>' into 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>.1' into 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>' into 'xf::security::detail::hmacImp<32, 32, 64, 160, 64, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:624) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::hmacImp<32, 32, 64, 160, 64, sha1_wrapper>' into 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:660) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1' (test.cpp:52) automatically.
WARNING: [SYNCHK 200-23] /wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:582: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 951.617 ; gain = 192.004 ; free physical = 47285 ; free virtual = 259730
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_GEN_FULL_BLKS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:94) in function 'xf::security::details::preProcessing.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_SHA1_GEN_WT64' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:457) in function 'xf::security::details::generateMsgSchedule<32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_CHANNELGRP' (test.cpp:169) in function 'splitInput<16u, 128u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_GEN_FULL_BLKS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:94) in function 'xf::security::details::preProcessing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_GEN_ONE_FULL_BLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:103) in function 'xf::security::details::preProcessing.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PAD_13_ZERO_WORDS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:130) in function 'xf::security::details::preProcessing.1' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'LOOP_COPY_AND_PAD_1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:201) in function 'xf::security::details::preProcessing.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PAD_14_ZERO_WORDS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:242) in function 'xf::security::details::preProcessing.1' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:460) in function 'xf::security::details::generateMsgSchedule<32u>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'LOOP_SHA1_EMIT' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:573) in function 'xf::security::details::SHA1Digest<32u>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (test.cpp:271) in function 'mergeResult<16u, 128u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (test.cpp:240) in function 'hmacSha1Parallel<16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CHANNELGRP' (test.cpp:169) in function 'splitInput<16u, 128u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (test.cpp:173) in function 'splitInput<16u, 128u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.2' (test.cpp:179) in function 'splitInput<16u, 128u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (test.cpp:189) in function 'splitInput<16u, 128u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (test.cpp:110) in function 'writeStrmGroups<16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:175) in function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:190) in function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:224) in function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'LOOP_GEN_ONE_FULL_BLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:103) in function 'xf::security::details::preProcessing' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PAD_13_ZERO_WORDS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:130) in function 'xf::security::details::preProcessing' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'LOOP_COPY_AND_PAD_1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:201) in function 'xf::security::details::preProcessing' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PAD_14_ZERO_WORDS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:242) in function 'xf::security::details::preProcessing' completely with a factor of 14.
INFO: [XFORM 203-102] Partitioning array 'data.V' (test.cpp:172) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'blk_strm.V.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'keyStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'keyLenStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'msgStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'msgLenStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'eMsgLenStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'hshStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'eHshStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'blk_strm.V.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630) .
INFO: [XFORM 203-101] Partitioning array 'b0.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V.3' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V.4' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.M.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:445) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'K.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'H.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:508) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V.3' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V.4' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.M.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:445) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'H.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:508) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'blk_strm.V.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'keyStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'keyLenStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msgStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msgLenStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eMsgLenStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hshStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eHshStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'blk_strm.V.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'sha1_wrapper<32, 64, 160>::hash' into 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'sha1_wrapper<32, 64, 160>::hash.1' into 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>' into 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>.1' into 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>' into 'xf::security::detail::hmacImp<32, 32, 64, 160, 64, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:624) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::hmacImp<32, 32, 64, 160, 64, sha1_wrapper>' into 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:660) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1144' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1145' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1146' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1147' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1148' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1149' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1150' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1151' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1152' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1153' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1154' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1155' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1156' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1157' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1158' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1159' (test.cpp:52) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'writeStrmGroups<16u>', detected/extracted 1 process function(s): 
	 'writeStrmGroups<16u>_Block_codeRepl861_proc198'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::sha1<32u>', detected/extracted 4 process function(s): 
	 'xf::security::details::preProcessing'
	 'xf::security::details::dup_strm<64u>141'
	 'xf::security::details::generateMsgSchedule<32u>142'
	 'xf::security::details::SHA1Digest<32u>143'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::sha1<32u>.1', detected/extracted 4 process function(s): 
	 'xf::security::details::preProcessing.1'
	 'xf::security::details::dup_strm<64u>'
	 'xf::security::details::generateMsgSchedule<32u>'
	 'xf::security::details::SHA1Digest<32u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hmacSha1Parallel<16u>', detected/extracted 16 process function(s): 
	 'test_hmac_sha1144'
	 'test_hmac_sha1145'
	 'test_hmac_sha1146'
	 'test_hmac_sha1147'
	 'test_hmac_sha1148'
	 'test_hmac_sha1149'
	 'test_hmac_sha1150'
	 'test_hmac_sha1151'
	 'test_hmac_sha1152'
	 'test_hmac_sha1153'
	 'test_hmac_sha1154'
	 'test_hmac_sha1155'
	 'test_hmac_sha1156'
	 'test_hmac_sha1157'
	 'test_hmac_sha1158'
	 'test_hmac_sha1159'.
INFO: [XFORM 203-712] Applying dataflow to function 'aes256CbcEncryptKernel_1', detected/extracted 5 process function(s): 
	 'readIn<128u, 16u>'
	 'splitInput<16u, 128u>'
	 'hmacSha1Parallel<16u>'
	 'mergeResult<16u, 128u>'
	 'writeOut<128u, 16u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:11) in function 'xf::security::details::SHA1Digest<32u>143'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:11) in function 'xf::security::details::SHA1Digest<32u>'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::details::generateMsgSchedule<32u>142' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::details::generateMsgSchedule<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::details::SHA1Digest<32u>143' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:68)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:68)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 952.758 ; gain = 193.145 ; free physical = 47234 ; free virtual = 259682
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_PREPROCESSING_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:78:23) in function 'xf::security::details::preProcessing.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_PREPROCESSING_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:78:23) in function 'xf::security::details::preProcessing' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_GEN_W_NBLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:439:51) in function 'xf::security::details::generateMsgSchedule<32u>142' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_GEN_W_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:435:19) in function 'xf::security::details::generateMsgSchedule<32u>142' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_GEN_W_NBLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:439:51) in function 'xf::security::details::generateMsgSchedule<32u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_GEN_W_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:435:19) in function 'xf::security::details::generateMsgSchedule<32u>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_SHA1_DIGEST_NBLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:515:51) in function 'xf::security::details::SHA1Digest<32u>143' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_SHA1_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:505:19) in function 'xf::security::details::SHA1Digest<32u>143' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_SHA1_DIGEST_NBLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:515:51) in function 'xf::security::details::SHA1Digest<32u>' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_SHA1_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:505:19) in function 'xf::security::details::SHA1Digest<32u>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (test.cpp:325:5) in function 'writeOut<128u, 16u>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-631] Renaming function 'xf::security::sha1<32u>.1' to 'sha1<32u>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:627:1)
WARNING: [XFORM 203-631] Renaming function 'xf::security::sha1<32u>' to 'sha1<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:627:1)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::preProcessing.1' to 'preProcessing.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:75:34)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::preProcessing' to 'preProcessing' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:68)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::generateMsgSchedule<32u>142' to 'generateMsgSchedule1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:45)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::generateMsgSchedule<32u>' to 'generateMsgSchedule' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:45)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::dup_strm<64u>141' to 'dup_strm<64u>141' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:387:5)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::dup_strm<64u>' to 'dup_strm<64u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:387:5)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::SHA1Digest<32u>143' to 'SHA1Digest<32u>143' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:68)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::SHA1Digest<32u>' to 'SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:68)
WARNING: [XFORM 203-631] Renaming function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' to 'hmacSqeunce' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:41:31)
WARNING: [XFORM 203-631] Renaming function 'writeStrmGroups<16u>_Block_codeRepl861_proc198' to 'writeStrmGroups_Bloc' (test.cpp:110:40)
WARNING: [XFORM 203-631] Renaming function 'splitInput<16u, 128u>' to 'splitInput' (test.cpp:132:53)
WARNING: [XFORM 203-631] Renaming function 'mergeResult<16u, 128u>' to 'mergeResult' (test.cpp:278:17)
WARNING: [XFORM 203-631] Renaming function 'hmacSha1Parallel<16u>' to 'hmacSha1Parallel' (test.cpp:239:1)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'ptr.V' (test.cpp:76:32). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'ptr.V' (test.cpp:98:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 1335.617 ; gain = 576.004 ; free physical = 46922 ; free virtual = 259372
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes256CbcEncryptKernel_1' ...
WARNING: [SYN 201-103] Legalizing function name 'readIn<128u, 16u>11' to 'readIn_128u_16u_11'.
WARNING: [SYN 201-103] Legalizing function name 'writeStrmGroups<16u>' to 'writeStrmGroups_16u_s'.
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<64u>141' to 'dup_strm_64u_141'.
WARNING: [SYN 201-103] Legalizing function name 'SHA1Digest<32u>143' to 'SHA1Digest_32u_143'.
WARNING: [SYN 201-103] Legalizing function name 'sha1<32u>' to 'sha1_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'preProcessing.1' to 'preProcessing_1'.
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<64u>' to 'dup_strm_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SHA1Digest<32u>' to 'SHA1Digest_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha1<32u>.1' to 'sha1_32u_1'.
WARNING: [SYN 201-103] Legalizing function name 'writeOut<128u, 16u>' to 'writeOut_128u_16u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readIn_128u_16u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_READ_CONFIG'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_READ_DATA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.63 seconds; current allocated memory: 561.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 562.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeStrmGroups_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 9'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 10'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 11'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 12'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 13'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 14'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 15'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 563.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 566.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeStrmGroups_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 566.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 567.007 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'splitInput' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 567.693 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 568.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_GEN_FULL_BLKS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 570.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 572.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_64u_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DUP_STREAM'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 573.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 573.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT64'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 573.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 575.101 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA1Digest_32u_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_UPDATE_80_ROUNDS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 575.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 576.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha1_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 576.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 576.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_GEN_FULL_BLKS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.65 seconds; current allocated memory: 578.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 580.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DUP_STREAM'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 580.948 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 581.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT64'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 581.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 582.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA1Digest_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_UPDATE_80_ROUNDS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 583.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 583.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha1_32u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 584.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 584.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hmacSqeunce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 586.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 588.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 588.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 588.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 589.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 589.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.93 seconds; current allocated memory: 589.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 589.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 590.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 590.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 590.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 590.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 591.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 591.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 591.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 592.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 592.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 592.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 592.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 593.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 593.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 593.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 594.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 594.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 594.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 594.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 595.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 595.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 595.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 595.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 596.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 596.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.88 seconds; current allocated memory: 596.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 597.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hmacSha1Parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 597.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.47 seconds; current allocated memory: 609.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeResult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.04 seconds; current allocated memory: 614.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 615.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOut_128u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 71.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 615.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 615.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes256CbcEncryptKernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 616.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.77 seconds; current allocated memory: 622.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readIn_128u_16u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes256CbcEncryptKernel_1_mul_64s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'readIn_128u_16u_11'.
INFO: [HLS 200-111]  Elapsed time: 7.92 seconds; current allocated memory: 628.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeStrmGroups_Bloc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeStrmGroups_Bloc'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 634.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeStrmGroups_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeStrmGroups_16u_s'.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 643.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'splitInput' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'splitInput'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 646.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 652.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_64u_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_64u_141'.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 660.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes256CbcEncryptKernel_1_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule1'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 663.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SHA1Digest_32u_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SHA1Digest_32u_143'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 667.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha1_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha1_32u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 671.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_1'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 675.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_64u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 683.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes256CbcEncryptKernel_1_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 685.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SHA1Digest_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SHA1Digest_32u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 690.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha1_32u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d32_D' is changed to 'fifo_w32_d32_D_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_D' is changed to 'fifo_w64_d32_D_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d32_D' is changed to 'fifo_w1_d32_D_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha1_32u_1'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 693.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hmacSqeunce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hmacSqeunce'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 698.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1144'.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 705.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1145'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 706.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1146'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 707.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1147'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 708.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1148'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 709.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1149'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 710.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1150'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 710.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1151'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 711.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1152'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 712.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1153'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 713.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1154'.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 714.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1155'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 715.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1156'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 716.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1157'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 717.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1158'.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 718.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1159'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 718.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hmacSha1Parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hmacSha1Parallel'.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 721.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeResult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeResult'.
INFO: [HLS 200-111]  Elapsed time: 8.18 seconds; current allocated memory: 729.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOut_128u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOut_128u_16u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 733.060 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes256CbcEncryptKernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aes256CbcEncryptKernel_1/gmem0_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes256CbcEncryptKernel_1/gmem0_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes256CbcEncryptKernel_1/inputData_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes256CbcEncryptKernel_1/outputData_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes256CbcEncryptKernel_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputData_V' and 'outputData_V' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes256CbcEncryptKernel_1'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 739.538 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aes256CbcEncryptKernel_1_mul_64s_64s_64_5_1_MulnS_0'
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_0_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_1_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_2_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_3_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_4_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_5_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_6_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_7_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_8_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_9_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_10_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_11_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_12_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_13_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_14_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_15_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_V_V_U(fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_V_U(fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_V_V_U(fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_V_U(fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_V_V_U(fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_V_U(fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_V_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_64u_141_U0_U(start_for_dup_strm_64u_141_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule1_U0_U(start_for_generateMsgSchedule1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SHA1Digest_32u_143_U0_U(start_for_SHA1Digest_32u_143_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_0_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_1_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_2_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_3_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_4_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_5_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_6_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_7_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_8_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_9_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_10_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_11_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_12_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_13_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_14_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_15_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_V_V_U(fifo_w64_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_V_U(fifo_w1_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_V_V_U(fifo_w64_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_V_U(fifo_w1_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_V_V_U(fifo_w64_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_V_U(fifo_w1_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_V_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_64u_U0_U(start_for_dup_strm_64u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SHA1Digest_32u_U0_U(start_for_SHA1Digest_32u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lenStrm_V_V_2_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'eLenStrm_V_2_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lenStrm_V_V_1_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'eLenStrm_V_1_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lenStrm_V_V_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'eLenStrm_V_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'oneMsgStrm_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'm2Strm_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'hshKey_V_V_U(fifo_w160_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshKey_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshMsg_V_V_U(fifo_w160_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshMsg_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hsh_V_V_U(fifo_w160_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHsh_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textInStrm_V_V_U(fifo_w512_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthStrm_V_V_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textNumStrm_V_V_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyInStrm_V_V_U(fifo_w256_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputData_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_0_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_1_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_2_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_3_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_4_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_5_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_6_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_7_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_8_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_9_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_10_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_11_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_12_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_13_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_14_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_15_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_0_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_1_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_2_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_3_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_4_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_5_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_6_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_7_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_8_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_9_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_10_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_11_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_12_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_13_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_14_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_15_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_0_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_1_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_2_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_3_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_4_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_5_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_6_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_7_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_8_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_9_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_10_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_11_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_12_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_13_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_14_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_15_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_0_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_1_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_2_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_3_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_4_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_5_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_6_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_7_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_8_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_9_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_10_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_11_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_12_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_13_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_14_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_15_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_0_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_1_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_2_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_3_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_4_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_5_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_6_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_7_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_8_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_9_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_10_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_11_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_12_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_13_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_14_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_15_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_0_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_1_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_2_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_3_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_4_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_5_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_6_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshStrm_7_U(fifo_w160_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] ==============================================================
File generated on Tue Sep 17 01:27:56 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.05ns.
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: /wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630:34
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: /wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:583:20
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:123:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: test.cpp:248:2
WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: test.cpp:367:29
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file test.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 951.617 ; gain = 192.004 ; free physical = 47308 ; free virtual = 259748
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 951.617 ; gain = 192.004 ; free physical = 47308 ; free virtual = 259748
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:543).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:538).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:536).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:534).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::ROTL<32u>' into 'xf::security::details::generateMsgSchedule<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:459).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::Ch<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:534).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::Maj<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:536).
INFO: [XFORM 203-603] Inlining function 'xf::security::details::Parity<32u>' into 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:538).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 951.617 ; gain = 192.004 ; free physical = 47274 ; free virtual = 259717
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'sha1_wrapper<32, 64, 160>::hash' into 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'sha1_wrapper<32, 64, 160>::hash.1' into 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>' into 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>.1' into 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>' into 'xf::security::detail::hmacImp<32, 32, 64, 160, 64, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:624) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::hmacImp<32, 32, 64, 160, 64, sha1_wrapper>' into 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:660) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1' (test.cpp:52) automatically.
WARNING: [SYNCHK 200-23] /wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:582: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 951.617 ; gain = 192.004 ; free physical = 47257 ; free virtual = 259703
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_GEN_FULL_BLKS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:94) in function 'xf::security::details::preProcessing.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_SHA1_GEN_WT64' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:457) in function 'xf::security::details::generateMsgSchedule<32u>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'LOOP_CHANNELGRP' (test.cpp:177) in function 'splitInput<16u, 128u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_GEN_FULL_BLKS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:94) in function 'xf::security::details::preProcessing' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_GEN_ONE_FULL_BLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:103) in function 'xf::security::details::preProcessing.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PAD_13_ZERO_WORDS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:130) in function 'xf::security::details::preProcessing.1' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'LOOP_COPY_AND_PAD_1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:201) in function 'xf::security::details::preProcessing.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PAD_14_ZERO_WORDS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:242) in function 'xf::security::details::preProcessing.1' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:460) in function 'xf::security::details::generateMsgSchedule<32u>' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'LOOP_SHA1_EMIT' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:573) in function 'xf::security::details::SHA1Digest<32u>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (test.cpp:279) in function 'mergeResult<16u, 128u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (test.cpp:248) in function 'hmacSha1Parallel<16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_CHANNELGRP' (test.cpp:177) in function 'splitInput<16u, 128u>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.1' (test.cpp:181) in function 'splitInput<16u, 128u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1.2' (test.cpp:187) in function 'splitInput<16u, 128u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (test.cpp:197) in function 'splitInput<16u, 128u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (test.cpp:123) in function 'writeStrmGroups<16u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:175) in function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:190) in function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:224) in function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'LOOP_GEN_ONE_FULL_BLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:103) in function 'xf::security::details::preProcessing' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PAD_13_ZERO_WORDS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:130) in function 'xf::security::details::preProcessing' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'LOOP_COPY_AND_PAD_1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:201) in function 'xf::security::details::preProcessing' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LOOP_PAD_14_ZERO_WORDS' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:242) in function 'xf::security::details::preProcessing' completely with a factor of 14.
INFO: [XFORM 203-102] Partitioning array 'data.V' (test.cpp:180) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'blk_strm.V.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'keyStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'keyLenStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'msgStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'msgLenStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'eMsgLenStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'hshStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'eHshStrm' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'blk_strm.V.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630) .
INFO: [XFORM 203-101] Partitioning array 'b0.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V.3' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V.4' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.M.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:445) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'K.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'H.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:508) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b0.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:122) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V.3' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b.M.V.4' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:196) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b1.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.M.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'W.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:445) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'H.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:508) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'blk_strm.V.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'keyStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'keyLenStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msgStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'msgLenStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eMsgLenStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'hshStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'eHshStrm' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'blk_strm.V.M.V' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:630) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'sha1_wrapper<32, 64, 160>::hash' into 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'sha1_wrapper<32, 64, 160>::hash.1' into 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:70) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>' into 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::FF<32, 64, 160, sha1_wrapper>.1' into 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>' into 'xf::security::detail::hmacImp<32, 32, 64, 160, 64, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:624) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::detail::hmacImp<32, 32, 64, 160, 64, sha1_wrapper>' into 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:660) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1166' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1167' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1168' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1169' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1170' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1171' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1172' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1173' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1174' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1175' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1176' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1177' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1178' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1179' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1180' (test.cpp:52) automatically.
INFO: [XFORM 203-602] Inlining function 'xf::security::hmac<32, 32, 64, 160, 64, sha1_wrapper>' into 'test_hmac_sha1181' (test.cpp:52) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'writeStrmGroups<16u>', detected/extracted 17 process function(s): 
	 'writeStrmGroups<16u>.entry236'
	 'writeOneStrmGroup147'
	 'writeOneStrmGroup148'
	 'writeOneStrmGroup149'
	 'writeOneStrmGroup150'
	 'writeOneStrmGroup151'
	 'writeOneStrmGroup152'
	 'writeOneStrmGroup153'
	 'writeOneStrmGroup154'
	 'writeOneStrmGroup155'
	 'writeOneStrmGroup156'
	 'writeOneStrmGroup157'
	 'writeOneStrmGroup158'
	 'writeOneStrmGroup159'
	 'writeOneStrmGroup160'
	 'writeOneStrmGroup161'
	 'writeOneStrmGroup162'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::sha1<32u>', detected/extracted 4 process function(s): 
	 'xf::security::details::preProcessing'
	 'xf::security::details::dup_strm<64u>163'
	 'xf::security::details::generateMsgSchedule<32u>164'
	 'xf::security::details::SHA1Digest<32u>165'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::security::sha1<32u>.1', detected/extracted 4 process function(s): 
	 'xf::security::details::preProcessing.1'
	 'xf::security::details::dup_strm<64u>'
	 'xf::security::details::generateMsgSchedule<32u>'
	 'xf::security::details::SHA1Digest<32u>'.
INFO: [XFORM 203-712] Applying dataflow to function 'hmacSha1Parallel<16u>', detected/extracted 16 process function(s): 
	 'test_hmac_sha1166'
	 'test_hmac_sha1167'
	 'test_hmac_sha1168'
	 'test_hmac_sha1169'
	 'test_hmac_sha1170'
	 'test_hmac_sha1171'
	 'test_hmac_sha1172'
	 'test_hmac_sha1173'
	 'test_hmac_sha1174'
	 'test_hmac_sha1175'
	 'test_hmac_sha1176'
	 'test_hmac_sha1177'
	 'test_hmac_sha1178'
	 'test_hmac_sha1179'
	 'test_hmac_sha1180'
	 'test_hmac_sha1181'.
INFO: [XFORM 203-712] Applying dataflow to function 'aes256CbcEncryptKernel_1', detected/extracted 5 process function(s): 
	 'readIn<128u, 16u>'
	 'splitInput<16u, 128u>'
	 'hmacSha1Parallel<16u>'
	 'mergeResult<16u, 128u>'
	 'writeOut<128u, 16u>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:11) in function 'xf::security::details::SHA1Digest<32u>165'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:11) in function 'xf::security::details::SHA1Digest<32u>'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::details::generateMsgSchedule<32u>164' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::details::generateMsgSchedule<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::details::SHA1Digest<32u>165' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:68)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::security::details::SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:68)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 952.746 ; gain = 193.133 ; free physical = 47211 ; free virtual = 259660
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_PREPROCESSING_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:78:23) in function 'xf::security::details::preProcessing.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_PREPROCESSING_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:78:23) in function 'xf::security::details::preProcessing' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_GEN_W_NBLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:439:51) in function 'xf::security::details::generateMsgSchedule<32u>164' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_GEN_W_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:435:19) in function 'xf::security::details::generateMsgSchedule<32u>164' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_GEN_W_NBLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:439:51) in function 'xf::security::details::generateMsgSchedule<32u>' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_GEN_W_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:435:19) in function 'xf::security::details::generateMsgSchedule<32u>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_SHA1_DIGEST_NBLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:515:51) in function 'xf::security::details::SHA1Digest<32u>165' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_SHA1_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:505:19) in function 'xf::security::details::SHA1Digest<32u>165' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_SHA1_DIGEST_NBLK' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:515:51) in function 'xf::security::details::SHA1Digest<32u>' : 

the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_SHA1_MAIN' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:505:19) in function 'xf::security::details::SHA1Digest<32u>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (test.cpp:333:5) in function 'writeOut<128u, 16u>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [XFORM 203-631] Renaming function 'xf::security::sha1<32u>.1' to 'sha1<32u>.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:627:1)
WARNING: [XFORM 203-631] Renaming function 'xf::security::sha1<32u>' to 'sha1<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:627:1)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::preProcessing.1' to 'preProcessing.1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:75:34)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::preProcessing' to 'preProcessing' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:68)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::generateMsgSchedule<32u>164' to 'generateMsgSchedule1' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:45)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::generateMsgSchedule<32u>' to 'generateMsgSchedule' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:45)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::dup_strm<64u>163' to 'dup_strm<64u>163' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:387:5)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::dup_strm<64u>' to 'dup_strm<64u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:387:5)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::SHA1Digest<32u>165' to 'SHA1Digest<32u>165' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:68)
WARNING: [XFORM 203-631] Renaming function 'xf::security::details::SHA1Digest<32u>' to 'SHA1Digest<32u>' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/sha1.hpp:282:68)
WARNING: [XFORM 203-631] Renaming function 'xf::security::detail::hmacSqeunce<32, 32, 64, 160, 64, sha1_wrapper>.1' to 'hmacSqeunce' (/wrk/xsjhdnobkup4/tuol/xf_security//L1/include/xf_security/hmac.hpp:41:31)
WARNING: [XFORM 203-631] Renaming function 'writeStrmGroups<16u>.entry236' to 'writeStrmGroups.entr' (test.cpp:122:1)
WARNING: [XFORM 203-631] Renaming function 'splitInput<16u, 128u>' to 'splitInput' (test.cpp:140:53)
WARNING: [XFORM 203-631] Renaming function 'mergeResult<16u, 128u>' to 'mergeResult' (test.cpp:286:17)
WARNING: [XFORM 203-631] Renaming function 'hmacSha1Parallel<16u>' to 'hmacSha1Parallel' (test.cpp:247:1)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'ptr.V' (test.cpp:76:32). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'ptr.V' (test.cpp:98:30). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 1591.617 ; gain = 832.004 ; free physical = 46755 ; free virtual = 259205
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'aes256CbcEncryptKernel_1' ...
WARNING: [SYN 201-103] Legalizing function name 'readIn<128u, 16u>11' to 'readIn_128u_16u_11'.
WARNING: [SYN 201-103] Legalizing function name 'writeStrmGroups.entr' to 'writeStrmGroups_entr'.
WARNING: [SYN 201-103] Legalizing function name 'writeStrmGroups<16u>' to 'writeStrmGroups_16u_s'.
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<64u>163' to 'dup_strm_64u_163'.
WARNING: [SYN 201-103] Legalizing function name 'SHA1Digest<32u>165' to 'SHA1Digest_32u_165'.
WARNING: [SYN 201-103] Legalizing function name 'sha1<32u>' to 'sha1_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'preProcessing.1' to 'preProcessing_1'.
WARNING: [SYN 201-103] Legalizing function name 'dup_strm<64u>' to 'dup_strm_64u_s'.
WARNING: [SYN 201-103] Legalizing function name 'SHA1Digest<32u>' to 'SHA1Digest_32u_s'.
WARNING: [SYN 201-103] Legalizing function name 'sha1<32u>.1' to 'sha1_32u_1'.
WARNING: [SYN 201-103] Legalizing function name 'writeOut<128u, 16u>' to 'writeOut_128u_16u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readIn_128u_16u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_READ_CONFIG'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_READ_DATA'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.83 seconds; current allocated memory: 717.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 718.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeStrmGroups_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 718.626 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 719.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 719.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 719.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 719.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 719.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 719.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 720.058 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 720.183 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 720.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 720.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 720.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 720.867 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 721.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 721.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 721.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 721.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 721.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 721.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 722.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 722.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 722.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 722.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 722.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 722.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 723.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 723.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 723.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 723.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 723.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 724.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 724.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOneStrmGroup162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 724.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 724.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeStrmGroups_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 724.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 726.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'splitInput' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 727.138 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 728.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_GEN_FULL_BLKS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 730.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 732.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_64u_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DUP_STREAM'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 732.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 732.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT64'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 733.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 734.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA1Digest_32u_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_UPDATE_80_ROUNDS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 734.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 735.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha1_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 735.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 736.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'preProcessing_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_GEN_FULL_BLKS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 16, Depth = 17.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_COPY_TAIL_AND_PAD_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 738.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 740.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dup_strm_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DUP_STREAM'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 740.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 740.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT16'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_GEN_WT64'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 741.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 742.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SHA1Digest_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_SHA1_UPDATE_80_ROUNDS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 742.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 743.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sha1_32u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 743.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 744.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hmacSqeunce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 745.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 747.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 747.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 748.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 748.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 748.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 749.072 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 749.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 749.616 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 749.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 750.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 750.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 750.741 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 750.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 751.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 751.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 751.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 752.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 752.424 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 752.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 753.021 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 753.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 753.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 753.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 754.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 754.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 754.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 754.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 755.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 755.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 755.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 756.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_hmac_sha1181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 756.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 756.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hmacSha1Parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 757.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.51 seconds; current allocated memory: 768.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mergeResult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.33 seconds; current allocated memory: 773.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 774.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOut_128u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 71.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 774.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 775.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'aes256CbcEncryptKernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 775.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.21 seconds; current allocated memory: 781.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readIn_128u_16u_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes256CbcEncryptKernel_1_mul_64s_64s_64_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'readIn_128u_16u_11'.
INFO: [HLS 200-111]  Elapsed time: 7.99 seconds; current allocated memory: 788.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeStrmGroups_entr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'writeStrmGroups_entr' is 5155 from HDL expression: (~((key_V_out14_full_n == 1'b0) | (key_V_out13_full_n == 1'b0) | (key_V_out12_full_n == 1'b0) | (key_V_out11_full_n == 1'b0) | (key_V_out10_full_n == 1'b0) | (key_V_out9_full_n == 1'b0) | (key_V_out8_full_n == 1'b0) | (real_start == 1'b0) | (key_V_out7_full_n == 1'b0) | (key_V_out6_full_n == 1'b0) | (key_V_out5_full_n == 1'b0) | (key_V_out4_full_n == 1'b0) | (key_V_out3_full_n == 1'b0) | (key_V_out2_full_n == 1'b0) | (key_V_out1_full_n == 1'b0) | (key_V_out_full_n == 1'b0) | (textLengthInByte_V_out30_full_n == 1'b0) | (textLengthInByte_V_out29_full_n == 1'b0) | (textLengthInByte_V_out28_full_n == 1'b0) | (textLengthInByte_V_out27_full_n == 1'b0) | (textLengthInByte_V_out26_full_n == 1'b0) | (textLengthInByte_V_out25_full_n == 1'b0) | (textLengthInByte_V_out24_full_n == 1'b0) | (textLengthInByte_V_out23_full_n == 1'b0) | (textLengthInByte_V_out22_full_n == 1'b0) | (textLengthInByte_V_out21_full_n == 1'b0) | (textLengthInByte_V_out20_full_n == 1'b0) | (textLengthInByte_V_out19_full_n == 1'b0) | (textLengthInByte_V_out18_full_n == 1'b0) | (textLengthInByte_V_out17_full_n == 1'b0) | (textLengthInByte_V_out16_full_n == 1'b0) | (textLengthInByte_V_out_full_n == 1'b0) | (key_V_out15_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeStrmGroups_entr'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 790.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup147'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 791.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup148'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 792.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup149'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 793.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup150'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 794.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup151'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 795.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup152'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 797.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup153'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 798.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup154'.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 799.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup155'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 800.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup156'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 801.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup157'.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 802.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup158'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 803.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup159'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 804.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup160'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 805.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup161'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 806.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOneStrmGroup162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOneStrmGroup162'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 807.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeStrmGroups_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeStrmGroups_16u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 811.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'splitInput' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'splitInput'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 815.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 821.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_64u_163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_64u_163'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 829.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes256CbcEncryptKernel_1_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 832.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SHA1Digest_32u_165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SHA1Digest_32u_165'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 836.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha1_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha1_32u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 840.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'preProcessing_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'preProcessing_1'.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 844.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dup_strm_64u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dup_strm_64u_s'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 852.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generateMsgSchedule' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'aes256CbcEncryptKernel_1_mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'generateMsgSchedule'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 854.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SHA1Digest_32u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SHA1Digest_32u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 859.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sha1_32u_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d32_D' is changed to 'fifo_w32_d32_D_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d32_D' is changed to 'fifo_w64_d32_D_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d32_D' is changed to 'fifo_w1_d32_D_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sha1_32u_1'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 862.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hmacSqeunce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hmacSqeunce'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 867.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1166'.
INFO: [HLS 200-111]  Elapsed time: 1.82 seconds; current allocated memory: 874.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1167'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 875.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1168'.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 876.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1169'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 877.533 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1170'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 878.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1171'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 879.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1172'.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 880.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1173'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 881.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1174'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 882.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1175'.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 883.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1176' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1176'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 883.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1177' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1177'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 884.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1178'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 885.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1179'.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 886.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1180'.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 887.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_hmac_sha1181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_hmac_sha1181'.
INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 888.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hmacSha1Parallel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hmacSha1Parallel'.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 891.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mergeResult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'mergeResult'.
INFO: [HLS 200-111]  Elapsed time: 8.2 seconds; current allocated memory: 899.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOut_128u_16u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOut_128u_16u_s'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 902.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'aes256CbcEncryptKernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'aes256CbcEncryptKernel_1/gmem0_0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes256CbcEncryptKernel_1/gmem0_1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes256CbcEncryptKernel_1/inputData_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'aes256CbcEncryptKernel_1/outputData_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'aes256CbcEncryptKernel_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'inputData_V' and 'outputData_V' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_A' is changed to 'fifo_w64_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'aes256CbcEncryptKernel_1'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 909.235 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'aes256CbcEncryptKernel_1_mul_64s_64s_64_5_1_MulnS_0'
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c168_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c169_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c170_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c171_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c172_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c173_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c174_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c175_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c176_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c177_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c178_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c179_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c180_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c181_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'key_V_c182_U(fifo_w256_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_15_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_14_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_13_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_12_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_11_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_10_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_9_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_8_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_7_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_6_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_5_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_4_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_3_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_2_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthInByte_V_c_1_U(fifo_w64_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup147_U0_U(start_for_writeOneStrmGroup147_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup148_U0_U(start_for_writeOneStrmGroup148_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup149_U0_U(start_for_writeOneStrmGroup149_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup150_U0_U(start_for_writeOneStrmGroup150_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup151_U0_U(start_for_writeOneStrmGroup151_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup152_U0_U(start_for_writeOneStrmGroup152_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup153_U0_U(start_for_writeOneStrmGroup153_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup154_U0_U(start_for_writeOneStrmGroup154_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup155_U0_U(start_for_writeOneStrmGroup155_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup156_U0_U(start_for_writeOneStrmGroup156_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup157_U0_U(start_for_writeOneStrmGroup157_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup158_U0_U(start_for_writeOneStrmGroup158_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup159_U0_U(start_for_writeOneStrmGroup159_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup160_U0_U(start_for_writeOneStrmGroup160_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup161_U0_U(start_for_writeOneStrmGroup161_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_writeOneStrmGroup162_U0_U(start_for_writeOneStrmGroup162_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_0_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_1_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_2_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_3_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_4_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_5_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_6_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_7_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_8_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_9_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_10_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_11_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_12_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_13_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_14_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_15_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_V_V_U(fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_V_U(fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_V_V_U(fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_V_U(fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_V_V_U(fifo_w64_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_V_U(fifo_w1_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_V_V_U(fifo_w32_d32_D)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_64u_163_U0_U(start_for_dup_strm_64u_163_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule1_U0_U(start_for_generateMsgSchedule1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SHA1Digest_32u_165_U0_U(start_for_SHA1Digest_32u_165_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_0_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_1_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_2_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_3_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_4_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_5_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_6_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_7_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_8_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_9_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_10_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_11_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_12_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_13_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_14_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'blk_strm_V_M_15_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm_V_V_U(fifo_w64_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm_V_U(fifo_w1_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm1_V_V_U(fifo_w64_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm1_V_U(fifo_w1_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'nblk_strm2_V_V_U(fifo_w64_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'end_nblk_strm2_V_U(fifo_w1_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'w_strm_V_V_U(fifo_w32_d32_D_x)' using Distributed RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dup_strm_64u_U0_U(start_for_dup_strm_64u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_generateMsgSchedule_U0_U(start_for_generateMsgSchedule_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_SHA1Digest_32u_U0_U(start_for_SHA1Digest_32u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lenStrm_V_V_2_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'eLenStrm_V_2_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lenStrm_V_V_1_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'eLenStrm_V_1_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'lenStrm_V_V_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'eLenStrm_V_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'oneMsgStrm_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'm2Strm_V_V_U(fifo_w32_d128_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'hshKey_V_V_U(fifo_w160_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshKey_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hshMsg_V_V_U(fifo_w160_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHshMsg_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'hsh_V_V_U(fifo_w160_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eHsh_V_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textInStrm_V_V_U(fifo_w512_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'textLengthStrm_V_V_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'textNumStrm_V_V_U(fifo_w64_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyInStrm_V_V_U(fifo_w256_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputData_V_c_U(fifo_w32_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_0_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_1_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_2_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_3_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_4_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_5_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_6_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_7_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_8_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_9_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_10_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_11_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_12_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_13_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_14_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyStrm_15_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_0_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_1_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_2_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_3_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_4_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_5_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_6_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_7_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_8_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_9_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_10_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_11_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_12_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_13_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_14_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'keyLenStrm_15_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_0_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_1_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_2_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_3_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_4_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_5_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_6_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_7_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_8_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_9_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_10_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_11_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_12_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_13_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_14_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgStrm_15_U(fifo_w32_d256_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_0_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_1_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_2_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_3_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_4_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_5_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_6_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_7_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_8_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_9_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_10_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_11_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_12_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_13_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_14_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'msgLenStrm_15_U(fifo_w64_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_0_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_1_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_2_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_3_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_4_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_5_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_6_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_7_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_8_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_9_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_10_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_11_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_12_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_13_U(fifo_w1_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'eMsgLenStrm_14_U(fifo_w1_d2_A_x)' using Shift Registers.
==============================================================
File generated on Tue Sep 17 01:48:48 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 01:50:35 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 01:53:01 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 01:53:35 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 01:58:54 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 03:19:56 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 03:20:28 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 03:21:42 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 03:35:35 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 04:38:14 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 04:42:48 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 06:50:37 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 07:45:42 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 07:46:24 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 07:53:20 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 07:54:49 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 07:56:46 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Tue Sep 17 08:04:25 PDT 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
