// Seed: 3242651022
module module_0 (
    input uwire id_0,
    output wand id_1,
    output supply1 id_2,
    output tri id_3,
    input supply1 id_4,
    output tri id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri0 id_9,
    output supply0 id_10
);
  wire ["" : 1] id_12;
  wire id_13;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri0 id_6
);
  logic id_8;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_3,
      id_6,
      id_3,
      id_5,
      id_6,
      id_6,
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
