
*** Running vivado
    with args -log lab8_elevator_control.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source lab8_elevator_control.tcl -notrace

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source lab8_elevator_control.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc]
WARNING: [Vivado 12-584] No ports matched 'door_closed[0]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'door_closed[0]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'door_closed[1]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'door_closed[1]'. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_elevator_control_bb.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1286.664 ; gain = 57.016 ; free physical = 901 ; free virtual = 8163
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 15e68734f

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 910e57d7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1703.094 ; gain = 0.000 ; free physical = 565 ; free virtual = 7825

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant propagation | Checksum: 910e57d7

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1703.094 ; gain = 0.000 ; free physical = 565 ; free virtual = 7825

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 15 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: c6b9caea

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1703.094 ; gain = 0.000 ; free physical = 565 ; free virtual = 7825

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: c6b9caea

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1703.094 ; gain = 0.000 ; free physical = 565 ; free virtual = 7825

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1703.094 ; gain = 0.000 ; free physical = 565 ; free virtual = 7825
Ending Logic Optimization Task | Checksum: c6b9caea

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1703.094 ; gain = 0.000 ; free physical = 565 ; free virtual = 7825

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c6b9caea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1703.094 ; gain = 0.000 ; free physical = 565 ; free virtual = 7825
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1703.094 ; gain = 473.445 ; free physical = 565 ; free virtual = 7825
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1727.105 ; gain = 0.000 ; free physical = 563 ; free virtual = 7824
INFO: [Common 17-1381] The checkpoint '/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_vivado/lab8_vivado.runs/impl_2/lab8_elevator_control_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_vivado/lab8_vivado.runs/impl_2/lab8_elevator_control_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1735.109 ; gain = 0.000 ; free physical = 548 ; free virtual = 7808
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1735.109 ; gain = 0.000 ; free physical = 548 ; free virtual = 7808

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9f65b05a

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1757.109 ; gain = 22.000 ; free physical = 548 ; free virtual = 7809

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: ff1920d5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1764.742 ; gain = 29.633 ; free physical = 540 ; free virtual = 7801

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: ff1920d5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1764.742 ; gain = 29.633 ; free physical = 540 ; free virtual = 7801
Phase 1 Placer Initialization | Checksum: ff1920d5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1764.742 ; gain = 29.633 ; free physical = 540 ; free virtual = 7801

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: eb08d3e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: eb08d3e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f34388dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: df440b8e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: df440b8e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b68db2d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1bc2e299a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ef47d696

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ef47d696

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799
Phase 3 Detail Placement | Checksum: 1ef47d696

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.403. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16270ae83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799
Phase 4.1 Post Commit Optimization | Checksum: 16270ae83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16270ae83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16270ae83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 145e7aa62

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 145e7aa62

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799
Ending Placer Task | Checksum: 132ab446d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1788.754 ; gain = 53.645 ; free physical = 539 ; free virtual = 7799
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1788.754 ; gain = 0.000 ; free physical = 537 ; free virtual = 7799
INFO: [Common 17-1381] The checkpoint '/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_vivado/lab8_vivado.runs/impl_2/lab8_elevator_control_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1788.754 ; gain = 0.000 ; free physical = 533 ; free virtual = 7794
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1788.754 ; gain = 0.000 ; free physical = 533 ; free virtual = 7794
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1788.754 ; gain = 0.000 ; free physical = 532 ; free virtual = 7794
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 9b758ba5 ConstDB: 0 ShapeSum: 9735b8c8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b1e903e1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1833.418 ; gain = 44.664 ; free physical = 329 ; free virtual = 7616

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b1e903e1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1833.418 ; gain = 44.664 ; free physical = 329 ; free virtual = 7616

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b1e903e1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1833.418 ; gain = 44.664 ; free physical = 317 ; free virtual = 7604

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b1e903e1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1833.418 ; gain = 44.664 ; free physical = 317 ; free virtual = 7604
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e8750e6d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 313 ; free virtual = 7599
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.405  | TNS=0.000  | WHS=-0.065 | THS=-0.065 |

Phase 2 Router Initialization | Checksum: ffa05bf1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 313 ; free virtual = 7599

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 126e848df

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 313 ; free virtual = 7600

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 22d6bc37a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 315 ; free virtual = 7600
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.892  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20a422257

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 315 ; free virtual = 7600
Phase 4 Rip-up And Reroute | Checksum: 20a422257

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 315 ; free virtual = 7600

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20a422257

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 315 ; free virtual = 7600

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20a422257

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 315 ; free virtual = 7600
Phase 5 Delay and Skew Optimization | Checksum: 20a422257

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 315 ; free virtual = 7600

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 209e228c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 318 ; free virtual = 7603
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.985  | TNS=0.000  | WHS=0.251  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 209e228c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 318 ; free virtual = 7603
Phase 6 Post Hold Fix | Checksum: 209e228c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 318 ; free virtual = 7603

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0275054 %
  Global Horizontal Routing Utilization  = 0.0200416 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 209e228c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 318 ; free virtual = 7603

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 209e228c8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 317 ; free virtual = 7602

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1405c31b4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 317 ; free virtual = 7602

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.985  | TNS=0.000  | WHS=0.251  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1405c31b4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 317 ; free virtual = 7602
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1834.418 ; gain = 45.664 ; free physical = 317 ; free virtual = 7602

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1854.434 ; gain = 65.680 ; free physical = 313 ; free virtual = 7599
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1862.219 ; gain = 0.000 ; free physical = 311 ; free virtual = 7598
INFO: [Common 17-1381] The checkpoint '/media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_vivado/lab8_vivado.runs/impl_2/lab8_elevator_control_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_vivado/lab8_vivado.runs/impl_2/lab8_elevator_control_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/ad/Area51/workspace/col215_prac_lab/lab8/test/lab8_vivado/lab8_vivado.runs/impl_2/lab8_elevator_control_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file lab8_elevator_control_power_routed.rpt -pb lab8_elevator_control_power_summary_routed.pb -rpx lab8_elevator_control_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
62 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile lab8_elevator_control.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net l1_control/lift_register_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin l1_control/lift_register_reg[1]_i_2/O, cell l1_control/lift_register_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net l1_control/lift_register_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin l1_control/lift_register_reg[2]_i_2/O, cell l1_control/lift_register_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net l1_control/lift_register_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin l1_control/lift_register_reg[3]_i_2/O, cell l1_control/lift_register_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net l2_control/lift_register_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin l2_control/lift_register_reg[1]_i_2/O, cell l2_control/lift_register_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net l2_control/lift_register_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin l2_control/lift_register_reg[2]_i_2/O, cell l2_control/lift_register_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net l2_control/lift_register_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin l2_control/lift_register_reg[3]_i_2/O, cell l2_control/lift_register_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net req_handle/down_request_register_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin req_handle/down_request_register_reg[1]_i_2/O, cell req_handle/down_request_register_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net req_handle/down_request_register_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin req_handle/down_request_register_reg[2]_i_2/O, cell req_handle/down_request_register_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net req_handle/down_request_register_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin req_handle/down_request_register_reg[3]_i_2/O, cell req_handle/down_request_register_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net req_handle/up_request_register_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin req_handle/up_request_register_reg[0]_i_2/O, cell req_handle/up_request_register_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net req_handle/up_request_register_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin req_handle/up_request_register_reg[1]_i_2/O, cell req_handle/up_request_register_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net req_handle/up_request_register_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin req_handle/up_request_register_reg[2]_i_2/O, cell req_handle/up_request_register_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15289280 bits.
Writing bitstream ./lab8_elevator_control.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 16 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2204.910 ; gain = 278.641 ; free physical = 158 ; free virtual = 7247
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file lab8_elevator_control.hwdef
INFO: [Common 17-206] Exiting Vivado at Mon Oct 16 01:39:20 2017...
