# 32-bit-Brent-Kung-Adder
VHDL Code for a 32 bit logarithmic Adder using Brent Kung Architecture. The repository contains the structural code for the adder as well as the codes for the individual components used in the design of the adder.
