##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK      | Frequency: 34.08 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock  | Frequency: 56.05 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      CyBUS_CLK      41666.7          12322       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  2.16667e+006     2148825     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase  
-----------  ------------  ----------------  
Tx_1(0)_PAD  31270         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 34.08 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_3:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 12322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25115
-------------------------------------   ----- 
End-of-path arrival time (ps)           25115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_3:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11    760    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1210   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1210   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2740   5920  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell11   7465  13385  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   5130  18515  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  18515  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell12   3300  21815  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/ci         datapathcell13      0  21815  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell13   3300  25115  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/ci         datapathcell14      0  25115  12322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/clock                    datapathcell14      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 56.05 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148825p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11652
-------------------------------------   ----- 
End-of-path arrival time (ps)           11652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell11     1250   1250  2148825  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      4760   6010  2148825  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350   9360  2148825  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11652  2148825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_3:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 12322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25115
-------------------------------------   ----- 
End-of-path arrival time (ps)           25115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_3:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11    760    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1210   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1210   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2740   5920  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell11   7465  13385  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   5130  18515  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  18515  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell12   3300  21815  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/ci         datapathcell13      0  21815  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell13   3300  25115  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/ci         datapathcell14      0  25115  12322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/clock                    datapathcell14      0      0  RISE       1


5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148825p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11652
-------------------------------------   ----- 
End-of-path arrival time (ps)           11652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell11     1250   1250  2148825  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      4760   6010  2148825  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350   9360  2148825  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11652  2148825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_3:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 12322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25115
-------------------------------------   ----- 
End-of-path arrival time (ps)           25115
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_3:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11    760    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1210   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1210   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2740   5920  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell11   7465  13385  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   5130  18515  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  18515  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell12   3300  21815  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/ci         datapathcell13      0  21815  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell13   3300  25115  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/ci         datapathcell14      0  25115  12322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/clock                    datapathcell14      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer_3:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 15622p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21815
-------------------------------------   ----- 
End-of-path arrival time (ps)           21815
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_3:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11    760    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1210   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1210   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2740   5920  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell11   7465  13385  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   5130  18515  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  18515  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell12   3300  21815  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/ci         datapathcell13      0  21815  15622  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/clock                    datapathcell13      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_4:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_4:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_4:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15818p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21619
-------------------------------------   ----- 
End-of-path arrival time (ps)           21619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_4:TimerUDB:sT32:timerdp:u0\/z0         datapathcell15    760    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell16      0    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0         datapathcell16   1210   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell17      0   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0         datapathcell17   1210   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell18      0   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell18   2740   5920  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell15   3969   9889  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell15   5130  15019  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/ci         datapathcell16      0  15019  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell16   3300  18319  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/ci         datapathcell17      0  18319  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell17   3300  21619  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/ci         datapathcell18      0  21619  15818  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/clock                    datapathcell18      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15851p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21586
-------------------------------------   ----- 
End-of-path arrival time (ps)           21586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3    760    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1210   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1210   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2740   5920  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   3936   9856  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   5130  14986  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  14986  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell4   3300  18286  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell5      0  18286  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell5   3300  21586  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/ci         datapathcell6      0  21586  15851  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                    datapathcell6       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_2:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Timer_2:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15878p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21559
-------------------------------------   ----- 
End-of-path arrival time (ps)           21559
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_2:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    3909   9829  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    5130  14959  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  14959  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    3300  18259  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  18259  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell9    3300  21559  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/ci         datapathcell10      0  21559  15878  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/clock                    datapathcell10      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer_3:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 18922p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18515
-------------------------------------   ----- 
End-of-path arrival time (ps)           18515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_3:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11    760    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1210   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1210   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2740   5920  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell11   7465  13385  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   5130  18515  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  18515  18922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/clock                    datapathcell12      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_4:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_4:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer_4:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18319
-------------------------------------   ----- 
End-of-path arrival time (ps)           18319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_4:TimerUDB:sT32:timerdp:u0\/z0         datapathcell15    760    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell16      0    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0         datapathcell16   1210   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell17      0   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0         datapathcell17   1210   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell18      0   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell18   2740   5920  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell15   3969   9889  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell15   5130  15019  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/ci         datapathcell16      0  15019  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell16   3300  18319  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/ci         datapathcell17      0  18319  19118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/clock                    datapathcell17      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18286
-------------------------------------   ----- 
End-of-path arrival time (ps)           18286
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3    760    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1210   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1210   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2740   5920  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   3936   9856  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   5130  14986  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  14986  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell4   3300  18286  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/ci         datapathcell5      0  18286  19151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock                    datapathcell5       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_2:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Timer_2:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19178p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18259
-------------------------------------   ----- 
End-of-path arrival time (ps)           18259
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_2:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    3909   9829  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    5130  14959  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  14959  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell8    3300  18259  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/ci         datapathcell9       0  18259  19178  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_3:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 22222p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13385
-------------------------------------   ----- 
End-of-path arrival time (ps)           13385
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_3:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11    760    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1210   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1210   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2740   5920  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell11   7465  13385  22222  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell11      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_4:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_4:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer_4:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22418p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15019
-------------------------------------   ----- 
End-of-path arrival time (ps)           15019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_4:TimerUDB:sT32:timerdp:u0\/z0         datapathcell15    760    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell16      0    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0         datapathcell16   1210   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell17      0   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0         datapathcell17   1210   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell18      0   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell18   2740   5920  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell15   3969   9889  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell15   5130  15019  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/ci         datapathcell16      0  15019  22418  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/clock                    datapathcell16      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14986
-------------------------------------   ----- 
End-of-path arrival time (ps)           14986
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3    760    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1210   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1210   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2740   5920  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   3936   9856  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell3   5130  14986  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/ci         datapathcell4      0  14986  22451  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_2:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Timer_2:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22478p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14959
-------------------------------------   ----- 
End-of-path arrival time (ps)           14959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_2:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    3909   9829  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell7    5130  14959  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/ci         datapathcell8       0  14959  22478  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_3:TimerUDB:rstSts:stsreg\/clock
Path slack     : 24404p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16762
-------------------------------------   ----- 
End-of-path arrival time (ps)           16762
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_3:TimerUDB:sT32:timerdp:u0\/z0       datapathcell11    760    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell12      0    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0       datapathcell12   1210   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell13      0   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0       datapathcell13   1210   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell14      0   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell14   2740   5920  12322  RISE       1
\Timer_3:TimerUDB:status_tc\/main_1         macrocell7       4562  10482  24404  RISE       1
\Timer_3:TimerUDB:status_tc\/q              macrocell7       3350  13832  24404  RISE       1
\Timer_3:TimerUDB:rstSts:stsreg\/status_0   statusicell4     2931  16762  24404  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:rstSts:stsreg\/clock                      statusicell4        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_3:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 25144p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10463
-------------------------------------   ----- 
End-of-path arrival time (ps)           10463
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_3:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11    760    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1210   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1210   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2740   5920  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell13   4543  10463  25144  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/clock                    datapathcell13      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_3:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25145p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10462
-------------------------------------   ----- 
End-of-path arrival time (ps)           10462
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_3:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11    760    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1210   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1210   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2740   5920  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell12   4542  10462  25145  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/clock                    datapathcell12      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_3:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer_3:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 25593p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10013
-------------------------------------   ----- 
End-of-path arrival time (ps)           10013
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_3:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11    760    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0    760  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1210   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   1970  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1210   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   3180  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2740   5920  12322  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell14   4093  10013  25593  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/clock                    datapathcell14      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_4:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_4:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_4:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9890
-------------------------------------   ---- 
End-of-path arrival time (ps)           9890
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_4:TimerUDB:sT32:timerdp:u0\/z0         datapathcell15    760    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell16      0    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0         datapathcell16   1210   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell17      0   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0         datapathcell17   1210   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell18      0   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell18   2740   5920  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell16   3970   9890  25717  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/clock                    datapathcell16      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_4:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_4:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_4:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25718p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9889
-------------------------------------   ---- 
End-of-path arrival time (ps)           9889
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_4:TimerUDB:sT32:timerdp:u0\/z0         datapathcell15    760    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell16      0    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0         datapathcell16   1210   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell17      0   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0         datapathcell17   1210   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell18      0   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell18   2740   5920  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell15   3969   9889  25718  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3    760    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1210   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1210   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2740   5920  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell4   3939   9859  25748  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9856
-------------------------------------   ---- 
End-of-path arrival time (ps)           9856
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3    760    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1210   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1210   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2740   5920  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell3   3936   9856  25751  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_2:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_2:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25776p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9830
-------------------------------------   ---- 
End-of-path arrival time (ps)           9830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_2:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell8    3910   9830  25776  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_2:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_2:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25778p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9829
-------------------------------------   ---- 
End-of-path arrival time (ps)           9829
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_2:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell7    3909   9829  25778  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26690p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14477
-------------------------------------   ----- 
End-of-path arrival time (ps)           14477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0       datapathcell3    760    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell4      0    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0       datapathcell4   1210   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell5      0   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0       datapathcell5   1210   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell6      0   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell6   2740   5920  15851  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell5      2892   8812  26690  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell5      3350  12162  26690  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2314  14477  26690  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_4:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_4:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_4:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26707p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14460
-------------------------------------   ----- 
End-of-path arrival time (ps)           14460
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_4:TimerUDB:sT32:timerdp:u0\/z0       datapathcell15    760    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell16      0    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0       datapathcell16   1210   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell17      0   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0       datapathcell17   1210   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell18      0   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell18   2740   5920  15818  RISE       1
\Timer_4:TimerUDB:status_tc\/main_1         macrocell8       2894   8814  26707  RISE       1
\Timer_4:TimerUDB:status_tc\/q              macrocell8       3350  12164  26707  RISE       1
\Timer_4:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2296  14460  26707  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:rstSts:stsreg\/clock                      statusicell5        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_4:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_4:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_4:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26794p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8813
-------------------------------------   ---- 
End-of-path arrival time (ps)           8813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_4:TimerUDB:sT32:timerdp:u0\/z0         datapathcell15    760    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell16      0    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0         datapathcell16   1210   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell17      0   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0         datapathcell17   1210   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell18      0   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell18   2740   5920  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell17   2893   8813  26794  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/clock                    datapathcell17      0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_4:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_4:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer_4:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26796p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8811
-------------------------------------   ---- 
End-of-path arrival time (ps)           8811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell15      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_4:TimerUDB:sT32:timerdp:u0\/z0         datapathcell15    760    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell16      0    760  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/z0         datapathcell16   1210   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell17      0   1970  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/z0         datapathcell17   1210   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell18      0   3180  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell18   2740   5920  15818  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell18   2891   8811  26796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/clock                    datapathcell18      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26808p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8799
-------------------------------------   ---- 
End-of-path arrival time (ps)           8799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3    760    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1210   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1210   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2740   5920  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell5   2879   8799  26808  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock                    datapathcell5       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26811p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8796
-------------------------------------   ---- 
End-of-path arrival time (ps)           8796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT32:timerdp:u0\/z0         datapathcell3    760    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell4      0    760  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/z0         datapathcell4   1210   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell5      0   1970  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/z0         datapathcell5   1210   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell6      0   3180  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell6   2740   5920  15851  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell6   2876   8796  26811  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                    datapathcell6       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_2:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_2:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26815p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14352
-------------------------------------   ----- 
End-of-path arrival time (ps)           14352
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_2:TimerUDB:sT32:timerdp:u0\/z0       datapathcell7     760    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell8       0    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0       datapathcell8    1210   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell9       0   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0       datapathcell9    1210   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell10      0   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell10   2740   5920  15878  RISE       1
\Timer_2:TimerUDB:status_tc\/main_1         macrocell6       2834   8754  26815  RISE       1
\Timer_2:TimerUDB:status_tc\/q              macrocell6       3350  12104  26815  RISE       1
\Timer_2:TimerUDB:rstSts:stsreg\/status_0   statusicell3     2248  14352  26815  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:rstSts:stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_2:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_2:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26854p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8752
-------------------------------------   ---- 
End-of-path arrival time (ps)           8752
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_2:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell9    2832   8752  26854  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Timer_2:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Timer_2:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26856p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8750
-------------------------------------   ---- 
End-of-path arrival time (ps)           8750
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_2:TimerUDB:sT32:timerdp:u0\/z0         datapathcell7     760    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell8       0    760  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/z0         datapathcell8    1210   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell9       0   1970  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/z0         datapathcell9    1210   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell10      0   3180  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell10   2740   5920  15878  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell10   2830   8750  26856  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/clock                    datapathcell10      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_3:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_3:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26960p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8647
-------------------------------------   ---- 
End-of-path arrival time (ps)           8647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  20118  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell13   7437   8647  26960  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u2\/clock                    datapathcell13      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_3:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_3:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 26964p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8643
-------------------------------------   ---- 
End-of-path arrival time (ps)           8643
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  20118  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell12   7433   8643  26964  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u1\/clock                    datapathcell12      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_3:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer_3:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 28218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7388
-------------------------------------   ---- 
End-of-path arrival time (ps)           7388
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  20118  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell14   6178   7388  28218  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u3\/clock                    datapathcell14      0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_3:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_3:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 30018p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_3:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  20118  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell11   4379   5589  30018  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_3:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell11      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_4:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_4:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 30528p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  21887  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell17   3869   5079  30528  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u2\/clock                    datapathcell17      0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_4:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer_4:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 30530p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  21887  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell18   3866   5076  30530  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u3\/clock                    datapathcell18      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_2:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_2:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 30562p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell2        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  21887  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell9   3834   5044  30562  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u2\/clock                    datapathcell9       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_2:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer_2:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 30565p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5042
-------------------------------------   ---- 
End-of-path arrival time (ps)           5042
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell2        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2     1210   1210  21887  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell10   3832   5042  30565  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u3\/clock                    datapathcell10      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 30623p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  21947  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell5   3773   4983  30623  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u2\/clock                    datapathcell5       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 30626p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4981
-------------------------------------   ---- 
End-of-path arrival time (ps)           4981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  21947  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell6   3771   4981  30626  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u3\/clock                    datapathcell6       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_2:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_2:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 31784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell2        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  21887  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell8   2613   3823  31784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u1\/clock                    datapathcell8       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_4:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_4:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 31784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3823
-------------------------------------   ---- 
End-of-path arrival time (ps)           3823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  21887  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell16   2613   3823  31784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u1\/clock                    datapathcell16      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_2:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_2:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 31787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3820
-------------------------------------   ---- 
End-of-path arrival time (ps)           3820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell2        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  21887  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell7   2610   3820  31787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_2:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_4:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_4:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 31787p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3820
-------------------------------------   ---- 
End-of-path arrival time (ps)           3820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell4        0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Timer_4:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  21887  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell15   2610   3820  31787  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_4:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell15      0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 31845p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3761
-------------------------------------   ---- 
End-of-path arrival time (ps)           3761
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  21947  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell4   2551   3761  31845  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u1\/clock                    datapathcell4       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 31847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3760
-------------------------------------   ---- 
End-of-path arrival time (ps)           3760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell1        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  21947  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell3   2550   3760  31847  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT32:timerdp:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148825p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11652
-------------------------------------   ----- 
End-of-path arrival time (ps)           11652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell11     1250   1250  2148825  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell2      4760   6010  2148825  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350   9360  2148825  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11652  2148825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 2153267p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12900
-------------------------------------   ----- 
End-of-path arrival time (ps)           12900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153267  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell3      3658   7238  2153267  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell3      3350  10588  2153267  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    2312  12900  2153267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154088p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell10     1250   1250  2150822  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5319   6569  2154088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154741p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5916
-------------------------------------   ---- 
End-of-path arrival time (ps)           5916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell11     1250   1250  2148825  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4666   5916  2154741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155154p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5503
-------------------------------------   ---- 
End-of-path arrival time (ps)           5503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151869  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5313   5503  2155154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2155918p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7238
-------------------------------------   ---- 
End-of-path arrival time (ps)           7238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2153267  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell11     3658   7238  2155918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2156499p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6658
-------------------------------------   ---- 
End-of-path arrival time (ps)           6658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156499  RISE       1
\UART:BUART:txn\/main_3                macrocell9      2288   6658  2156499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2156671p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6486
-------------------------------------   ---- 
End-of-path arrival time (ps)           6486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  2156671  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell12   5236   6486  2156671  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157133p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell11   1250   1250  2148825  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell10   4773   6023  2157133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2157147p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6010
-------------------------------------   ---- 
End-of-path arrival time (ps)           6010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell11   1250   1250  2148825  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell12   4760   6010  2157147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2157164p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5992
-------------------------------------   ---- 
End-of-path arrival time (ps)           5992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell10   1250   1250  2150822  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell11   4742   5992  2157164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2157250p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5907
-------------------------------------   ---- 
End-of-path arrival time (ps)           5907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  2156671  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell10   4657   5907  2157250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2157554p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell10   1250   1250  2150822  RISE       1
\UART:BUART:txn\/main_1    macrocell9    4353   5603  2157554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157554p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell10   1250   1250  2150822  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell13   4353   5603  2157554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2157796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell11   1250   1250  2148825  RISE       1
\UART:BUART:txn\/main_2    macrocell9    4111   5361  2157796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell11   1250   1250  2148825  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell13   4111   5361  2157796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151869  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell11     4731   4921  2158236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2158244p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell12   1250   1250  2151001  RISE       1
\UART:BUART:txn\/main_4    macrocell9    3663   4913  2158244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158244p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell12   1250   1250  2151001  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell13   3663   4913  2158244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158257p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell12   1250   1250  2151001  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell11   3649   4899  2158257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158622p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4535
-------------------------------------   ---- 
End-of-path arrival time (ps)           4535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151869  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell13     4345   4535  2158622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2158625p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell11   1250   1250  2148825  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell11   3282   4532  2158625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159128p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell13   1250   1250  2156671  RISE       1
\UART:BUART:txn\/main_6   macrocell9    2778   4028  2159128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell10   1250   1250  2150822  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell10   2778   4028  2159129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 2159134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  2156671  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell11   2773   4023  2159134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159144p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell10   1250   1250  2150822  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell12   2763   4013  2159144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159297p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159297  RISE       1
\UART:BUART:txn\/main_5                      macrocell9      3670   3860  2159297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2159323p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell12   1250   1250  2151001  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell12   2584   3834  2159323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2159326p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell12   1250   1250  2151001  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell10   2581   3831  2159326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 2159596p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell9    1250   1250  2159596  RISE       1
\UART:BUART:txn\/main_0  macrocell9    2311   3561  2159596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell9          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2160157p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2999
-------------------------------------   ---- 
End-of-path arrival time (ps)           2999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151869  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell10     2809   2999  2160157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 2160173p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2984
-------------------------------------   ---- 
End-of-path arrival time (ps)           2984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159297  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell10     2794   2984  2160173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell10         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2160189p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2967
-------------------------------------   ---- 
End-of-path arrival time (ps)           2967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2159297  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell12     2777   2967  2160189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 2160191p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   2166667
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2966
-------------------------------------   ---- 
End-of-path arrival time (ps)           2966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151869  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell12     2776   2966  2160191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell12         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

