TimeQuest Timing Analyzer report for ts7300_top
Mon Apr 14 12:54:17 2014
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clkgencore|altpll_component|pll|clk[1]'
 12. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 13. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 14. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 15. Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 16. Slow Model Setup: 'bd_oe_pad'
 17. Slow Model Setup: 'start_cycle_pad'
 18. Slow Model Hold: 'clkgencore|altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'start_cycle_pad'
 20. Slow Model Hold: 'bd_oe_pad'
 21. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 22. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 23. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 24. Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 25. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 26. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 27. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 28. Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 29. Slow Model Recovery: 'ep93xx_end_q'
 30. Slow Model Recovery: 'start_cycle_pad'
 31. Slow Model Recovery: 'bd_oe_pad'
 32. Slow Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'
 33. Slow Model Removal: 'bd_oe_pad'
 34. Slow Model Removal: 'start_cycle_pad'
 35. Slow Model Removal: 'clkgencore|altpll_component|pll|clk[1]'
 36. Slow Model Removal: 'ep93xx_end_q'
 37. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 38. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 39. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 40. Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 41. Slow Model Minimum Pulse Width: 'start_cycle_pad'
 42. Slow Model Minimum Pulse Width: 'bd_oe_pad'
 43. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 44. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 45. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 46. Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 47. Slow Model Minimum Pulse Width: 'ep93xx_end_q'
 48. Slow Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'
 49. Slow Model Minimum Pulse Width: 'clk_25mhz_pad'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Output Enable Times
 55. Minimum Output Enable Times
 56. Output Disable Times
 57. Minimum Output Disable Times
 58. Fast Model Setup Summary
 59. Fast Model Hold Summary
 60. Fast Model Recovery Summary
 61. Fast Model Removal Summary
 62. Fast Model Minimum Pulse Width Summary
 63. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 64. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 65. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 66. Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 67. Fast Model Setup: 'clkgencore|altpll_component|pll|clk[1]'
 68. Fast Model Setup: 'bd_oe_pad'
 69. Fast Model Setup: 'start_cycle_pad'
 70. Fast Model Hold: 'clkgencore|altpll_component|pll|clk[1]'
 71. Fast Model Hold: 'start_cycle_pad'
 72. Fast Model Hold: 'bd_oe_pad'
 73. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 74. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 75. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 76. Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 77. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 78. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 79. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 80. Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 81. Fast Model Recovery: 'ep93xx_end_q'
 82. Fast Model Recovery: 'bd_oe_pad'
 83. Fast Model Recovery: 'start_cycle_pad'
 84. Fast Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'
 85. Fast Model Removal: 'bd_oe_pad'
 86. Fast Model Removal: 'start_cycle_pad'
 87. Fast Model Removal: 'clkgencore|altpll_component|pll|clk[1]'
 88. Fast Model Removal: 'ep93xx_end_q'
 89. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 90. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 91. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 92. Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 93. Fast Model Minimum Pulse Width: 'start_cycle_pad'
 94. Fast Model Minimum Pulse Width: 'bd_oe_pad'
 95. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'
 96. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'
 97. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'
 98. Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'
 99. Fast Model Minimum Pulse Width: 'ep93xx_end_q'
100. Fast Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'
101. Fast Model Minimum Pulse Width: 'clk_25mhz_pad'
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Output Enable Times
107. Minimum Output Enable Times
108. Output Disable Times
109. Minimum Output Disable Times
110. Multicorner Timing Analysis Summary
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Setup Transfers
116. Hold Transfers
117. Recovery Transfers
118. Removal Transfers
119. Report TCCS
120. Report RSKM
121. Unconstrained Paths
122. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ts7300_top                                                      ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C8Q208C8                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------+-------------------------------------------------+
; Clock Name                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master        ; Source                                   ; Targets                                         ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------+-------------------------------------------------+
; bd_oe_pad                                   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { bd_oe_pad }                                   ;
; clk_25mhz_pad                               ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { clk_25mhz_pad }                               ;
; clkgencore|altpll_component|pll|clk[1]      ; Generated ; 13.333 ; 75.0 MHz   ; 0.000 ; 6.666  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clk_25mhz_pad ; clkgencore|altpll_component|pll|inclk[0] ; { clkgencore|altpll_component|pll|clk[1] }      ;
; ep93xx_end_q                                ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ep93xx_end_q }                                ;
; start_cycle_pad                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { start_cycle_pad }                             ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_1|slow_clk } ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_2|slow_clk } ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_3|slow_clk } ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;               ;                                          ; { ts7300_usercore:usercore|pwm:PWM_4|slow_clk } ;
+---------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------+------------------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                     ;
+-------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                  ; Note                                                          ;
+-------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; 139.55 MHz  ; 139.55 MHz      ; clkgencore|altpll_component|pll|clk[1]      ;                                                               ;
; 271.96 MHz  ; 271.96 MHz      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;                                                               ;
; 290.02 MHz  ; 290.02 MHz      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;                                                               ;
; 291.04 MHz  ; 291.04 MHz      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;                                                               ;
; 303.49 MHz  ; 303.49 MHz      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;                                                               ;
; 495.05 MHz  ; 340.02 MHz      ; bd_oe_pad                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1307.19 MHz ; 340.02 MHz      ; start_cycle_pad                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clkgencore|altpll_component|pll|clk[1]      ; -6.505 ; -884.879      ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -5.122 ; -31.618       ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -4.619 ; -31.163       ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -4.589 ; -34.357       ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -4.363 ; -30.747       ;
; bd_oe_pad                                   ; -0.823 ; -1.333        ;
; start_cycle_pad                             ; 0.235  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Hold Summary                                              ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clkgencore|altpll_component|pll|clk[1]      ; -3.588 ; -16.388       ;
; start_cycle_pad                             ; -0.296 ; -0.296        ;
; bd_oe_pad                                   ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.499  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.499  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Recovery Summary                                          ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -3.814 ; -3.814        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -3.736 ; -3.736        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -3.097 ; -3.097        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -3.007 ; -3.007        ;
; ep93xx_end_q                                ; -1.453 ; -1.453        ;
; start_cycle_pad                             ; 1.317  ; 0.000         ;
; bd_oe_pad                                   ; 1.322  ; 0.000         ;
; clkgencore|altpll_component|pll|clk[1]      ; 9.316  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Removal Summary                                           ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; bd_oe_pad                                   ; -1.088 ; -2.176        ;
; start_cycle_pad                             ; -1.083 ; -1.083        ;
; clkgencore|altpll_component|pll|clk[1]      ; 1.351  ; 0.000         ;
; ep93xx_end_q                                ; 1.687  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 2.742  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 2.832  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.471  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.549  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; start_cycle_pad                             ; -1.941 ; -39.041       ;
; bd_oe_pad                                   ; -1.941 ; -4.909        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -0.742 ; -13.356       ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -0.742 ; -13.356       ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -0.742 ; -13.356       ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -0.742 ; -13.356       ;
; ep93xx_end_q                                ; -0.742 ; -1.484        ;
; clkgencore|altpll_component|pll|clk[1]      ; 5.424  ; 0.000         ;
; clk_25mhz_pad                               ; 20.000 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                 ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                  ; Launch Clock    ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; -6.505 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.988      ; 7.534      ;
; -6.467 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.502      ;
; -6.467 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.502      ;
; -6.467 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.502      ;
; -6.450 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.982      ; 7.473      ;
; -6.411 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.998      ; 7.450      ;
; -6.343 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.371      ;
; -6.313 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.341      ;
; -6.310 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.988      ; 7.339      ;
; -6.305 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.339      ;
; -6.305 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.339      ;
; -6.305 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.339      ;
; -6.288 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.981      ; 7.310      ;
; -6.275 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.309      ;
; -6.275 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.309      ;
; -6.275 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.309      ;
; -6.272 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.307      ;
; -6.272 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.307      ;
; -6.272 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.307      ;
; -6.258 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.981      ; 7.280      ;
; -6.255 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.982      ; 7.278      ;
; -6.254 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.282      ;
; -6.249 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.997      ; 7.287      ;
; -6.225 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[4]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.261      ;
; -6.222 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.988      ; 7.251      ;
; -6.219 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.997      ; 7.257      ;
; -6.216 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.250      ;
; -6.216 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.250      ;
; -6.216 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.250      ;
; -6.216 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.998      ; 7.255      ;
; -6.206 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.988      ; 7.235      ;
; -6.199 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.981      ; 7.221      ;
; -6.184 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.219      ;
; -6.184 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.219      ;
; -6.184 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.219      ;
; -6.181 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.989      ; 7.211      ;
; -6.168 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.998      ; 7.207      ;
; -6.168 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.998      ; 7.207      ;
; -6.167 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.982      ; 7.190      ;
; -6.163 ; ep93xx_address[7]  ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.190      ;
; -6.160 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.997      ; 7.198      ;
; -6.155 ; ep93xx_address[7]  ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.996      ; 7.192      ;
; -6.141 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.002      ; 7.184      ;
; -6.128 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.998      ; 7.167      ;
; -6.063 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[4]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.098      ;
; -6.060 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.088      ;
; -6.057 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dio2_enable[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.092      ;
; -6.057 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dio2_enable[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.092      ;
; -6.057 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dio2_enable[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.092      ;
; -6.057 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dio2_enable[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.092      ;
; -6.051 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.084      ;
; -6.051 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.084      ;
; -6.051 ; ep93xx_address[4]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.992      ; 7.084      ;
; -6.048 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[8]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.999      ; 7.088      ;
; -6.044 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.072      ;
; -6.033 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[4]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.068      ;
; -6.030 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[4]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.066      ;
; -6.026 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[6]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.988      ; 7.055      ;
; -6.024 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.988      ; 7.053      ;
; -6.022 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.056      ;
; -6.022 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.056      ;
; -6.022 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.056      ;
; -6.019 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.988      ; 7.048      ;
; -6.014 ; ep93xx_address[21] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.042      ;
; -6.014 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.042      ;
; -6.011 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.988      ; 7.040      ;
; -6.006 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.997      ; 7.044      ;
; -6.006 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.997      ; 7.044      ;
; -6.005 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.981      ; 7.027      ;
; -6.001 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.985      ; 7.027      ;
; -5.993 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 7.029      ;
; -5.989 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.988      ; 7.018      ;
; -5.988 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.980      ; 7.009      ;
; -5.986 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.021      ;
; -5.986 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.021      ;
; -5.986 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.021      ;
; -5.986 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.989      ; 7.016      ;
; -5.980 ; ep93xx_address[17] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 7.008      ;
; -5.979 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.001      ; 7.021      ;
; -5.978 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 7.005      ;
; -5.976 ; ep93xx_address[21] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.010      ;
; -5.976 ; ep93xx_address[21] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.010      ;
; -5.976 ; ep93xx_address[21] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.993      ; 7.010      ;
; -5.976 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.997      ; 7.014      ;
; -5.976 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.997      ; 7.014      ;
; -5.974 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[4]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 7.009      ;
; -5.973 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.998      ; 7.012      ;
; -5.973 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.998      ; 7.012      ;
; -5.971 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.985      ; 6.997      ;
; -5.969 ; ep93xx_address[10] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.982      ; 6.992      ;
; -5.968 ; ep93xx_address[11] ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.986      ; 6.995      ;
; -5.966 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.997      ; 7.004      ;
; -5.963 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.995      ; 6.999      ;
; -5.961 ; ep93xx_address[4]  ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.984      ; 6.986      ;
; -5.960 ; ep93xx_address[11] ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.996      ; 6.997      ;
; -5.959 ; ep93xx_address[21] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.981      ; 6.981      ;
; -5.955 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.987      ; 6.983      ;
; -5.953 ; ep93xx_address[4]  ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.994      ; 6.988      ;
; -5.949 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.001      ; 6.991      ;
; -5.946 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 1.002      ; 6.989      ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -5.122 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 3.681      ;
; -4.867 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 3.426      ;
; -4.863 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 3.422      ;
; -4.791 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 3.350      ;
; -4.697 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 3.256      ;
; -4.661 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 3.220      ;
; -4.403 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 2.962      ;
; -3.875 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 2.434      ;
; -3.312 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.871      ;
; -3.312 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.871      ;
; -3.312 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.871      ;
; -3.312 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.871      ;
; -3.312 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.871      ;
; -3.312 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.871      ;
; -3.312 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.871      ;
; -3.312 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.482     ; 1.871      ;
; -3.181 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.483     ; 1.739      ;
; -2.677 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 3.716      ;
; -2.584 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 3.623      ;
; -2.439 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 3.478      ;
; -2.370 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 3.409      ;
; -2.261 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 3.300      ;
; -2.061 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 3.100      ;
; -1.893 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 2.932      ;
; -1.400 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.440      ;
; -1.364 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.404      ;
; -1.314 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.354      ;
; -1.278 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.318      ;
; -1.270 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.310      ;
; -1.233 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.273      ;
; -1.228 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.268      ;
; -1.192 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.232      ;
; -1.184 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.224      ;
; -1.147 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.187      ;
; -1.142 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.182      ;
; -1.106 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.146      ;
; -1.098 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.138      ;
; -1.093 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.133      ;
; -1.062 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.102      ;
; -1.061 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.101      ;
; -1.056 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.096      ;
; -1.020 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.060      ;
; -1.012 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.052      ;
; -1.007 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.047      ;
; -0.991 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 2.030      ;
; -0.976 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.016      ;
; -0.975 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.015      ;
; -0.970 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 2.010      ;
; -0.934 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.974      ;
; -0.928 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.968      ;
; -0.926 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.966      ;
; -0.921 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.961      ;
; -0.496 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.536      ;
; -0.495 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.535      ;
; -0.493 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.533      ;
; -0.456 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.496      ;
; -0.449 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.489      ;
; -0.447 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.487      ;
; -0.442 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.482      ;
; -0.025 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 1.065      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.619 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.481     ; 3.179      ;
; -4.489 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.481     ; 3.049      ;
; -4.347 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.481     ; 2.907      ;
; -4.228 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.481     ; 2.788      ;
; -4.207 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.481     ; 2.767      ;
; -4.175 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.481     ; 2.735      ;
; -4.035 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.481     ; 2.595      ;
; -4.004 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.481     ; 2.564      ;
; -3.318 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.480     ; 1.879      ;
; -3.318 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.480     ; 1.879      ;
; -3.318 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.480     ; 1.879      ;
; -3.318 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.480     ; 1.879      ;
; -3.318 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.480     ; 1.879      ;
; -3.318 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.480     ; 1.879      ;
; -3.318 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.480     ; 1.879      ;
; -3.318 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.480     ; 1.879      ;
; -2.669 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.481     ; 1.229      ;
; -2.436 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 3.475      ;
; -2.407 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 3.446      ;
; -2.382 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 3.421      ;
; -2.269 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 3.308      ;
; -2.136 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 3.175      ;
; -2.124 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 3.163      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 2.989      ;
; -1.401 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.441      ;
; -1.343 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.383      ;
; -1.315 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.355      ;
; -1.261 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.301      ;
; -1.257 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.297      ;
; -1.229 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.269      ;
; -1.229 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.269      ;
; -1.175 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.215      ;
; -1.171 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.211      ;
; -1.143 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.183      ;
; -1.143 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.183      ;
; -1.089 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.129      ;
; -1.089 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.129      ;
; -1.085 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.125      ;
; -1.058 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.098      ;
; -1.057 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.097      ;
; -1.057 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.097      ;
; -1.003 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.043      ;
; -1.003 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.043      ;
; -0.999 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.039      ;
; -0.972 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.012      ;
; -0.971 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.011      ;
; -0.971 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 2.011      ;
; -0.917 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.957      ;
; -0.917 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.957      ;
; -0.917 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.957      ;
; -0.913 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.953      ;
; -0.911 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 1.950      ;
; -0.494 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.534      ;
; -0.492 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.532      ;
; -0.491 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.531      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.435 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.475      ;
; -0.015 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 1.055      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.589 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 3.149      ;
; -4.565 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 3.125      ;
; -4.538 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 3.098      ;
; -4.452 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 3.012      ;
; -4.175 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 2.735      ;
; -4.040 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 2.600      ;
; -4.004 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 2.564      ;
; -3.832 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.481     ; 2.392      ;
; -3.721 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.467     ; 2.295      ;
; -3.721 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.467     ; 2.295      ;
; -3.721 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.467     ; 2.295      ;
; -3.721 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.467     ; 2.295      ;
; -3.721 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.467     ; 2.295      ;
; -3.721 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.467     ; 2.295      ;
; -3.721 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.467     ; 2.295      ;
; -3.721 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.467     ; 2.295      ;
; -3.401 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.485     ; 1.957      ;
; -2.448 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 3.487      ;
; -2.318 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 3.357      ;
; -2.312 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 3.351      ;
; -2.265 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 3.304      ;
; -2.239 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 3.278      ;
; -2.086 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 3.125      ;
; -1.796 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 2.835      ;
; -1.501 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.541      ;
; -1.451 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.491      ;
; -1.415 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.455      ;
; -1.415 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.455      ;
; -1.365 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.405      ;
; -1.329 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.369      ;
; -1.329 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.369      ;
; -1.285 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.325      ;
; -1.279 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.319      ;
; -1.243 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.283      ;
; -1.243 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.283      ;
; -1.231 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 2.270      ;
; -1.199 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.239      ;
; -1.193 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.233      ;
; -1.157 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.197      ;
; -1.138 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.178      ;
; -1.113 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.153      ;
; -1.053 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.093      ;
; -1.052 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.092      ;
; -1.027 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.067      ;
; -1.003 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.043      ;
; -1.003 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.043      ;
; -0.967 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.007      ;
; -0.967 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.007      ;
; -0.967 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.007      ;
; -0.966 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 2.006      ;
; -0.917 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.957      ;
; -0.917 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.957      ;
; -0.490 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.530      ;
; -0.487 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.527      ;
; -0.487 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.527      ;
; -0.486 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.526      ;
; -0.439 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.479      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.014 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 1.054      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -4.363 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.099     ; 3.305      ;
; -4.224 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.099     ; 3.166      ;
; -4.135 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.099     ; 3.077      ;
; -4.059 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.099     ; 3.001      ;
; -3.827 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.099     ; 2.769      ;
; -3.669 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.099     ; 2.611      ;
; -3.583 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.099     ; 2.525      ;
; -3.345 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.099     ; 2.287      ;
; -3.298 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.091     ; 2.248      ;
; -3.298 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.091     ; 2.248      ;
; -3.298 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.091     ; 2.248      ;
; -3.298 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.091     ; 2.248      ;
; -3.298 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.091     ; 2.248      ;
; -3.298 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.091     ; 2.248      ;
; -3.298 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.091     ; 2.248      ;
; -3.298 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.091     ; 2.248      ;
; -3.158 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.108     ; 2.091      ;
; -2.295 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 3.335      ;
; -2.229 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 3.269      ;
; -2.226 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 3.266      ;
; -2.199 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 3.239      ;
; -2.196 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 3.236      ;
; -2.109 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 3.149      ;
; -2.020 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 3.060      ;
; -1.610 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.650      ;
; -1.524 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.564      ;
; -1.438 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.478      ;
; -1.352 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.392      ;
; -1.346 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.386      ;
; -1.276 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.316      ;
; -1.266 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.306      ;
; -1.260 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.300      ;
; -1.255 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.295      ;
; -1.180 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.220      ;
; -1.175 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.215      ;
; -1.174 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.214      ;
; -1.169 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.209      ;
; -1.144 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.184      ;
; -1.089 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.129      ;
; -1.088 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.128      ;
; -1.083 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.123      ;
; -1.058 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.098      ;
; -1.003 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.043      ;
; -1.003 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.043      ;
; -1.002 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.042      ;
; -0.997 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.037      ;
; -0.972 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.012      ;
; -0.972 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 2.012      ;
; -0.917 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.957      ;
; -0.917 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.957      ;
; -0.916 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.956      ;
; -0.911 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.951      ;
; -0.703 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.743      ;
; -0.492 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.532      ;
; -0.492 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.532      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.438 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.478      ;
; -0.432 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.472      ;
; -0.019 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 1.059      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.805      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bd_oe_pad'                                                                                         ;
+--------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; -0.823 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; 0.500        ; 0.003      ; 1.366      ;
; -0.510 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.500        ; 0.000      ; 1.050      ;
; 0.235  ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.805      ;
; 0.235  ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.805      ;
+--------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'start_cycle_pad'                                                                                            ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; 0.235 ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 1.000        ; 0.000      ; 0.805      ;
; 1.030 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 1.000        ; 1.763      ; 1.773      ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                                        ;
+--------+--------------------------------------------------+------------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                              ; Launch Clock                                ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+------------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.588 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.783      ; 0.805      ;
; -3.580 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.775      ; 0.805      ;
; -3.580 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 3.775      ; 0.805      ;
; -1.647 ; start_cycle_negedge                              ; start_cycle_negedge_q                                ; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.734      ; 1.393      ;
; -0.229 ; start_cycle_posedge                              ; start_cycle_posedge_q                                ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 1.048      ;
; -0.168 ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[4]                 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.481      ; 1.619      ;
; 0.079  ; bd_oe_negedge                                    ; bd_oe_negedge_q                                      ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.968      ; 1.353      ;
; 0.113  ; ep93xx_address[1]                                ; epwbm_done32                                         ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 1.390      ;
; 0.113  ; ep93xx_address[1]                                ; epwbm_done                                           ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 1.390      ;
; 0.378  ; epwbm_we_o                                       ; epwbm_stb_o                                          ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 1.655      ;
; 0.499  ; ep93xx_end                                       ; ep93xx_end                                           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; epwbm_done32                                     ; epwbm_done32                                         ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; epwbm_done                                       ; epwbm_done                                           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; epwbm_stb_o                                      ; epwbm_stb_o                                          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_D            ; ts7300_usercore:usercore|PWM_enable_D                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_A            ; ts7300_usercore:usercore|PWM_enable_A                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_C            ; ts7300_usercore:usercore|PWM_enable_C                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_enable_B            ; ts7300_usercore:usercore|PWM_enable_B                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; ts7300_usercore:usercore|PWM_not_reset           ; ts7300_usercore:usercore|PWM_not_reset               ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.635  ; bd_oe_posedge                                    ; ep93xx_end                                           ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.968      ; 1.909      ;
; 0.753  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.059      ;
; 0.958  ; epwbm_dat_o[3]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.265      ;
; 1.046  ; epwbm_dat_o[10]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.353      ;
; 1.064  ; ts7300_usercore:usercore|dio2_enable[10]         ; ts7300_usercore:usercore|dummyreg[10]                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.370      ;
; 1.065  ; ts7300_usercore:usercore|DUTY_CYCLEA[14]         ; ts7300_usercore:usercore|dummyreg[14]                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.371      ;
; 1.100  ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[1]                 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.495      ; 2.901      ;
; 1.112  ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[2]                 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.493      ; 2.911      ;
; 1.118  ; epwbm_dat_o[4]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 1.423      ;
; 1.123  ; epwbm_dat_o[1]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[1]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.429      ;
; 1.130  ; epwbm_dat_o[9]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[9]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.437      ;
; 1.157  ; epwbm_dat_o[0]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[0]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.463      ;
; 1.167  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.473      ;
; 1.173  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; ep93xx_dat_latch[6]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.479      ;
; 1.175  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.481      ;
; 1.176  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.482      ;
; 1.176  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.177  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.178  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; ep93xx_dat_latch[4]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.484      ;
; 1.183  ; epwbm_we_o                                       ; ep93xx_address1_q                                    ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.971      ; 2.460      ;
; 1.211  ; epwbm_dat_o[8]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[8]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.518      ;
; 1.222  ; start_cycle_posedge_q                            ; epwbm_stb_o                                          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.528      ;
; 1.225  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.531      ;
; 1.225  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.531      ;
; 1.226  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.532      ;
; 1.258  ; ep93xx_end                                       ; start_cycle_posedge_q                                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.564      ;
; 1.259  ; ep93xx_end                                       ; bd_oe_negedge_q                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.565      ;
; 1.379  ; isa_add1_pad_q                                   ; ep93xx_address1_q                                    ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.685      ;
; 1.426  ; ep93xx_end                                       ; start_cycle_negedge_q                                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.732      ;
; 1.432  ; ep93xx_end                                       ; ep93xx_end_q                                         ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.738      ;
; 1.440  ; ep93xx_end                                       ; epwbm_done32                                         ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.746      ;
; 1.449  ; epwbm_dat_o[2]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.756      ;
; 1.452  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[13]  ; ep93xx_dat_latch[13]                                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.756      ;
; 1.459  ; epwbm_dat_o[15]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[15]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 1.746      ;
; 1.467  ; epwbm_dat_o[7]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.774      ;
; 1.468  ; epwbm_dat_o[14]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[14]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.001      ; 1.775      ;
; 1.476  ; ts7300_usercore:usercore|dio2_enable[11]         ; ts7300_usercore:usercore|dummyreg[11]                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.782      ;
; 1.490  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[1]   ; ep93xx_dat_latch[1]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.794      ;
; 1.494  ; ts7300_usercore:usercore|dummyreg[12]            ; ep93xx_dat_latch[12]                                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.027     ; 1.773      ;
; 1.499  ; ts7300_usercore:usercore|dummyreg[6]             ; ep93xx_dat_latch[6]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.036     ; 1.769      ;
; 1.514  ; ts7300_usercore:usercore|dummyreg[7]             ; ep93xx_dat_latch[7]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.036     ; 1.784      ;
; 1.541  ; ts7300_usercore:usercore|DUTY_CYCLEA[8]          ; ts7300_usercore:usercore|dummyreg[8]                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.847      ;
; 1.543  ; epwbm_dat_o[5]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 1.830      ;
; 1.564  ; ts7300_usercore:usercore|DUTY_CYCLED[1]          ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.873      ;
; 1.568  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]  ; ep93xx_dat_latch[10]                                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.872      ;
; 1.587  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]   ; ep93xx_dat_latch[7]                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.891      ;
; 1.601  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[15]  ; ep93xx_dat_latch[15]                                 ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.905      ;
; 1.612  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[9]   ; ts7300_usercore:usercore|dio2_enable[9]              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.958      ;
; 1.620  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; ts7300_usercore:usercore|DUTY_CYCLED[6]              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.961      ;
; 1.626  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; ts7300_usercore:usercore|dio2_enable[6]              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 1.968      ;
; 1.630  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; ts7300_usercore:usercore|DUTY_CYCLEA[4]              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.028      ; 1.964      ;
; 1.630  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]   ; ts7300_usercore:usercore|dio2_enable[2]              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.040      ; 1.976      ;
; 1.630  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]  ; ts7300_usercore:usercore|dio2_enable[10]             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.035      ; 1.971      ;
; 1.633  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; ts7300_usercore:usercore|dio2_enable[4]              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 1.975      ;
; 1.636  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; ts7300_usercore:usercore|DUTY_CYCLEB[4]              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.041      ; 1.983      ;
; 1.637  ; ts7300_usercore:usercore|DUTY_CYCLEA[7]          ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.934      ;
; 1.638  ; ts7300_usercore:usercore|DUTY_CYCLEB[7]          ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 1.932      ;
; 1.644  ; ts7300_usercore:usercore|DUTY_CYCLEB[1]          ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.012     ; 1.938      ;
; 1.645  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.951      ;
; 1.654  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.960      ;
; 1.655  ; epwbm_done                                       ; epwbm_done32                                         ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.961      ;
; 1.655  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[15]  ; ts7300_usercore:usercore|dio2_enable[15]             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.034      ; 1.996      ;
; 1.656  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.962      ;
; 1.656  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12]     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.962      ;
; 1.659  ; ts7300_usercore:usercore|DUTY_CYCLEC[5]          ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.021     ; 1.944      ;
+--------+--------------------------------------------------+------------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'start_cycle_pad'                                                                                              ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; -0.296 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 0.000        ; 1.763      ; 1.773      ;
; 0.499  ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 0.000        ; 0.000      ; 0.805      ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bd_oe_pad'                                                                                         ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; 0.499 ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.805      ;
; 1.244 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; -0.500       ; 0.000      ; 1.050      ;
; 1.557 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; -0.500       ; 0.003      ; 1.366      ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.753 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.059      ;
; 1.166 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.472      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.226 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.532      ;
; 1.437 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.743      ;
; 1.645 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.951      ;
; 1.650 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.956      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 1.957      ;
; 1.706 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.012      ;
; 1.731 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.037      ;
; 1.736 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.042      ;
; 1.737 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.043      ;
; 1.737 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.043      ;
; 1.792 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.098      ;
; 1.817 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.123      ;
; 1.822 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.128      ;
; 1.823 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.129      ;
; 1.878 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.184      ;
; 1.903 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.209      ;
; 1.908 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.214      ;
; 1.909 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.215      ;
; 1.914 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.220      ;
; 1.989 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.295      ;
; 1.994 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.300      ;
; 2.000 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.306      ;
; 2.010 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.316      ;
; 2.080 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.386      ;
; 2.086 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.392      ;
; 2.172 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.478      ;
; 2.258 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.564      ;
; 2.344 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 2.650      ;
; 2.754 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 3.060      ;
; 2.843 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 3.149      ;
; 2.893 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.108     ; 2.091      ;
; 2.930 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 3.236      ;
; 2.933 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 3.239      ;
; 2.960 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 3.266      ;
; 2.963 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 3.269      ;
; 3.029 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 3.335      ;
; 3.033 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.091     ; 2.248      ;
; 3.033 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.091     ; 2.248      ;
; 3.033 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.091     ; 2.248      ;
; 3.033 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.091     ; 2.248      ;
; 3.033 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.091     ; 2.248      ;
; 3.033 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.091     ; 2.248      ;
; 3.033 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.091     ; 2.248      ;
; 3.033 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.091     ; 2.248      ;
; 3.080 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.099     ; 2.287      ;
; 3.318 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.099     ; 2.525      ;
; 3.404 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.099     ; 2.611      ;
; 3.562 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.099     ; 2.769      ;
; 3.794 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.099     ; 3.001      ;
; 3.870 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.099     ; 3.077      ;
; 3.959 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.099     ; 3.166      ;
; 4.098 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.099     ; 3.305      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.759 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.065      ;
; 1.176 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.482      ;
; 1.181 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.487      ;
; 1.183 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.489      ;
; 1.190 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.496      ;
; 1.227 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.533      ;
; 1.229 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.535      ;
; 1.230 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.536      ;
; 1.655 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.961      ;
; 1.660 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.966      ;
; 1.662 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.968      ;
; 1.668 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 1.974      ;
; 1.704 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.010      ;
; 1.709 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.015      ;
; 1.710 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.016      ;
; 1.725 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 2.030      ;
; 1.741 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.047      ;
; 1.746 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.052      ;
; 1.754 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.060      ;
; 1.790 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.096      ;
; 1.795 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.101      ;
; 1.796 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.102      ;
; 1.827 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.133      ;
; 1.832 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.138      ;
; 1.840 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.146      ;
; 1.876 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.182      ;
; 1.881 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.187      ;
; 1.918 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.224      ;
; 1.926 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.232      ;
; 1.962 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.268      ;
; 1.967 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.273      ;
; 2.004 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.310      ;
; 2.012 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.318      ;
; 2.048 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.354      ;
; 2.098 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.404      ;
; 2.134 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 2.440      ;
; 2.627 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 2.932      ;
; 2.795 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 3.100      ;
; 2.916 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.483     ; 1.739      ;
; 2.995 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 3.300      ;
; 3.047 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.871      ;
; 3.047 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.871      ;
; 3.047 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.871      ;
; 3.047 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.871      ;
; 3.047 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.871      ;
; 3.047 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.871      ;
; 3.047 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.871      ;
; 3.047 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 1.871      ;
; 3.104 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 3.409      ;
; 3.173 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 3.478      ;
; 3.318 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 3.623      ;
; 3.411 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 3.716      ;
; 3.610 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 2.434      ;
; 4.138 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 2.962      ;
; 4.396 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 3.220      ;
; 4.432 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 3.256      ;
; 4.526 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 3.350      ;
; 4.598 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 3.422      ;
; 4.602 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 3.426      ;
; 4.857 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.482     ; 3.681      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.749 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.055      ;
; 1.169 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.475      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.225 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.531      ;
; 1.226 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.532      ;
; 1.228 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.534      ;
; 1.645 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 1.950      ;
; 1.647 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.953      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 1.957      ;
; 1.705 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.011      ;
; 1.705 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.011      ;
; 1.706 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.012      ;
; 1.733 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.039      ;
; 1.737 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.043      ;
; 1.737 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.043      ;
; 1.791 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.097      ;
; 1.791 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.097      ;
; 1.792 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.098      ;
; 1.819 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.125      ;
; 1.823 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.129      ;
; 1.823 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.129      ;
; 1.877 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.183      ;
; 1.877 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.183      ;
; 1.905 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.211      ;
; 1.909 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.215      ;
; 1.963 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.269      ;
; 1.963 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.269      ;
; 1.991 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.297      ;
; 1.995 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.301      ;
; 2.049 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.355      ;
; 2.077 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.383      ;
; 2.135 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 2.441      ;
; 2.404 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.481     ; 1.229      ;
; 2.684 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 2.989      ;
; 2.858 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 3.163      ;
; 2.870 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 3.175      ;
; 3.003 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 3.308      ;
; 3.053 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.480     ; 1.879      ;
; 3.053 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.480     ; 1.879      ;
; 3.053 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.480     ; 1.879      ;
; 3.053 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.480     ; 1.879      ;
; 3.053 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.480     ; 1.879      ;
; 3.053 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.480     ; 1.879      ;
; 3.053 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.480     ; 1.879      ;
; 3.053 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.480     ; 1.879      ;
; 3.116 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 3.421      ;
; 3.141 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 3.446      ;
; 3.170 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 3.475      ;
; 3.739 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.481     ; 2.564      ;
; 3.770 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.481     ; 2.595      ;
; 3.910 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.481     ; 2.735      ;
; 3.942 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.481     ; 2.767      ;
; 3.963 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.481     ; 2.788      ;
; 4.082 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.481     ; 2.907      ;
; 4.224 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.481     ; 3.049      ;
; 4.354 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.481     ; 3.179      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.499 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.805      ;
; 0.748 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.054      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.479      ;
; 1.220 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.527      ;
; 1.224 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.530      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.957      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 1.957      ;
; 1.700 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.006      ;
; 1.701 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.007      ;
; 1.701 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.007      ;
; 1.701 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.007      ;
; 1.737 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.043      ;
; 1.737 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.043      ;
; 1.761 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.067      ;
; 1.786 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.092      ;
; 1.787 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.093      ;
; 1.847 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.153      ;
; 1.872 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.178      ;
; 1.891 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.197      ;
; 1.927 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.233      ;
; 1.933 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.239      ;
; 1.965 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 2.270      ;
; 1.977 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.283      ;
; 1.977 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.283      ;
; 2.013 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.319      ;
; 2.019 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.325      ;
; 2.063 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.369      ;
; 2.063 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.369      ;
; 2.099 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.405      ;
; 2.149 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.455      ;
; 2.149 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.455      ;
; 2.185 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.491      ;
; 2.235 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 2.541      ;
; 2.530 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 2.835      ;
; 2.820 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 3.125      ;
; 2.973 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 3.278      ;
; 2.999 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 3.304      ;
; 3.046 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 3.351      ;
; 3.052 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 3.357      ;
; 3.136 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.485     ; 1.957      ;
; 3.182 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 3.487      ;
; 3.456 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.467     ; 2.295      ;
; 3.456 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.467     ; 2.295      ;
; 3.456 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.467     ; 2.295      ;
; 3.456 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.467     ; 2.295      ;
; 3.456 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.467     ; 2.295      ;
; 3.456 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.467     ; 2.295      ;
; 3.456 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.467     ; 2.295      ;
; 3.456 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.467     ; 2.295      ;
; 3.567 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 2.392      ;
; 3.739 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 2.564      ;
; 3.775 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 2.600      ;
; 3.910 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 2.735      ;
; 4.187 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 3.012      ;
; 4.273 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 3.098      ;
; 4.300 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 3.125      ;
; 4.324 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.481     ; 3.149      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.814 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -1.468     ; 2.387      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.736 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -1.483     ; 2.294      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.097 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -1.481     ; 1.657      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -3.007 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -1.091     ; 1.957      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'ep93xx_end_q'                                                                                      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; -1.453 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.500        ; 1.059      ; 3.052      ;
; -0.953 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 1.000        ; 1.059      ; 3.052      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'start_cycle_pad'                                                                               ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; 1.317 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.500        ; 2.822      ; 2.349      ;
; 1.817 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 1.000        ; 2.822      ; 2.349      ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'bd_oe_pad'                                                                           ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; 1.322 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 2.825      ; 2.347      ;
; 1.322 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 2.825      ; 2.347      ;
; 1.822 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 2.825      ; 2.347      ;
; 1.822 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 2.825      ; 2.347      ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 9.316  ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.026     ; 4.031      ;
; 10.217 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.018     ; 3.138      ;
; 10.217 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.018     ; 3.138      ;
; 10.217 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.018     ; 3.138      ;
; 10.982 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 2.390      ;
; 10.982 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 2.390      ;
; 10.982 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 2.390      ;
; 10.982 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 2.390      ;
; 10.982 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 2.390      ;
; 10.982 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 2.390      ;
; 10.982 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 2.390      ;
; 10.982 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 2.390      ;
; 10.999 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 2.387      ;
; 10.999 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 2.387      ;
; 10.999 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 2.387      ;
; 10.999 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 2.387      ;
; 10.999 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 2.387      ;
; 10.999 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 2.387      ;
; 10.999 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 2.387      ;
; 10.999 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 2.387      ;
; 11.424 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.008      ; 1.957      ;
; 11.424 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.008      ; 1.957      ;
; 11.424 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.008      ; 1.957      ;
; 11.424 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.008      ; 1.957      ;
; 11.424 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.008      ; 1.957      ;
; 11.424 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.008      ; 1.957      ;
; 11.424 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.008      ; 1.957      ;
; 11.424 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.008      ; 1.957      ;
; 11.716 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 1.657      ;
; 11.716 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 1.657      ;
; 11.716 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 1.657      ;
; 11.716 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 1.657      ;
; 11.716 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 1.657      ;
; 11.716 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 1.657      ;
; 11.716 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 1.657      ;
; 11.716 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 1.657      ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'bd_oe_pad'                                                                             ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; -1.088 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 2.825      ; 2.347      ;
; -1.088 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 2.825      ; 2.347      ;
; -0.588 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 2.825      ; 2.347      ;
; -0.588 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 2.825      ; 2.347      ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'start_cycle_pad'                                                                                 ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; -1.083 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.000        ; 2.822      ; 2.349      ;
; -0.583 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; -0.500       ; 2.822      ; 2.349      ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 1.351 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.657      ;
; 1.351 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.657      ;
; 1.351 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.657      ;
; 1.351 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.657      ;
; 1.351 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.657      ;
; 1.351 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.657      ;
; 1.351 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.657      ;
; 1.351 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.657      ;
; 1.643 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.008      ; 1.957      ;
; 1.643 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.008      ; 1.957      ;
; 1.643 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.008      ; 1.957      ;
; 1.643 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.008      ; 1.957      ;
; 1.643 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.008      ; 1.957      ;
; 1.643 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.008      ; 1.957      ;
; 1.643 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.008      ; 1.957      ;
; 1.643 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.008      ; 1.957      ;
; 2.068 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 2.387      ;
; 2.068 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 2.387      ;
; 2.068 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 2.387      ;
; 2.068 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 2.387      ;
; 2.068 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 2.387      ;
; 2.068 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 2.387      ;
; 2.068 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 2.387      ;
; 2.068 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 2.387      ;
; 2.085 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.390      ;
; 2.085 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.390      ;
; 2.085 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.390      ;
; 2.085 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.390      ;
; 2.085 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.390      ;
; 2.085 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.390      ;
; 2.085 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.390      ;
; 2.085 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.390      ;
; 2.850 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 3.138      ;
; 2.850 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 3.138      ;
; 2.850 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.018     ; 3.138      ;
; 3.751 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.026     ; 4.031      ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ep93xx_end_q'                                                                                      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; 1.687 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.000        ; 1.059      ; 3.052      ;
; 2.187 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; -0.500       ; 1.059      ; 3.052      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.742 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -1.091     ; 1.957      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 2.832 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -1.481     ; 1.657      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.471 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -1.483     ; 2.294      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 3.549 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -1.468     ; 2.387      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'start_cycle_pad'                                                                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; start_cycle_pad ; Rise       ; start_cycle_pad         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_pad|combout ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bd_oe_pad'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; bd_oe_pad ; Rise       ; bd_oe_pad                  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ep93xx_end_q'                                                                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; bd_oe_negedge_q                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_address1_q                        ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[0]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[10]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[11]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[12]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[13]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[14]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[15]                     ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[1]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[2]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[3]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[4]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[5]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[6]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[7]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[8]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[9]                      ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end                               ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end_q                             ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[0]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[10]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[11]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[12]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[13]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[14]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[15]                          ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[1]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[2]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[3]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[4]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[5]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[6]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[7]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[8]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[9]                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done                               ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done32                             ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_stb_o                              ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; isa_add1_pad_q                           ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_negedge_q                    ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_posedge_q                    ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[3]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[4]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[5]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[6]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[7]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[8]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[9]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[3]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[4]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[5]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[6]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[7]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[8]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[9]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[3]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[4]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[5]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[6]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[7]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[8]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[9]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[0]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[10] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[11] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[12] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[13] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[14] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[15] ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[1]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[2]  ;
; 5.424 ; 6.666        ; 1.242          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[3]  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25mhz_pad'                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 37.059 ; 40.000       ; 2.941          ; Port Rate        ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad                            ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.967  ; 0.967  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.128  ; 0.128  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.205  ; 0.205  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.068  ; 0.068  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.132  ; 0.132  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.632  ; 0.632  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.763  ; 0.763  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.967  ; 0.967  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.257  ; 0.257  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; 7.003  ; 7.003  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 6.193  ; 6.193  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 7.003  ; 7.003  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 6.316  ; 6.316  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 5.579  ; 5.579  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; 4.898  ; 4.898  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 6.546  ; 6.546  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 5.614  ; 5.614  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 5.917  ; 5.917  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 6.109  ; 6.109  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 6.546  ; 6.546  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 6.446  ; 6.446  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 6.578  ; 6.578  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 5.977  ; 5.977  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 5.853  ; 5.853  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 6.195  ; 6.195  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 6.537  ; 6.537  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 5.827  ; 5.827  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 6.089  ; 6.089  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 6.578  ; 6.578  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 6.424  ; 6.424  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.663  ; 0.663  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.645  ; 0.645  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 0.663  ; 0.663  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.168  ; 0.168  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.160  ; 0.160  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; -0.211 ; -0.211 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; -0.227 ; -0.227 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; -0.609 ; -0.609 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; -0.488 ; -0.488 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 5.834  ; 5.834  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 5.744  ; 5.744  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 5.715  ; 5.715  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 5.834  ; 5.834  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 5.233  ; 5.233  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 6.717  ; 6.717  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; 5.147  ; 5.147  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 6.299  ; 6.299  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 4.925  ; 4.925  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.714  ; 0.714  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; 4.748  ; 4.748  ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; 4.925  ; 4.925  ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; 4.764  ; 4.764  ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 2.702  ; 2.702  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 1.870  ; 1.870  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 1.031  ; 1.031  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 2.097  ; 2.097  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 1.103  ; 1.103  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 1.601  ; 1.601  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 1.733  ; 1.733  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 2.702  ; 2.702  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 1.232  ; 1.232  ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 2.019  ; 2.019  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 1.310  ; 1.310  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 1.294  ; 1.294  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 1.079  ; 1.079  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 2.019  ; 2.019  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 0.756  ; 0.756  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 1.590  ; 1.590  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 1.068  ; 1.068  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; 6.274  ; 6.274  ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; 4.695  ; 4.695  ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; 5.519  ; 5.519  ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; 5.532  ; 5.532  ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; 5.560  ; 5.560  ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.198  ; 0.198  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.138  ; 0.138  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.061  ; 0.061  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.198  ; 0.198  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.134  ; 0.134  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; -0.366 ; -0.366 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; -0.497 ; -0.497 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; -0.701 ; -0.701 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.009  ; 0.009  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; -4.632 ; -4.632 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; -5.927 ; -5.927 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; -6.737 ; -6.737 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; -6.050 ; -6.050 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; -5.313 ; -5.313 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; -4.632 ; -4.632 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; -5.348 ; -5.348 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; -5.348 ; -5.348 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; -5.651 ; -5.651 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; -5.843 ; -5.843 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; -6.280 ; -6.280 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; -6.180 ; -6.180 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; -5.561 ; -5.561 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; -5.711 ; -5.711 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; -5.587 ; -5.587 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; -5.929 ; -5.929 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; -6.271 ; -6.271 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; -5.561 ; -5.561 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; -5.823 ; -5.823 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; -6.312 ; -6.312 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; -6.158 ; -6.158 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.875  ; 0.875  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; -0.379 ; -0.379 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; -0.397 ; -0.397 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.098  ; 0.098  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.106  ; 0.106  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.477  ; 0.477  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; 0.493  ; 0.493  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; 0.875  ; 0.875  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.754  ; 0.754  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; -4.967 ; -4.967 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; -5.478 ; -5.478 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; -5.449 ; -5.449 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; -5.568 ; -5.568 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; -4.967 ; -4.967 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; -6.451 ; -6.451 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; -4.881 ; -4.881 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; -6.033 ; -6.033 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; -0.448 ; -0.448 ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; -0.448 ; -0.448 ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; -4.482 ; -4.482 ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; -4.659 ; -4.659 ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; -4.498 ; -4.498 ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; -0.765 ; -0.765 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; -1.604 ; -1.604 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; -0.765 ; -0.765 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; -1.831 ; -1.831 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; -0.837 ; -0.837 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; -1.335 ; -1.335 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; -1.467 ; -1.467 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; -2.436 ; -2.436 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; -0.966 ; -0.966 ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; -0.490 ; -0.490 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; -1.044 ; -1.044 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; -1.028 ; -1.028 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; -0.813 ; -0.813 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; -1.753 ; -1.753 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; -0.490 ; -0.490 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; -1.324 ; -1.324 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; -0.802 ; -0.802 ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; -6.008 ; -6.008 ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; -4.429 ; -4.429 ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; -5.253 ; -5.253 ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; -5.266 ; -5.266 ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; -5.294 ; -5.294 ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 11.107 ; 11.107 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 10.765 ; 10.765 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 10.041 ; 10.041 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 11.101 ; 11.101 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 11.072 ; 11.072 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 11.107 ; 11.107 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 11.082 ; 11.082 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 10.548 ; 10.548 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 11.063 ; 11.063 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 9.047  ; 9.047  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 8.560  ; 8.560  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 8.816  ; 8.816  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 8.816  ; 8.816  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 9.047  ; 9.047  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 8.990  ; 8.990  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 7.016  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 10.285 ; 10.285 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 9.508  ; 9.508  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 9.866  ; 9.866  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 9.391  ; 9.391  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 10.285 ; 10.285 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 10.279 ; 10.279 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 8.434  ; 8.434  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 8.789  ; 8.789  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 9.154  ; 9.154  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 9.502  ; 9.502  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 9.545  ; 9.545  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 9.538  ; 9.538  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 10.253 ; 10.253 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 10.279 ; 10.279 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 10.634 ; 10.634 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 10.402 ; 10.402 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 10.634 ; 10.634 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 9.814  ; 9.814  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 10.043 ; 10.043 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 9.572  ; 9.572  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 9.611  ; 9.611  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 9.962  ; 9.962  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 9.553  ; 9.553  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 9.119  ; 9.119  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 8.810  ; 8.810  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 9.119  ; 9.119  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 8.904  ; 8.904  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 8.580  ; 8.580  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 9.498  ; 9.498  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 11.361 ; 11.361 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 9.327  ; 9.327  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 9.327  ; 9.327  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 8.981  ; 8.981  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 8.831  ; 8.831  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 9.178  ; 9.178  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 9.005  ; 9.005  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 8.526  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 9.198  ; 9.198  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;        ; 7.016  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;        ; 8.526  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.104  ; 8.104  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.104  ; 8.104  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 7.339  ; 7.339  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 7.339  ; 7.339  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 8.057  ; 8.057  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 8.057  ; 8.057  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 8.377  ; 8.377  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[4]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 8.377  ; 8.377  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 10.041 ; 10.041 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 10.765 ; 10.765 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 10.041 ; 10.041 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 11.101 ; 11.101 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 11.072 ; 11.072 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 11.107 ; 11.107 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 11.082 ; 11.082 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 10.548 ; 10.548 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 11.063 ; 11.063 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 8.560  ; 8.560  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 8.560  ; 8.560  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 8.816  ; 8.816  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 8.816  ; 8.816  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 9.047  ; 9.047  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 8.990  ; 8.990  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 7.016  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 9.391  ; 9.391  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 9.508  ; 9.508  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 9.866  ; 9.866  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 9.391  ; 9.391  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 10.285 ; 10.285 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 8.434  ; 8.434  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 8.434  ; 8.434  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 8.789  ; 8.789  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 9.154  ; 9.154  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 9.502  ; 9.502  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 9.545  ; 9.545  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 9.538  ; 9.538  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 10.253 ; 10.253 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 10.279 ; 10.279 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 9.553  ; 9.553  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 10.402 ; 10.402 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 10.634 ; 10.634 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 9.814  ; 9.814  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 10.043 ; 10.043 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 9.572  ; 9.572  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 9.611  ; 9.611  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 9.962  ; 9.962  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 9.553  ; 9.553  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 8.580  ; 8.580  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 8.810  ; 8.810  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 9.119  ; 9.119  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 8.904  ; 8.904  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 8.580  ; 8.580  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 9.498  ; 9.498  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 11.361 ; 11.361 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 8.831  ; 8.831  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 9.327  ; 9.327  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 8.981  ; 8.981  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 8.831  ; 8.831  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 9.178  ; 9.178  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 9.005  ; 9.005  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 8.526  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 9.198  ; 9.198  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;        ; 7.016  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;        ; 8.526  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.104  ; 8.104  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.104  ; 8.104  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 7.339  ; 7.339  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 7.339  ; 7.339  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 8.057  ; 8.057  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 8.057  ; 8.057  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 8.377  ; 8.377  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[4]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 8.377  ; 8.377  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 7.103  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.485  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.544  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.485  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.470  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.123  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.123  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.113  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.103  ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.485  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.175  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.485  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.546  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.544  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.645  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.924  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.536  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.630  ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 7.103  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.485  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.544  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.485  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.470  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.123  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.123  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.113  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.103  ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.485  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.175  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.485  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.546  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.544  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.645  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.924  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.536  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.630  ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 8.585  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 8.585  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 9.245  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 9.187  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 8.980  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 9.529  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 9.529  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 10.293 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 10.263 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 11.072 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 9.478  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 9.521  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 9.487  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 10.336 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.903  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.566  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.999  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.478  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 10.354 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 8.568  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 8.841  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 9.166  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 9.186  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 8.568  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 9.252  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 8.974  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 8.974  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 9.569  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 8.309  ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 9.089  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 9.471  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 10.530 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 9.471  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 9.456  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 9.109  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 9.109  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 9.099  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 9.089  ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 9.471  ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 10.161 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 9.471  ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 10.532 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 10.530 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 11.631 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 10.910 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 10.522 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 11.616 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 7.103  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.485  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.544  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.485  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.470  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.123  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.123  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.113  ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.103  ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.485  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.175  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.485  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.546  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.544  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.645  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.924  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.536  ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.630  ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 7.103  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.485  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.544  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.485  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.470  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.123  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.123  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.113  ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.103  ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.485  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.175  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.485  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.546  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.544  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.645  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.924  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.536  ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.630  ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 8.585  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 8.585  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 9.245  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 9.187  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 8.980  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 9.529  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 9.529  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 10.293 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 10.263 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 11.072 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 9.478  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 9.521  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 9.487  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 10.336 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.903  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.566  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.999  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.478  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 10.354 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 8.568  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 8.841  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 9.166  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 9.186  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 8.568  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 9.252  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 8.974  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 8.974  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 9.569  ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 8.309  ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 8.780  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 9.162  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 10.221 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 9.162  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 9.147  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 8.800  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 8.800  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 8.790  ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 8.780  ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 9.162  ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 9.852  ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 9.162  ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 10.223 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 10.221 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 11.322 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 10.601 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 10.213 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 11.307 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 7.103     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.485     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.544     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.485     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.470     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.123     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.123     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.113     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.103     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.485     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.175     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.485     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.546     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.544     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.645     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.924     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.536     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.630     ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 7.103     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.485     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.544     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.485     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.470     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.123     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.123     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.113     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.103     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.485     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.175     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.485     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.546     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.544     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.645     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.924     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.536     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.630     ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 8.585     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 8.585     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 9.245     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 9.187     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 8.980     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 9.529     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 9.529     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 10.293    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 10.263    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 11.072    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 9.478     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 9.521     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 9.487     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 10.336    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.903     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.566     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.999     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.478     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 10.354    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 8.568     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 8.841     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 9.166     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 9.186     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 8.568     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 9.252     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 8.974     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 8.974     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 9.569     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 8.309     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 9.089     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 9.471     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 10.530    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 9.471     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 9.456     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 9.109     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 9.109     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 9.099     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 9.089     ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 9.471     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 10.161    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 9.471     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 10.532    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 10.530    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 11.631    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 10.910    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 10.522    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 11.616    ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 7.103     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.485     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.544     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.485     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.470     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.123     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.123     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.113     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.103     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.485     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.175     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.485     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.546     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.544     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.645     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.924     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.536     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.630     ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 7.103     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 7.485     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 8.544     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 7.485     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 7.470     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 7.123     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 7.123     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 7.113     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 7.103     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 7.485     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 8.175     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 7.485     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 8.546     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 8.544     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 9.645     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 8.924     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 8.536     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 9.630     ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 8.585     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 8.585     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 9.245     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 9.187     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 8.980     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 9.529     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 9.529     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 10.293    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 10.263    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 11.072    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 9.478     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 9.521     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 9.487     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 10.336    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 9.903     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 9.566     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 9.999     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 9.478     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 10.354    ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 8.568     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 8.841     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 9.166     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 9.186     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 8.568     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 9.252     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 8.974     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 8.974     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 9.569     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 8.309     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 8.780     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 9.162     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 10.221    ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 9.162     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 9.147     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 8.800     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 8.800     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 8.790     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 8.780     ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 9.162     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 9.852     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 9.162     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 10.223    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 10.221    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 11.322    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 10.601    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 10.213    ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 11.307    ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+----------------------------------------------------------------------+
; Fast Model Setup Summary                                             ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -2.043 ; -14.931       ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -1.948 ; -14.844       ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -1.935 ; -15.831       ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -1.820 ; -14.540       ;
; clkgencore|altpll_component|pll|clk[1]      ; -1.819 ; -253.712      ;
; bd_oe_pad                                   ; 0.053  ; 0.000         ;
; start_cycle_pad                             ; 0.665  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Hold Summary                                              ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clkgencore|altpll_component|pll|clk[1]      ; -1.950 ; -10.775       ;
; start_cycle_pad                             ; -0.530 ; -0.530        ;
; bd_oe_pad                                   ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.215  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.215  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Recovery Summary                                          ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -1.814 ; -1.814        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -1.779 ; -1.779        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -1.599 ; -1.599        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -1.552 ; -1.552        ;
; ep93xx_end_q                                ; -0.336 ; -0.336        ;
; bd_oe_pad                                   ; 1.207  ; 0.000         ;
; start_cycle_pad                             ; 1.207  ; 0.000         ;
; clkgencore|altpll_component|pll|clk[1]      ; 11.756 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Removal Summary                                           ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; bd_oe_pad                                   ; -0.827 ; -1.654        ;
; start_cycle_pad                             ; -0.827 ; -0.827        ;
; clkgencore|altpll_component|pll|clk[1]      ; 0.589  ; 0.000         ;
; ep93xx_end_q                                ; 0.716  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.433  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.480  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.660  ; 0.000         ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.695  ; 0.000         ;
+---------------------------------------------+--------+---------------+


+----------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                               ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; start_cycle_pad                             ; -1.380 ; -26.380       ;
; bd_oe_pad                                   ; -1.380 ; -3.380        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -0.500 ; -9.000        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -0.500 ; -9.000        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -0.500 ; -9.000        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -0.500 ; -9.000        ;
; ep93xx_end_q                                ; -0.500 ; -1.000        ;
; clkgencore|altpll_component|pll|clk[1]      ; 5.666  ; 0.000         ;
; clk_25mhz_pad                               ; 20.000 ; 0.000         ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.043 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 1.184      ;
; -2.028 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 1.169      ;
; -2.000 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 1.141      ;
; -1.983 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 1.124      ;
; -1.961 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 1.102      ;
; -1.939 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 1.080      ;
; -1.834 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.975      ;
; -1.688 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.829      ;
; -1.611 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.752      ;
; -1.611 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.752      ;
; -1.611 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.752      ;
; -1.611 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.752      ;
; -1.611 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.752      ;
; -1.611 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.752      ;
; -1.611 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.752      ;
; -1.611 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.892     ; 0.752      ;
; -1.458 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.893     ; 0.598      ;
; -0.236 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 1.267      ;
; -0.174 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 1.205      ;
; -0.131 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 1.162      ;
; -0.121 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 1.152      ;
; -0.048 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 1.079      ;
; -0.011 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 1.042      ;
; 0.058  ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 0.973      ;
; 0.193  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.839      ;
; 0.200  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.832      ;
; 0.228  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.804      ;
; 0.235  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.797      ;
; 0.240  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.792      ;
; 0.261  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.771      ;
; 0.263  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.769      ;
; 0.270  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.762      ;
; 0.275  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.757      ;
; 0.296  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.736      ;
; 0.298  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.734      ;
; 0.305  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.727      ;
; 0.310  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.722      ;
; 0.310  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.722      ;
; 0.314  ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; -0.001     ; 0.717      ;
; 0.331  ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.701      ;
; 0.331  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.701      ;
; 0.333  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.699      ;
; 0.340  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.692      ;
; 0.345  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.687      ;
; 0.345  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.687      ;
; 0.366  ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.666      ;
; 0.366  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.666      ;
; 0.368  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.664      ;
; 0.375  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.657      ;
; 0.377  ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.655      ;
; 0.380  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.652      ;
; 0.380  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.652      ;
; 0.506  ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.526      ;
; 0.506  ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.526      ;
; 0.508  ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.524      ;
; 0.510  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.522      ;
; 0.515  ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.517      ;
; 0.518  ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.514      ;
; 0.518  ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.514      ;
; 0.632  ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.400      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.948 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.891     ; 1.090      ;
; -1.896 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.891     ; 1.038      ;
; -1.821 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.891     ; 0.963      ;
; -1.771 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.891     ; 0.913      ;
; -1.755 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.891     ; 0.897      ;
; -1.751 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.891     ; 0.893      ;
; -1.701 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.891     ; 0.843      ;
; -1.682 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.891     ; 0.824      ;
; -1.612 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 0.755      ;
; -1.612 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 0.755      ;
; -1.612 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 0.755      ;
; -1.612 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 0.755      ;
; -1.612 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 0.755      ;
; -1.612 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 0.755      ;
; -1.612 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 0.755      ;
; -1.612 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.890     ; 0.755      ;
; -1.301 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.891     ; 0.443      ;
; -0.134 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 1.165      ;
; -0.110 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 1.141      ;
; -0.079 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 1.110      ;
; -0.012 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 1.043      ;
; -0.001 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 1.032      ;
; 0.036  ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 0.995      ;
; 0.069  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 0.962      ;
; 0.194  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.838      ;
; 0.209  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.823      ;
; 0.229  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.803      ;
; 0.244  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.788      ;
; 0.244  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.788      ;
; 0.264  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.768      ;
; 0.264  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.768      ;
; 0.279  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.753      ;
; 0.279  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.753      ;
; 0.299  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.733      ;
; 0.299  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.733      ;
; 0.314  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.718      ;
; 0.314  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.718      ;
; 0.314  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.718      ;
; 0.333  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.699      ;
; 0.334  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.698      ;
; 0.334  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.698      ;
; 0.349  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.683      ;
; 0.349  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.683      ;
; 0.349  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.683      ;
; 0.368  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.664      ;
; 0.369  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.663      ;
; 0.369  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.663      ;
; 0.378  ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; -0.001     ; 0.653      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.508  ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.524      ;
; 0.509  ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.523      ;
; 0.509  ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.523      ;
; 0.519  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.513      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.639  ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.393      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.935 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.892     ; 1.076      ;
; -1.915 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.892     ; 1.056      ;
; -1.911 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.892     ; 1.052      ;
; -1.880 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.892     ; 1.021      ;
; -1.751 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.892     ; 0.892      ;
; -1.737 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.878     ; 0.892      ;
; -1.737 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.878     ; 0.892      ;
; -1.737 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.878     ; 0.892      ;
; -1.737 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.878     ; 0.892      ;
; -1.737 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.878     ; 0.892      ;
; -1.737 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.878     ; 0.892      ;
; -1.737 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.878     ; 0.892      ;
; -1.737 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.878     ; 0.892      ;
; -1.703 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.892     ; 0.844      ;
; -1.681 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.892     ; 0.822      ;
; -1.632 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.892     ; 0.773      ;
; -1.529 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.895     ; 0.667      ;
; -0.142 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 1.173      ;
; -0.097 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 1.128      ;
; -0.065 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 1.096      ;
; -0.037 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 1.068      ;
; -0.021 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 1.052      ;
; -0.008 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 1.039      ;
; 0.132  ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 0.899      ;
; 0.137  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.895      ;
; 0.149  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.883      ;
; 0.172  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.860      ;
; 0.172  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.860      ;
; 0.184  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.848      ;
; 0.207  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.825      ;
; 0.207  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.825      ;
; 0.219  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.813      ;
; 0.224  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.808      ;
; 0.242  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.790      ;
; 0.242  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.790      ;
; 0.254  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.778      ;
; 0.259  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.773      ;
; 0.277  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.755      ;
; 0.292  ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; -0.001     ; 0.739      ;
; 0.294  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.738      ;
; 0.301  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.731      ;
; 0.329  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.703      ;
; 0.336  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.696      ;
; 0.336  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.696      ;
; 0.348  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.684      ;
; 0.349  ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.683      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.661      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.661      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.661      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.661      ;
; 0.383  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.649      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.511  ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.521      ;
; 0.511  ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.521      ;
; 0.511  ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.521      ;
; 0.511  ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.521      ;
; 0.518  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.514      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.640  ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.392      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.820 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.768     ; 1.085      ;
; -1.770 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.768     ; 1.035      ;
; -1.768 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.768     ; 1.033      ;
; -1.704 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.768     ; 0.969      ;
; -1.651 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.768     ; 0.916      ;
; -1.590 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.760     ; 0.863      ;
; -1.590 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.760     ; 0.863      ;
; -1.590 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.760     ; 0.863      ;
; -1.590 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.760     ; 0.863      ;
; -1.590 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.760     ; 0.863      ;
; -1.590 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.760     ; 0.863      ;
; -1.590 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.760     ; 0.863      ;
; -1.590 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.760     ; 0.863      ;
; -1.586 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.768     ; 0.851      ;
; -1.551 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.768     ; 0.816      ;
; -1.483 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.768     ; 0.748      ;
; -1.481 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.777     ; 0.737      ;
; -0.072 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 1.103      ;
; -0.048 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 1.079      ;
; -0.029 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 1.060      ;
; -0.025 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 1.056      ;
; 0.008  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 1.023      ;
; 0.014  ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 1.017      ;
; 0.045  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 0.986      ;
; 0.123  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.909      ;
; 0.158  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.874      ;
; 0.193  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.839      ;
; 0.210  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.822      ;
; 0.228  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.804      ;
; 0.245  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.787      ;
; 0.247  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.785      ;
; 0.263  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.769      ;
; 0.271  ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; -0.001     ; 0.760      ;
; 0.279  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.753      ;
; 0.280  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.752      ;
; 0.282  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.750      ;
; 0.298  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.734      ;
; 0.299  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.733      ;
; 0.314  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.718      ;
; 0.315  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.717      ;
; 0.317  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.715      ;
; 0.334  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.698      ;
; 0.349  ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.683      ;
; 0.349  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.683      ;
; 0.350  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.682      ;
; 0.352  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.680      ;
; 0.368  ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.664      ;
; 0.369  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.663      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.384  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.648      ;
; 0.385  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.647      ;
; 0.387  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.645      ;
; 0.438  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.594      ;
; 0.508  ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.524      ;
; 0.509  ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.523      ;
; 0.520  ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.512      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.522  ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.510      ;
; 0.525  ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.507      ;
; 0.637  ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.395      ;
; 0.665  ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                 ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node                                  ; Launch Clock    ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+
; -1.819 ; ep93xx_address[7]  ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.567      ; 2.419      ;
; -1.805 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.565      ; 2.403      ;
; -1.803 ; ep93xx_address[7]  ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.579      ; 2.415      ;
; -1.789 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.392      ;
; -1.789 ; ep93xx_address[11] ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.567      ; 2.389      ;
; -1.775 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.565      ; 2.373      ;
; -1.773 ; ep93xx_address[11] ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.579      ; 2.385      ;
; -1.767 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.565      ; 2.365      ;
; -1.759 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.362      ;
; -1.757 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dio2_enable[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.366      ;
; -1.757 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dio2_enable[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.366      ;
; -1.757 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dio2_enable[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.366      ;
; -1.757 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dio2_enable[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.366      ;
; -1.754 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.565      ; 2.352      ;
; -1.753 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.349      ;
; -1.751 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.577      ; 2.361      ;
; -1.748 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.357      ;
; -1.747 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.356      ;
; -1.747 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.356      ;
; -1.746 ; ep93xx_address[4]  ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.343      ;
; -1.740 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.336      ;
; -1.738 ; ep93xx_address[14] ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.577      ; 2.348      ;
; -1.737 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.568      ; 2.338      ;
; -1.736 ; ep93xx_address[9]  ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.565      ; 2.334      ;
; -1.730 ; ep93xx_address[4]  ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.339      ;
; -1.727 ; ep93xx_address[7]  ; ts7300_usercore:usercore|DUTY_CYCLEA[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.323      ;
; -1.727 ; ep93xx_address[7]  ; ts7300_usercore:usercore|DUTY_CYCLEA[4]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.323      ;
; -1.727 ; ep93xx_address[11] ; ts7300_usercore:usercore|dio2_enable[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.336      ;
; -1.727 ; ep93xx_address[11] ; ts7300_usercore:usercore|dio2_enable[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.336      ;
; -1.727 ; ep93xx_address[11] ; ts7300_usercore:usercore|dio2_enable[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.336      ;
; -1.727 ; ep93xx_address[11] ; ts7300_usercore:usercore|dio2_enable[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.336      ;
; -1.725 ; ep93xx_address[7]  ; ts7300_usercore:usercore|DUTY_CYCLED[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.584      ; 2.342      ;
; -1.725 ; ep93xx_address[7]  ; ts7300_usercore:usercore|DUTY_CYCLED[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.584      ; 2.342      ;
; -1.725 ; ep93xx_address[7]  ; ts7300_usercore:usercore|DUTY_CYCLED[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.584      ; 2.342      ;
; -1.724 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.568      ; 2.325      ;
; -1.722 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.318      ;
; -1.720 ; ep93xx_address[9]  ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.577      ; 2.330      ;
; -1.719 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.579      ; 2.331      ;
; -1.718 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.327      ;
; -1.717 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.326      ;
; -1.717 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.326      ;
; -1.716 ; ep93xx_address[7]  ; ts7300_usercore:usercore|DUTY_CYCLED[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.323      ;
; -1.706 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.568      ; 2.307      ;
; -1.705 ; ep93xx_address[15] ; ts7300_usercore:usercore|dio2_enable[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.312      ;
; -1.705 ; ep93xx_address[15] ; ts7300_usercore:usercore|dio2_enable[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.312      ;
; -1.705 ; ep93xx_address[15] ; ts7300_usercore:usercore|dio2_enable[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.312      ;
; -1.705 ; ep93xx_address[15] ; ts7300_usercore:usercore|dio2_enable[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.312      ;
; -1.701 ; ep93xx_address[13] ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.565      ; 2.299      ;
; -1.698 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.301      ;
; -1.697 ; ep93xx_address[11] ; ts7300_usercore:usercore|DUTY_CYCLEA[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.293      ;
; -1.697 ; ep93xx_address[11] ; ts7300_usercore:usercore|DUTY_CYCLEA[4]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.293      ;
; -1.696 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.303      ;
; -1.695 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.302      ;
; -1.695 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.302      ;
; -1.695 ; ep93xx_address[11] ; ts7300_usercore:usercore|DUTY_CYCLED[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.584      ; 2.312      ;
; -1.695 ; ep93xx_address[11] ; ts7300_usercore:usercore|DUTY_CYCLED[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.584      ; 2.312      ;
; -1.695 ; ep93xx_address[11] ; ts7300_usercore:usercore|DUTY_CYCLED[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.584      ; 2.312      ;
; -1.693 ; ep93xx_address[6]  ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.567      ; 2.293      ;
; -1.692 ; ep93xx_address[14] ; ts7300_usercore:usercore|dio2_enable[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.299      ;
; -1.692 ; ep93xx_address[14] ; ts7300_usercore:usercore|dio2_enable[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.299      ;
; -1.692 ; ep93xx_address[14] ; ts7300_usercore:usercore|dio2_enable[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.299      ;
; -1.692 ; ep93xx_address[14] ; ts7300_usercore:usercore|dio2_enable[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.299      ;
; -1.689 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[3]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.579      ; 2.301      ;
; -1.689 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[5]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.579      ; 2.301      ;
; -1.689 ; ep93xx_address[5]  ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.564      ; 2.286      ;
; -1.689 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.579      ; 2.301      ;
; -1.687 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[10]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.571      ; 2.291      ;
; -1.687 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.563      ; 2.283      ;
; -1.686 ; ep93xx_address[11] ; ts7300_usercore:usercore|DUTY_CYCLED[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.293      ;
; -1.685 ; ep93xx_address[13] ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.577      ; 2.295      ;
; -1.683 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.562      ; 2.278      ;
; -1.683 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.290      ;
; -1.682 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.289      ;
; -1.682 ; ep93xx_address[14] ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.289      ;
; -1.681 ; ep93xx_address[22] ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.562      ; 2.276      ;
; -1.679 ; ep93xx_address[6]  ; ts7300_usercore:usercore|dummyreg[0]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.565      ; 2.277      ;
; -1.677 ; ep93xx_address[6]  ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.579      ; 2.289      ;
; -1.675 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[4]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.578      ; 2.286      ;
; -1.675 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEA[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.269      ;
; -1.675 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLEA[4]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.561      ; 2.269      ;
; -1.674 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[9]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.583      ; 2.290      ;
; -1.674 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dio2_enable[1]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.281      ;
; -1.674 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dio2_enable[2]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.281      ;
; -1.674 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dio2_enable[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.281      ;
; -1.674 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dio2_enable[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.281      ;
; -1.673 ; ep93xx_address[5]  ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.576      ; 2.282      ;
; -1.673 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLED[13] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.582      ; 2.288      ;
; -1.673 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLED[9]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.582      ; 2.288      ;
; -1.673 ; ep93xx_address[15] ; ts7300_usercore:usercore|DUTY_CYCLED[11] ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.582      ; 2.288      ;
; -1.671 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dio2_enable[3]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.579      ; 2.283      ;
; -1.671 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dio2_enable[5]  ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.579      ; 2.283      ;
; -1.671 ; ep93xx_address[7]  ; ts7300_usercore:usercore|dummyreg[8]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.581      ; 2.285      ;
; -1.671 ; ep93xx_address[13] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.568      ; 2.272      ;
; -1.668 ; ep93xx_address[11] ; ts7300_usercore:usercore|dummyreg[7]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.570      ; 2.271      ;
; -1.667 ; ep93xx_address[23] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.567      ; 2.267      ;
; -1.667 ; ep93xx_address[15] ; ts7300_usercore:usercore|dummyreg[12]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.577      ; 2.277      ;
; -1.665 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[1]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.272      ;
; -1.665 ; ep93xx_address[22] ; ts7300_usercore:usercore|dummyreg[13]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.567      ; 2.265      ;
; -1.664 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[2]     ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.271      ;
; -1.664 ; ep93xx_address[9]  ; ts7300_usercore:usercore|dummyreg[11]    ; start_cycle_pad ; clkgencore|altpll_component|pll|clk[1] ; 0.001        ; 0.574      ; 2.271      ;
+--------+--------------------+------------------------------------------+-----------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bd_oe_pad'                                                                                        ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; 0.053 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; 0.500        ; 0.001      ; 0.480      ;
; 0.140 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.500        ; 0.000      ; 0.392      ;
; 0.665 ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 1.000        ; 0.000      ; 0.367      ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'start_cycle_pad'                                                                                            ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; 0.665 ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 1.000        ; 0.000      ; 0.367      ;
; 1.410 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 1.000        ; 1.008      ; 0.630      ;
+-------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                                    ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock                                ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.950 ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.024      ; 0.367      ;
; -1.937 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.011      ; 0.367      ;
; -1.937 ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 2.011      ; 0.367      ;
; -1.193 ; start_cycle_negedge                              ; start_cycle_negedge_q                            ; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 1.555      ; 0.514      ;
; -0.487 ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[4]             ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.892      ; 0.557      ;
; -0.315 ; start_cycle_posedge                              ; start_cycle_posedge_q                            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.391      ;
; -0.232 ; bd_oe_negedge                                    ; bd_oe_negedge_q                                  ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.553      ; 0.473      ;
; -0.167 ; ep93xx_address[1]                                ; epwbm_done32                                     ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.539      ;
; -0.167 ; ep93xx_address[1]                                ; epwbm_done                                       ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.539      ;
; -0.133 ; epwbm_we_o                                       ; epwbm_stb_o                                      ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.554      ; 0.573      ;
; -0.116 ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[1]             ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.904      ; 0.940      ;
; -0.108 ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[2]             ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.902      ; 0.946      ;
; -0.070 ; bd_oe_posedge                                    ; ep93xx_end                                       ; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.553      ; 0.635      ;
; 0.119  ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig   ; ts7300_usercore:usercore|dummyreg[0]             ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.761      ; 1.032      ;
; 0.215  ; ep93xx_end                                       ; ep93xx_end                                       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; epwbm_done32                                     ; epwbm_done32                                     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; epwbm_done                                       ; epwbm_done                                       ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; epwbm_stb_o                                      ; epwbm_stb_o                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_D            ; ts7300_usercore:usercore|PWM_enable_D            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_A            ; ts7300_usercore:usercore|PWM_enable_A            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_C            ; ts7300_usercore:usercore|PWM_enable_C            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_enable_B            ; ts7300_usercore:usercore|PWM_enable_B            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ts7300_usercore:usercore|PWM_not_reset           ; ts7300_usercore:usercore|PWM_not_reset           ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.221  ; epwbm_we_o                                       ; ep93xx_address1_q                                ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.553      ; 0.926      ;
; 0.243  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.308  ; epwbm_dat_o[3]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[3]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.462      ;
; 0.321  ; epwbm_dat_o[10]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.475      ;
; 0.354  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|dummyreg[31]            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.568      ; 1.074      ;
; 0.355  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.357  ; epwbm_dat_o[0]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[0]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; ep93xx_dat_latch[6]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; ep93xx_dat_latch[4]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; epwbm_dat_o[1]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[1]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; epwbm_dat_o[4]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[4]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 0.515      ;
; 0.366  ; epwbm_dat_o[9]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[9]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.520      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.378  ; ts7300_usercore:usercore|dio2_enable[10]         ; ts7300_usercore:usercore|dummyreg[10]            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; ts7300_usercore:usercore|DUTY_CYCLEA[14]         ; ts7300_usercore:usercore|dummyreg[14]            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.531      ;
; 0.392  ; start_cycle_posedge_q                            ; epwbm_stb_o                                      ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.544      ;
; 0.393  ; epwbm_dat_o[8]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[8]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.547      ;
; 0.395  ; ep93xx_end                                       ; start_cycle_posedge_q                            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.547      ;
; 0.396  ; ep93xx_end                                       ; bd_oe_negedge_q                                  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.548      ;
; 0.416  ; isa_add1_pad_q                                   ; ep93xx_address1_q                                ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.567      ;
; 0.433  ; epwbm_dat_o[2]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[2]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.587      ;
; 0.437  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|PWM_enable_A            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.578      ; 1.167      ;
; 0.439  ; ep93xx_address[22]                               ; ts7300_usercore:usercore|dummyreg[31]            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.568      ; 1.159      ;
; 0.440  ; epwbm_dat_o[7]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.594      ;
; 0.443  ; epwbm_dat_o[14]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[14]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.002      ; 0.597      ;
; 0.447  ; ep93xx_end                                       ; start_cycle_negedge_q                            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.592      ;
; 0.448  ; ep93xx_end                                       ; ep93xx_end_q                                     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.593      ;
; 0.449  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|PWM_enable_B            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.562      ; 1.163      ;
; 0.451  ; ts7300_usercore:usercore|dio2_enable[11]         ; ts7300_usercore:usercore|dummyreg[11]            ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.603      ;
; 0.457  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[13]  ; ep93xx_dat_latch[13]                             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.605      ;
; 0.463  ; epwbm_dat_o[15]                                  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[15]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 0.595      ;
; 0.469  ; ep93xx_end                                       ; epwbm_done32                                     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.621      ;
; 0.479  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[10]  ; ep93xx_dat_latch[10]                             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.627      ;
; 0.480  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[1]   ; ep93xx_dat_latch[1]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.628      ;
; 0.487  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[7]   ; ep93xx_dat_latch[7]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.635      ;
; 0.488  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[6]   ; ts7300_usercore:usercore|DUTY_CYCLED[6]          ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.036      ; 0.676      ;
; 0.493  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[0]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.645      ;
; 0.495  ; ts7300_usercore:usercore|dummyreg[12]            ; ep93xx_dat_latch[12]                             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.025     ; 0.622      ;
; 0.497  ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[15]  ; ep93xx_dat_latch[15]                             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.004     ; 0.645      ;
; 0.497  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[1]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[2]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[15] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[14] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; ep93xx_address[3]                                ; ts7300_usercore:usercore|PWM_enable_D            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.578      ; 1.230      ;
; 0.504  ; ts7300_usercore:usercore|dummyreg[6]             ; ep93xx_dat_latch[6]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 0.619      ;
; 0.505  ; epwbm_done                                       ; epwbm_done32                                     ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.507  ; ts7300_usercore:usercore|DUTY_CYCLEA[8]          ; ts7300_usercore:usercore|dummyreg[8]             ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.659      ;
; 0.508  ; epwbm_dat_o[5]                                   ; wb32_bridge:epwbm_wb32m_bridgecore|datlatch[5]   ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 0.640      ;
; 0.509  ; ep93xx_address[19]                               ; ts7300_usercore:usercore|PWM_enable_D            ; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.579      ; 1.240      ;
; 0.510  ; ts7300_usercore:usercore|dummyreg[7]             ; ep93xx_dat_latch[7]                              ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.037     ; 0.625      ;
; 0.511  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[8]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[9]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[10] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[11] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[3]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[4]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[7]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[12] ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[13] ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[5]  ; ts7300_usercore:usercore|pwm:PWM_1|clock_div[6]  ; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.664      ;
+--------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'start_cycle_pad'                                                                                              ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node           ; To Node             ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+
; -0.530 ; start_cycle_negedge ; start_cycle_posedge ; ep93xx_end_q    ; start_cycle_pad ; 0.000        ; 1.008      ; 0.630      ;
; 0.215  ; start_cycle_posedge ; start_cycle_posedge ; start_cycle_pad ; start_cycle_pad ; 0.000        ; 0.000      ; 0.367      ;
+--------+---------------------+---------------------+-----------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bd_oe_pad'                                                                                         ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; Slack ; From Node           ; To Node       ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+
; 0.215 ; bd_oe_posedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; bd_oe_negedge       ; bd_oe_negedge ; bd_oe_pad       ; bd_oe_pad   ; 0.000        ; 0.000      ; 0.367      ;
; 0.740 ; bd_oe_negedge       ; bd_oe_posedge ; bd_oe_pad       ; bd_oe_pad   ; -0.500       ; 0.000      ; 0.392      ;
; 0.827 ; start_cycle_posedge ; bd_oe_negedge ; start_cycle_pad ; bd_oe_pad   ; -0.500       ; 0.001      ; 0.480      ;
+-------+---------------------+---------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.395      ;
; 0.355 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.512      ;
; 0.371 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.524      ;
; 0.442 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.594      ;
; 0.493 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.645      ;
; 0.495 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.511 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.664      ;
; 0.528 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.680      ;
; 0.530 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.683      ;
; 0.546 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.698      ;
; 0.563 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.715      ;
; 0.565 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.717      ;
; 0.566 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.718      ;
; 0.581 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.733      ;
; 0.582 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.734      ;
; 0.598 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.750      ;
; 0.600 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.752      ;
; 0.601 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.753      ;
; 0.609 ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 0.760      ;
; 0.617 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.769      ;
; 0.633 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.785      ;
; 0.635 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.787      ;
; 0.652 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.804      ;
; 0.670 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.822      ;
; 0.687 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.839      ;
; 0.722 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.874      ;
; 0.757 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; 0.000      ; 0.909      ;
; 0.835 ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 0.986      ;
; 0.866 ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 1.017      ;
; 0.872 ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 1.023      ;
; 0.905 ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 1.056      ;
; 0.909 ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 1.060      ;
; 0.928 ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 1.079      ;
; 0.952 ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.001     ; 1.103      ;
; 1.362 ; ts7300_usercore:usercore|PWM_enable_A                ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.777     ; 0.737      ;
; 1.364 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.768     ; 0.748      ;
; 1.432 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.768     ; 0.816      ;
; 1.467 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.768     ; 0.851      ;
; 1.471 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.760     ; 0.863      ;
; 1.471 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.760     ; 0.863      ;
; 1.471 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.760     ; 0.863      ;
; 1.471 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.760     ; 0.863      ;
; 1.471 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.760     ; 0.863      ;
; 1.471 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.760     ; 0.863      ;
; 1.471 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.760     ; 0.863      ;
; 1.471 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.760     ; 0.863      ;
; 1.532 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.768     ; 0.916      ;
; 1.585 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.768     ; 0.969      ;
; 1.649 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.768     ; 1.033      ;
; 1.651 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.768     ; 1.035      ;
; 1.701 ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.768     ; 1.085      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.248 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.400      ;
; 0.362 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.517      ;
; 0.370 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.526      ;
; 0.500 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.652      ;
; 0.503 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.655      ;
; 0.505 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.666      ;
; 0.514 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.666      ;
; 0.535 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.687      ;
; 0.540 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.692      ;
; 0.547 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.701      ;
; 0.549 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.701      ;
; 0.566 ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 0.717      ;
; 0.570 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.722      ;
; 0.570 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.722      ;
; 0.575 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.727      ;
; 0.582 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.734      ;
; 0.584 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.736      ;
; 0.605 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.757      ;
; 0.610 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.762      ;
; 0.617 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.769      ;
; 0.619 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.771      ;
; 0.640 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.792      ;
; 0.645 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.797      ;
; 0.652 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.804      ;
; 0.680 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.832      ;
; 0.687 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; 0.000      ; 0.839      ;
; 0.822 ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 0.973      ;
; 0.891 ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 1.042      ;
; 0.928 ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 1.079      ;
; 1.001 ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 1.152      ;
; 1.011 ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 1.162      ;
; 1.054 ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 1.205      ;
; 1.116 ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.001     ; 1.267      ;
; 1.339 ; ts7300_usercore:usercore|PWM_enable_B                ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.893     ; 0.598      ;
; 1.492 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.752      ;
; 1.492 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.752      ;
; 1.492 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.752      ;
; 1.492 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.752      ;
; 1.492 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.752      ;
; 1.492 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.752      ;
; 1.492 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.752      ;
; 1.492 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.752      ;
; 1.569 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.829      ;
; 1.715 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 0.975      ;
; 1.820 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 1.080      ;
; 1.842 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 1.102      ;
; 1.864 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 1.124      ;
; 1.881 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 1.141      ;
; 1.909 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 1.169      ;
; 1.924 ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.892     ; 1.184      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.393      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.361 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.513      ;
; 0.371 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.524      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.502 ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 0.653      ;
; 0.511 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.664      ;
; 0.531 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.683      ;
; 0.546 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.699      ;
; 0.566 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.718      ;
; 0.581 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.733      ;
; 0.601 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.753      ;
; 0.616 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.768      ;
; 0.636 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.788      ;
; 0.636 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.788      ;
; 0.651 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.803      ;
; 0.671 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.823      ;
; 0.686 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; 0.000      ; 0.838      ;
; 0.811 ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 0.962      ;
; 0.844 ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 0.995      ;
; 0.881 ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 1.032      ;
; 0.892 ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 1.043      ;
; 0.959 ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 1.110      ;
; 0.990 ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 1.141      ;
; 1.014 ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.001     ; 1.165      ;
; 1.182 ; ts7300_usercore:usercore|PWM_enable_C                ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.891     ; 0.443      ;
; 1.493 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 0.755      ;
; 1.493 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 0.755      ;
; 1.493 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 0.755      ;
; 1.493 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 0.755      ;
; 1.493 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 0.755      ;
; 1.493 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 0.755      ;
; 1.493 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 0.755      ;
; 1.493 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.890     ; 0.755      ;
; 1.563 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.891     ; 0.824      ;
; 1.582 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.891     ; 0.843      ;
; 1.632 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.891     ; 0.893      ;
; 1.636 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.891     ; 0.897      ;
; 1.652 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.891     ; 0.913      ;
; 1.702 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.891     ; 0.963      ;
; 1.777 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.891     ; 1.038      ;
; 1.829 ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.891     ; 1.090      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                        ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.215 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.367      ;
; 0.240 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.392      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.510      ;
; 0.362 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.514      ;
; 0.369 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.521      ;
; 0.496 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.649      ;
; 0.509 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.661      ;
; 0.531 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.684      ;
; 0.544 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.696      ;
; 0.551 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.703      ;
; 0.579 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.731      ;
; 0.586 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.738      ;
; 0.588 ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 0.739      ;
; 0.603 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.755      ;
; 0.621 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.773      ;
; 0.626 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.778      ;
; 0.638 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.790      ;
; 0.638 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.790      ;
; 0.656 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.808      ;
; 0.661 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.813      ;
; 0.673 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.825      ;
; 0.673 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.825      ;
; 0.696 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.848      ;
; 0.708 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.860      ;
; 0.708 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.860      ;
; 0.731 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.883      ;
; 0.743 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; 0.000      ; 0.895      ;
; 0.748 ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 0.899      ;
; 0.888 ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 1.039      ;
; 0.901 ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 1.052      ;
; 0.917 ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 1.068      ;
; 0.945 ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 1.096      ;
; 0.977 ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 1.128      ;
; 1.022 ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]        ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.001     ; 1.173      ;
; 1.410 ; ts7300_usercore:usercore|PWM_enable_D                ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.895     ; 0.667      ;
; 1.513 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.892     ; 0.773      ;
; 1.562 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.892     ; 0.822      ;
; 1.584 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.892     ; 0.844      ;
; 1.618 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.878     ; 0.892      ;
; 1.618 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.878     ; 0.892      ;
; 1.618 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.878     ; 0.892      ;
; 1.618 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.878     ; 0.892      ;
; 1.618 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.878     ; 0.892      ;
; 1.618 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.878     ; 0.892      ;
; 1.618 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.878     ; 0.892      ;
; 1.618 ; ts7300_usercore:usercore|PWM_not_reset               ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.878     ; 0.892      ;
; 1.632 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.892     ; 0.892      ;
; 1.761 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.892     ; 1.021      ;
; 1.792 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.892     ; 1.052      ;
; 1.796 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.892     ; 1.056      ;
; 1.816 ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.892     ; 1.076      ;
+-------+------------------------------------------------------+------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.814 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.001        ; -0.879     ; 0.968      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.779 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.001        ; -0.893     ; 0.919      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.599 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.001        ; -0.891     ; 0.741      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.552 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.001        ; -0.761     ; 0.824      ;
+--------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'ep93xx_end_q'                                                                                      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; -0.336 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.500        ; 0.469      ; 1.337      ;
; 0.164  ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 1.000        ; 0.469      ; 1.337      ;
+--------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'bd_oe_pad'                                                                           ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; 1.207 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 1.478      ; 0.944      ;
; 1.207 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.500        ; 1.478      ; 0.944      ;
; 1.707 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 1.478      ; 0.944      ;
; 1.707 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 1.000        ; 1.478      ; 0.944      ;
+-------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'start_cycle_pad'                                                                               ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; 1.207 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.500        ; 1.477      ; 0.943      ;
; 1.707 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 1.000        ; 1.477      ; 0.943      ;
+-------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 11.756 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.033     ; 1.576      ;
; 12.135 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.020     ; 1.210      ;
; 12.135 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.020     ; 1.210      ;
; 12.135 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.020     ; 1.210      ;
; 12.398 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 0.966      ;
; 12.398 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 0.966      ;
; 12.398 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 0.966      ;
; 12.398 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 0.966      ;
; 12.398 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 0.966      ;
; 12.398 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 0.966      ;
; 12.398 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 0.966      ;
; 12.398 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; -0.001     ; 0.966      ;
; 12.410 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 0.968      ;
; 12.410 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 0.968      ;
; 12.410 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 0.968      ;
; 12.410 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 0.968      ;
; 12.410 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 0.968      ;
; 12.410 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 0.968      ;
; 12.410 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 0.968      ;
; 12.410 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.013      ; 0.968      ;
; 12.548 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.007      ; 0.824      ;
; 12.548 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.007      ; 0.824      ;
; 12.548 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.007      ; 0.824      ;
; 12.548 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.007      ; 0.824      ;
; 12.548 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.007      ; 0.824      ;
; 12.548 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.007      ; 0.824      ;
; 12.548 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.007      ; 0.824      ;
; 12.548 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.007      ; 0.824      ;
; 12.624 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.741      ;
; 12.624 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.741      ;
; 12.624 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.741      ;
; 12.624 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.741      ;
; 12.624 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.741      ;
; 12.624 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.741      ;
; 12.624 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.741      ;
; 12.624 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 13.333       ; 0.000      ; 0.741      ;
+--------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'bd_oe_pad'                                                                             ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+
; -0.827 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 1.478      ; 0.944      ;
; -0.827 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; 0.000        ; 1.478      ; 0.944      ;
; -0.327 ; ep93xx_end_q ; bd_oe_posedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 1.478      ; 0.944      ;
; -0.327 ; ep93xx_end_q ; bd_oe_negedge ; ep93xx_end_q ; bd_oe_pad   ; -0.500       ; 1.478      ; 0.944      ;
+--------+--------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'start_cycle_pad'                                                                                 ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node             ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+
; -0.827 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; 0.000        ; 1.477      ; 0.943      ;
; -0.327 ; ep93xx_end_q ; start_cycle_posedge ; ep93xx_end_q ; start_cycle_pad ; -0.500       ; 1.477      ; 0.943      ;
+--------+--------------+---------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clkgencore|altpll_component|pll|clk[1]'                                                                                                                                                                     ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                              ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.589 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.589 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.741      ;
; 0.665 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 0.824      ;
; 0.665 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 0.824      ;
; 0.665 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 0.824      ;
; 0.665 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 0.824      ;
; 0.665 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 0.824      ;
; 0.665 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 0.824      ;
; 0.665 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 0.824      ;
; 0.665 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.007      ; 0.824      ;
; 0.803 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 0.968      ;
; 0.803 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 0.968      ;
; 0.803 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 0.968      ;
; 0.803 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 0.968      ;
; 0.803 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 0.968      ;
; 0.803 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 0.968      ;
; 0.803 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 0.968      ;
; 0.803 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 0.968      ;
; 0.815 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[0] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.966      ;
; 0.815 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[1] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.966      ;
; 0.815 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[2] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.966      ;
; 0.815 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[3] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.966      ;
; 0.815 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[4] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.966      ;
; 0.815 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[5] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.966      ;
; 0.815 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[6] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.966      ;
; 0.815 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|duty_cycle_reg[7] ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 0.966      ;
; 1.078 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.210      ;
; 1.078 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.210      ;
; 1.078 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.210      ;
; 1.457 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk          ; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1] ; 0.000        ; -0.033     ; 1.576      ;
+-------+----------------------------------------+------------------------------------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ep93xx_end_q'                                                                                      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; Slack ; From Node       ; To Node             ; Launch Clock    ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+
; 0.716 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; 0.000        ; 0.469      ; 1.337      ;
; 1.216 ; start_cycle_pad ; start_cycle_negedge ; start_cycle_pad ; ep93xx_end_q ; -0.500       ; 0.469      ; 1.337      ;
+-------+-----------------+---------------------+-----------------+--------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.433 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 0.000        ; -0.761     ; 0.824      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.480 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 0.000        ; -0.891     ; 0.741      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.660 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 0.000        ; -0.893     ; 0.919      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                                                                                               ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                        ; Launch Clock                           ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.695 ; ts7300_usercore:usercore|PWM_not_reset ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 0.000        ; -0.879     ; 0.968      ;
+-------+----------------------------------------+------------------------------------------------+----------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'start_cycle_pad'                                                                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; start_cycle_pad ; Rise       ; start_cycle_pad         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; start_cycle_posedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[10]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[11]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[12]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[13]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[14]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[15]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[16]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[17]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[18]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[19]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[1]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[20]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[21]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[22]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[23]|clk  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[2]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[3]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[4]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[5]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[6]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[7]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[8]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; ep93xx_address[9]|clk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; start_cycle_pad ; Rise       ; epwbm_we_o|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; start_cycle_pad ; Rise       ; start_cycle_pad|combout ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bd_oe_pad'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; bd_oe_pad ; Rise       ; bd_oe_pad                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bd_oe_pad ; Fall       ; bd_oe_negedge              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_negedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_pad~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bd_oe_pad ; Rise       ; bd_oe_posedge|clk          ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_1|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; Rise       ; usercore|PWM_1|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_2|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; Rise       ; usercore|PWM_2|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_3|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; Rise       ; usercore|PWM_3|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ts7300_usercore:usercore|pwm:PWM_4|slow_clk'                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                       ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|counter[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|pwm_out_sig ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|pwm_out_sig|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; Rise       ; usercore|PWM_4|slow_clk~clkctrl|outclk         ;
+--------+--------------+----------------+------------------+---------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ep93xx_end_q'                                                                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                  ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; ep93xx_end_q|regout     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ep93xx_end_q ; Rise       ; start_cycle_negedge|clk ;
+--------+--------------+----------------+------------------+--------------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clkgencore|altpll_component|pll|clk[1]'                                                                                  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; bd_oe_negedge_q                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_address1_q                        ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[0]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[10]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[11]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[12]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[13]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[14]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[15]                     ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[1]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[2]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[3]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[4]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[5]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[6]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[7]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[8]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_dat_latch[9]                      ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end                               ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ep93xx_end_q                             ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[0]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[10]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[11]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[12]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[13]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[14]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[15]                          ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[1]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[2]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[3]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[4]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[5]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[6]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[7]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[8]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_dat_o[9]                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done                               ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_done32                             ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; epwbm_stb_o                              ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; isa_add1_pad_q                           ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_negedge_q                    ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; start_cycle_posedge_q                    ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[3]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[4]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[5]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[6]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[7]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[8]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEA[9]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[3]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[4]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[5]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[6]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[7]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[8]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEB[9]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[3]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[4]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[5]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[6]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[7]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[8]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLEC[9]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[0]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[10] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[11] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[12] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[13] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[14] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[15] ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[1]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[2]  ;
; 5.666 ; 6.666        ; 1.000          ; High Pulse Width ; clkgencore|altpll_component|pll|clk[1] ; Rise       ; ts7300_usercore:usercore|DUTY_CYCLED[3]  ;
+-------+--------------+----------------+------------------+----------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25mhz_pad'                                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad|combout                    ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz_pad ; Rise       ; clkgencore|altpll_component|pll|inclk[0] ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk_25mhz_pad ; Rise       ; clk_25mhz_pad                            ;
+--------+--------------+----------------+------------------+---------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; -0.141 ; -0.141 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; -0.422 ; -0.422 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; -0.402 ; -0.402 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; -0.418 ; -0.418 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; -0.430 ; -0.430 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; -0.236 ; -0.236 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; -0.202 ; -0.202 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; -0.141 ; -0.141 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; -0.379 ; -0.379 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; 2.652  ; 2.652  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 2.386  ; 2.386  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 2.652  ; 2.652  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 2.325  ; 2.325  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 2.119  ; 2.119  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; 1.871  ; 1.871  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 2.458  ; 2.458  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 2.086  ; 2.086  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 2.225  ; 2.225  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 2.330  ; 2.330  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 2.451  ; 2.451  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 2.458  ; 2.458  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 2.461  ; 2.461  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 2.203  ; 2.203  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 2.141  ; 2.141  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 2.293  ; 2.293  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 2.400  ; 2.400  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 2.240  ; 2.240  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 2.331  ; 2.331  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 2.461  ; 2.461  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 2.380  ; 2.380  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; -0.228 ; -0.228 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; -0.233 ; -0.233 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; -0.228 ; -0.228 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; -0.497 ; -0.497 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; -0.489 ; -0.489 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; -0.619 ; -0.619 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; -0.630 ; -0.630 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; -0.758 ; -0.758 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; -0.687 ; -0.687 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 2.166  ; 2.166  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 2.111  ; 2.111  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 2.140  ; 2.140  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 2.166  ; 2.166  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 2.008  ; 2.008  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 2.502  ; 2.502  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; 2.135  ; 2.135  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 2.403  ; 2.403  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 2.262  ; 2.262  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; -0.071 ; -0.071 ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; 2.163  ; 2.163  ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; 2.262  ; 2.262  ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; 2.181  ; 2.181  ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 0.630  ; 0.630  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 0.353  ; 0.353  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 0.067  ; 0.067  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 0.480  ; 0.480  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 0.122  ; 0.122  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 0.316  ; 0.316  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 0.351  ; 0.351  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 0.630  ; 0.630  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 0.181  ; 0.181  ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 0.354  ; 0.354  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 0.228  ; 0.228  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 0.227  ; 0.227  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 0.014  ; 0.014  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 0.354  ; 0.354  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; -0.074 ; -0.074 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 0.203  ; 0.203  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 0.086  ; 0.086  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; 2.775  ; 2.775  ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; 2.135  ; 2.135  ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; 2.487  ; 2.487  ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; 2.508  ; 2.508  ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; 2.496  ; 2.496  ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.550  ; 0.550  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.542  ; 0.542  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.522  ; 0.522  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.538  ; 0.538  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.550  ; 0.550  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.356  ; 0.356  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.322  ; 0.322  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.261  ; 0.261  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.499  ; 0.499  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; -1.751 ; -1.751 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; -2.266 ; -2.266 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; -2.532 ; -2.532 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; -2.205 ; -2.205 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; -1.999 ; -1.999 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; -1.751 ; -1.751 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; -1.966 ; -1.966 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; -1.966 ; -1.966 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; -2.105 ; -2.105 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; -2.210 ; -2.210 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; -2.331 ; -2.331 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; -2.338 ; -2.338 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; -2.021 ; -2.021 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; -2.083 ; -2.083 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; -2.021 ; -2.021 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; -2.173 ; -2.173 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; -2.280 ; -2.280 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; -2.120 ; -2.120 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; -2.211 ; -2.211 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; -2.341 ; -2.341 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; -2.260 ; -2.260 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.878  ; 0.878  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.353  ; 0.353  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 0.348  ; 0.348  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.617  ; 0.617  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.609  ; 0.609  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.739  ; 0.739  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; 0.750  ; 0.750  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; 0.878  ; 0.878  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.807  ; 0.807  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; -1.888 ; -1.888 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; -1.991 ; -1.991 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; -2.020 ; -2.020 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; -2.046 ; -2.046 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; -1.888 ; -1.888 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; -2.382 ; -2.382 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; -2.015 ; -2.015 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; -2.283 ; -2.283 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 0.191  ; 0.191  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.191  ; 0.191  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; -2.043 ; -2.043 ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; -2.142 ; -2.142 ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; -2.061 ; -2.061 ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 0.053  ; 0.053  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; -0.233 ; -0.233 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 0.053  ; 0.053  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; -0.360 ; -0.360 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; -0.002 ; -0.002 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; -0.196 ; -0.196 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; -0.231 ; -0.231 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; -0.510 ; -0.510 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; -0.061 ; -0.061 ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 0.194  ; 0.194  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; -0.108 ; -0.108 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; -0.107 ; -0.107 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 0.106  ; 0.106  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; -0.234 ; -0.234 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 0.194  ; 0.194  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; -0.083 ; -0.083 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 0.034  ; 0.034  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; -2.655 ; -2.655 ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; -2.015 ; -2.015 ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; -2.367 ; -2.367 ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; -2.388 ; -2.388 ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; -2.376 ; -2.376 ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 5.107 ; 5.107 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 5.008 ; 5.008 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 4.786 ; 4.786 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 5.093 ; 5.093 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 5.074 ; 5.074 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 5.107 ; 5.107 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 5.083 ; 5.083 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 4.942 ; 4.942 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 5.060 ; 5.060 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 4.387 ; 4.387 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 4.213 ; 4.213 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 4.387 ; 4.387 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 4.387 ; 4.387 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 4.383 ; 4.383 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 4.350 ; 4.350 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 3.633 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 4.828 ; 4.828 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 4.579 ; 4.579 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 4.675 ; 4.675 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 4.583 ; 4.583 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 4.828 ; 4.828 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 4.833 ; 4.833 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 4.251 ; 4.251 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 4.354 ; 4.354 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 4.461 ; 4.461 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 4.567 ; 4.567 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 4.599 ; 4.599 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 4.596 ; 4.596 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 4.812 ; 4.812 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 4.833 ; 4.833 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 4.995 ; 4.995 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 4.893 ; 4.893 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 4.995 ; 4.995 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 4.751 ; 4.751 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 4.787 ; 4.787 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 4.592 ; 4.592 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 4.629 ; 4.629 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 4.713 ; 4.713 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 4.575 ; 4.575 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 4.455 ; 4.455 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 4.378 ; 4.378 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 4.455 ; 4.455 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 4.437 ; 4.437 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 4.224 ; 4.224 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 4.569 ; 4.569 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 5.128 ; 5.128 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 4.482 ; 4.482 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 4.454 ; 4.454 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 4.352 ; 4.352 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 4.377 ; 4.377 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 4.482 ; 4.482 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 4.363 ; 4.363 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 4.089 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 4.504 ; 4.504 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;       ; 3.633 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;       ; 4.089 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.721 ; 3.721 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.721 ; 3.721 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.474 ; 3.474 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.474 ; 3.474 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.693 ; 3.693 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.693 ; 3.693 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.784 ; 3.784 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[4]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.784 ; 3.784 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 4.786 ; 4.786 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 5.008 ; 5.008 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 4.786 ; 4.786 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 5.093 ; 5.093 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 5.074 ; 5.074 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 5.107 ; 5.107 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 5.083 ; 5.083 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 4.942 ; 4.942 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 5.060 ; 5.060 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 4.213 ; 4.213 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 4.213 ; 4.213 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 4.387 ; 4.387 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 4.387 ; 4.387 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 4.383 ; 4.383 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 4.350 ; 4.350 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 3.633 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 4.579 ; 4.579 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 4.579 ; 4.579 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 4.675 ; 4.675 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 4.583 ; 4.583 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 4.828 ; 4.828 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 4.251 ; 4.251 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 4.251 ; 4.251 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 4.354 ; 4.354 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 4.461 ; 4.461 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 4.567 ; 4.567 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 4.599 ; 4.599 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 4.596 ; 4.596 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 4.812 ; 4.812 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 4.833 ; 4.833 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 4.575 ; 4.575 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 4.893 ; 4.893 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 4.995 ; 4.995 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 4.751 ; 4.751 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 4.787 ; 4.787 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 4.592 ; 4.592 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 4.629 ; 4.629 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 4.713 ; 4.713 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 4.575 ; 4.575 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 4.224 ; 4.224 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 4.378 ; 4.378 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 4.455 ; 4.455 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 4.437 ; 4.437 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 4.224 ; 4.224 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 4.569 ; 4.569 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 5.128 ; 5.128 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 4.352 ; 4.352 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 4.454 ; 4.454 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 4.352 ; 4.352 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 4.377 ; 4.377 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 4.482 ; 4.482 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 4.363 ; 4.363 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 4.089 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 4.504 ; 4.504 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;       ; 3.633 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;       ; 4.089 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.721 ; 3.721 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.721 ; 3.721 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.474 ; 3.474 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.474 ; 3.474 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.693 ; 3.693 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.693 ; 3.693 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.784 ; 3.784 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[4]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.784 ; 3.784 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                      ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise  ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.121 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.250 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.556 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.250 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.238 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.141 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.141 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.131 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.121 ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.250 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.438 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.250 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.552 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.556 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.885 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.667 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.542 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.871 ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.121 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.250 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.556 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.250 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.238 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.141 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.141 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.131 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.121 ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.250 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.438 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.250 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.552 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.556 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.885 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.667 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.542 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.871 ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.181 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.181 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.498 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.464 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.305 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.555 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.555 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.781 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.767 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 5.038 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.518 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.537 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.518 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.797 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.660 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.577 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.722 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.608 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.842 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.170 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.356 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.444 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.463 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.170 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 4.364 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.303 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.303 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.585 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.520 ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.181 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.310 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 4.616 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.310 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.298 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.201 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.201 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.191 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.181 ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.310 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 4.498 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.310 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.612 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 4.616 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 4.945 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 4.727 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 4.602 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 4.931 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                              ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise  ; Fall ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.121 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.250 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.556 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.250 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.238 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.141 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.141 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.131 ;      ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.121 ;      ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.250 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.438 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.250 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.552 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.556 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.885 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.667 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.542 ;      ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.871 ;      ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.121 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.250 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.556 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.250 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.238 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.141 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.141 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.131 ;      ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.121 ;      ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.250 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.438 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.250 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.552 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.556 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.885 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.667 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.542 ;      ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.871 ;      ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.181 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.181 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.498 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.464 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.305 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.555 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.555 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.781 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.767 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 5.038 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.518 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.537 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.518 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.797 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.660 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.577 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.722 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.608 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.842 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.170 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.356 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.444 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.463 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.170 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 4.364 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.303 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.303 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.585 ;      ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.520 ;      ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.058 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.187 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 4.493 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.187 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.175 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.078 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.078 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.068 ;      ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.058 ;      ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.187 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 4.375 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.187 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.489 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 4.493 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 4.822 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 4.604 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 4.479 ;      ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 4.808 ;      ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-------+------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.121     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.250     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.556     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.250     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.238     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.141     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.141     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.131     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.121     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.250     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.438     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.250     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.552     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.556     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.885     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.667     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.542     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.871     ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.121     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.250     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.556     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.250     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.238     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.141     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.141     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.131     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.121     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.250     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.438     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.250     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.552     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.556     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.885     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.667     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.542     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.871     ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.181     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.181     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.498     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.464     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.305     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.555     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.555     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.781     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.767     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 5.038     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.518     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.537     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.518     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.797     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.660     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.577     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.722     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.608     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.842     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.170     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.356     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.444     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.463     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.170     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 4.364     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.303     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.303     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.585     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.520     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.181     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.310     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 4.616     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.310     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.298     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.201     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.201     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.191     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.181     ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.310     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 4.498     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.310     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.612     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 4.616     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 4.945     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 4.727     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 4.602     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 4.931     ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+
; bd_pad[*]         ; bd_oe_pad       ; 3.121     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.250     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.556     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.250     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.238     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.141     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.141     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.131     ;           ; Rise       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.121     ;           ; Rise       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.250     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.438     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.250     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.552     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.556     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.885     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.667     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.542     ;           ; Rise       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.871     ;           ; Rise       ; bd_oe_pad                              ;
; bd_pad[*]         ; bd_oe_pad       ; 3.121     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[0]        ; bd_oe_pad       ; 3.250     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[1]        ; bd_oe_pad       ; 3.556     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[2]        ; bd_oe_pad       ; 3.250     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[3]        ; bd_oe_pad       ; 3.238     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[4]        ; bd_oe_pad       ; 3.141     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[5]        ; bd_oe_pad       ; 3.141     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[6]        ; bd_oe_pad       ; 3.131     ;           ; Fall       ; bd_oe_pad                              ;
;  bd_pad[7]        ; bd_oe_pad       ; 3.121     ;           ; Fall       ; bd_oe_pad                              ;
; fl_d_pad[*]       ; bd_oe_pad       ; 3.250     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[0]      ; bd_oe_pad       ; 3.438     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[1]      ; bd_oe_pad       ; 3.250     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[2]      ; bd_oe_pad       ; 3.552     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[3]      ; bd_oe_pad       ; 3.556     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[4]      ; bd_oe_pad       ; 3.885     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[5]      ; bd_oe_pad       ; 3.667     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[6]      ; bd_oe_pad       ; 3.542     ;           ; Fall       ; bd_oe_pad                              ;
;  fl_d_pad[7]      ; bd_oe_pad       ; 3.871     ;           ; Fall       ; bd_oe_pad                              ;
; blue_pad[*]       ; clk_25mhz_pad   ; 4.181     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 4.181     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 4.498     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 4.464     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 4.305     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 4.555     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 4.555     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 4.781     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 4.767     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 5.038     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 4.518     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 4.537     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 4.518     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 4.797     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 4.660     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 4.577     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 4.722     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 4.608     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 4.842     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 4.170     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 4.356     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 4.444     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 4.463     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 4.170     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 4.364     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; red_pad[*]        ; clk_25mhz_pad   ; 4.303     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  red_pad[1]       ; clk_25mhz_pad   ; 4.303     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 4.585     ;           ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_wait_pad      ; ep93xx_end_q    ; 3.520     ;           ; Rise       ; ep93xx_end_q                           ;
; bd_pad[*]         ; start_cycle_pad ; 4.058     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 4.187     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 4.493     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 4.187     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 4.175     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 4.078     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 4.078     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 4.068     ;           ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 4.058     ;           ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 4.187     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 4.375     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 4.187     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 4.489     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 4.493     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 4.822     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 4.604     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[6]      ; start_cycle_pad ; 4.479     ;           ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 4.808     ;           ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+-----------+-----------+------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                        ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                             ; -6.505    ; -3.588  ; -3.814   ; -1.088  ; -1.941              ;
;  bd_oe_pad                                   ; -0.823    ; 0.215   ; 1.207    ; -1.088  ; -1.941              ;
;  clk_25mhz_pad                               ; N/A       ; N/A     ; N/A      ; N/A     ; 20.000              ;
;  clkgencore|altpll_component|pll|clk[1]      ; -6.505    ; -3.588  ; 9.316    ; 0.589   ; 5.424               ;
;  ep93xx_end_q                                ; N/A       ; N/A     ; -1.453   ; 0.716   ; -0.742              ;
;  start_cycle_pad                             ; 0.235     ; -0.530  ; 1.207    ; -1.083  ; -1.941              ;
;  ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -4.363    ; 0.215   ; -3.007   ; 1.433   ; -0.742              ;
;  ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -5.122    ; 0.215   ; -3.736   ; 1.660   ; -0.742              ;
;  ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -4.619    ; 0.215   ; -3.097   ; 1.480   ; -0.742              ;
;  ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -4.589    ; 0.215   ; -3.814   ; 1.695   ; -0.742              ;
; Design-wide TNS                              ; -1014.097 ; -16.684 ; -15.107  ; -3.259  ; -98.858             ;
;  bd_oe_pad                                   ; -1.333    ; 0.000   ; 0.000    ; -2.176  ; -4.909              ;
;  clk_25mhz_pad                               ; N/A       ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  clkgencore|altpll_component|pll|clk[1]      ; -884.879  ; -16.388 ; 0.000    ; 0.000   ; 0.000               ;
;  ep93xx_end_q                                ; N/A       ; N/A     ; -1.453   ; 0.000   ; -1.484              ;
;  start_cycle_pad                             ; 0.000     ; -0.530  ; 0.000    ; -1.083  ; -39.041             ;
;  ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; -30.747   ; 0.000   ; -3.007   ; 0.000   ; -13.356             ;
;  ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; -31.618   ; 0.000   ; -3.736   ; 0.000   ; -13.356             ;
;  ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; -31.163   ; 0.000   ; -3.097   ; 0.000   ; -13.356             ;
;  ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; -34.357   ; 0.000   ; -3.814   ; 0.000   ; -13.356             ;
+----------------------------------------------+-----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.967  ; 0.967  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.128  ; 0.128  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.205  ; 0.205  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.068  ; 0.068  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.132  ; 0.132  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.632  ; 0.632  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.763  ; 0.763  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.967  ; 0.967  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.257  ; 0.257  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; 7.003  ; 7.003  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; 6.193  ; 6.193  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; 7.003  ; 7.003  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; 6.316  ; 6.316  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; 5.579  ; 5.579  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; 4.898  ; 4.898  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; 6.546  ; 6.546  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; 5.614  ; 5.614  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; 5.917  ; 5.917  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; 6.109  ; 6.109  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; 6.546  ; 6.546  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; 6.446  ; 6.446  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; 6.578  ; 6.578  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; 5.977  ; 5.977  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; 5.853  ; 5.853  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; 6.195  ; 6.195  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; 6.537  ; 6.537  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; 5.827  ; 5.827  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; 6.089  ; 6.089  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; 6.578  ; 6.578  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; 6.424  ; 6.424  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.663  ; 0.663  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.645  ; 0.645  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 0.663  ; 0.663  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.168  ; 0.168  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.160  ; 0.160  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; -0.211 ; -0.211 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; -0.227 ; -0.227 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; -0.609 ; -0.609 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; -0.488 ; -0.488 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; 5.834  ; 5.834  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; 5.744  ; 5.744  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; 5.715  ; 5.715  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; 5.834  ; 5.834  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; 5.233  ; 5.233  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; 6.717  ; 6.717  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; 5.147  ; 5.147  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; 6.299  ; 6.299  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 4.925  ; 4.925  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.714  ; 0.714  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; 4.748  ; 4.748  ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; 4.925  ; 4.925  ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; 4.764  ; 4.764  ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 2.702  ; 2.702  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; 1.870  ; 1.870  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 1.031  ; 1.031  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; 2.097  ; 2.097  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; 1.103  ; 1.103  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; 1.601  ; 1.601  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; 1.733  ; 1.733  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; 2.702  ; 2.702  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; 1.232  ; 1.232  ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 2.019  ; 2.019  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; 1.310  ; 1.310  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; 1.294  ; 1.294  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 1.079  ; 1.079  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; 2.019  ; 2.019  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 0.756  ; 0.756  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; 1.590  ; 1.590  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 1.068  ; 1.068  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; 6.274  ; 6.274  ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; 4.695  ; 4.695  ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; 5.519  ; 5.519  ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; 5.532  ; 5.532  ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; 5.560  ; 5.560  ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; Data Port         ; Clock Port      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad   ; 0.550  ; 0.550  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[0]        ; clk_25mhz_pad   ; 0.542  ; 0.542  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[1]        ; clk_25mhz_pad   ; 0.522  ; 0.522  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[2]        ; clk_25mhz_pad   ; 0.538  ; 0.538  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[3]        ; clk_25mhz_pad   ; 0.550  ; 0.550  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[4]        ; clk_25mhz_pad   ; 0.356  ; 0.356  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[5]        ; clk_25mhz_pad   ; 0.322  ; 0.322  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[6]        ; clk_25mhz_pad   ; 0.261  ; 0.261  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  bd_pad[7]        ; clk_25mhz_pad   ; 0.499  ; 0.499  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; blue_pad[*]       ; clk_25mhz_pad   ; -1.751 ; -1.751 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[0]      ; clk_25mhz_pad   ; -2.266 ; -2.266 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[1]      ; clk_25mhz_pad   ; -2.532 ; -2.532 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[2]      ; clk_25mhz_pad   ; -2.205 ; -2.205 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[3]      ; clk_25mhz_pad   ; -1.999 ; -1.999 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  blue_pad[4]      ; clk_25mhz_pad   ; -1.751 ; -1.751 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio0to8_pad[*]    ; clk_25mhz_pad   ; -1.966 ; -1.966 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[3]   ; clk_25mhz_pad   ; -1.966 ; -1.966 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[5]   ; clk_25mhz_pad   ; -2.105 ; -2.105 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[6]   ; clk_25mhz_pad   ; -2.210 ; -2.210 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[7]   ; clk_25mhz_pad   ; -2.331 ; -2.331 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio0to8_pad[8]   ; clk_25mhz_pad   ; -2.338 ; -2.338 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; dio10to17_pad[*]  ; clk_25mhz_pad   ; -2.021 ; -2.021 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[0] ; clk_25mhz_pad   ; -2.083 ; -2.083 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[1] ; clk_25mhz_pad   ; -2.021 ; -2.021 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[2] ; clk_25mhz_pad   ; -2.173 ; -2.173 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[3] ; clk_25mhz_pad   ; -2.280 ; -2.280 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[4] ; clk_25mhz_pad   ; -2.120 ; -2.120 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[5] ; clk_25mhz_pad   ; -2.211 ; -2.211 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[6] ; clk_25mhz_pad   ; -2.341 ; -2.341 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  dio10to17_pad[7] ; clk_25mhz_pad   ; -2.260 ; -2.260 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; fl_d_pad[*]       ; clk_25mhz_pad   ; 0.878  ; 0.878  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[0]      ; clk_25mhz_pad   ; 0.353  ; 0.353  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[1]      ; clk_25mhz_pad   ; 0.348  ; 0.348  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[2]      ; clk_25mhz_pad   ; 0.617  ; 0.617  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[3]      ; clk_25mhz_pad   ; 0.609  ; 0.609  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[4]      ; clk_25mhz_pad   ; 0.739  ; 0.739  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[5]      ; clk_25mhz_pad   ; 0.750  ; 0.750  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[6]      ; clk_25mhz_pad   ; 0.878  ; 0.878  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  fl_d_pad[7]      ; clk_25mhz_pad   ; 0.807  ; 0.807  ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; green_pad[*]      ; clk_25mhz_pad   ; -1.888 ; -1.888 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[0]     ; clk_25mhz_pad   ; -1.991 ; -1.991 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[1]     ; clk_25mhz_pad   ; -2.020 ; -2.020 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[2]     ; clk_25mhz_pad   ; -2.046 ; -2.046 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
;  green_pad[3]     ; clk_25mhz_pad   ; -1.888 ; -1.888 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; hsync_pad         ; clk_25mhz_pad   ; -2.382 ; -2.382 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; isa_add1_pad      ; clk_25mhz_pad   ; -2.015 ; -2.015 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; vsync_pad         ; clk_25mhz_pad   ; -2.283 ; -2.283 ; Rise       ; clkgencore|altpll_component|pll|clk[1] ;
; add_pad[*]        ; start_cycle_pad ; 0.191  ; 0.191  ; Rise       ; start_cycle_pad                        ;
;  add_pad[0]       ; start_cycle_pad ; 0.191  ; 0.191  ; Rise       ; start_cycle_pad                        ;
;  add_pad[1]       ; start_cycle_pad ; -2.043 ; -2.043 ; Rise       ; start_cycle_pad                        ;
;  add_pad[2]       ; start_cycle_pad ; -2.142 ; -2.142 ; Rise       ; start_cycle_pad                        ;
;  add_pad[3]       ; start_cycle_pad ; -2.061 ; -2.061 ; Rise       ; start_cycle_pad                        ;
; bd_pad[*]         ; start_cycle_pad ; 0.053  ; 0.053  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[0]        ; start_cycle_pad ; -0.233 ; -0.233 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[1]        ; start_cycle_pad ; 0.053  ; 0.053  ; Rise       ; start_cycle_pad                        ;
;  bd_pad[2]        ; start_cycle_pad ; -0.360 ; -0.360 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[3]        ; start_cycle_pad ; -0.002 ; -0.002 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[4]        ; start_cycle_pad ; -0.196 ; -0.196 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[5]        ; start_cycle_pad ; -0.231 ; -0.231 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[6]        ; start_cycle_pad ; -0.510 ; -0.510 ; Rise       ; start_cycle_pad                        ;
;  bd_pad[7]        ; start_cycle_pad ; -0.061 ; -0.061 ; Rise       ; start_cycle_pad                        ;
; fl_d_pad[*]       ; start_cycle_pad ; 0.194  ; 0.194  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[0]      ; start_cycle_pad ; -0.108 ; -0.108 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[1]      ; start_cycle_pad ; -0.107 ; -0.107 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[2]      ; start_cycle_pad ; 0.106  ; 0.106  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[3]      ; start_cycle_pad ; -0.234 ; -0.234 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[4]      ; start_cycle_pad ; 0.194  ; 0.194  ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[5]      ; start_cycle_pad ; -0.083 ; -0.083 ; Rise       ; start_cycle_pad                        ;
;  fl_d_pad[7]      ; start_cycle_pad ; 0.034  ; 0.034  ; Rise       ; start_cycle_pad                        ;
; isa_add1_pad      ; start_cycle_pad ; -2.655 ; -2.655 ; Rise       ; start_cycle_pad                        ;
; isa_add11_pad     ; start_cycle_pad ; -2.015 ; -2.015 ; Rise       ; start_cycle_pad                        ;
; isa_add12_pad     ; start_cycle_pad ; -2.367 ; -2.367 ; Rise       ; start_cycle_pad                        ;
; isa_add14_pad     ; start_cycle_pad ; -2.388 ; -2.388 ; Rise       ; start_cycle_pad                        ;
; isa_add15_pad     ; start_cycle_pad ; -2.376 ; -2.376 ; Rise       ; start_cycle_pad                        ;
+-------------------+-----------------+--------+--------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                        ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 11.107 ; 11.107 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 10.765 ; 10.765 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 10.041 ; 10.041 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 11.101 ; 11.101 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 11.072 ; 11.072 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 11.107 ; 11.107 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 11.082 ; 11.082 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 10.548 ; 10.548 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 11.063 ; 11.063 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 9.047  ; 9.047  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 8.560  ; 8.560  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 8.816  ; 8.816  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 8.816  ; 8.816  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 9.047  ; 9.047  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 8.990  ; 8.990  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 7.016  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 10.285 ; 10.285 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 9.508  ; 9.508  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 9.866  ; 9.866  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 9.391  ; 9.391  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 10.285 ; 10.285 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 10.279 ; 10.279 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 8.434  ; 8.434  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 8.789  ; 8.789  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 9.154  ; 9.154  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 9.502  ; 9.502  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 9.545  ; 9.545  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 9.538  ; 9.538  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 10.253 ; 10.253 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 10.279 ; 10.279 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 10.634 ; 10.634 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 10.402 ; 10.402 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 10.634 ; 10.634 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 9.814  ; 9.814  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 10.043 ; 10.043 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 9.572  ; 9.572  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 9.611  ; 9.611  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 9.962  ; 9.962  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 9.553  ; 9.553  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 9.119  ; 9.119  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 8.810  ; 8.810  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 9.119  ; 9.119  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 8.904  ; 8.904  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 8.580  ; 8.580  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 9.498  ; 9.498  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 11.361 ; 11.361 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 9.327  ; 9.327  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 9.327  ; 9.327  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 8.981  ; 8.981  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 8.831  ; 8.831  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 9.178  ; 9.178  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 9.005  ; 9.005  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 8.526  ;        ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 9.198  ; 9.198  ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;        ; 7.016  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;        ; 8.526  ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.104  ; 8.104  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 8.104  ; 8.104  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 7.339  ; 7.339  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 7.339  ; 7.339  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 8.057  ; 8.057  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 8.057  ; 8.057  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 8.377  ; 8.377  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[4]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 8.377  ; 8.377  ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+--------+--------+------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; Data Port         ; Clock Port                                  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                             ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+
; bd_pad[*]         ; clk_25mhz_pad                               ; 4.786 ; 4.786 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[0]        ; clk_25mhz_pad                               ; 5.008 ; 5.008 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[1]        ; clk_25mhz_pad                               ; 4.786 ; 4.786 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[2]        ; clk_25mhz_pad                               ; 5.093 ; 5.093 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[3]        ; clk_25mhz_pad                               ; 5.074 ; 5.074 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[4]        ; clk_25mhz_pad                               ; 5.107 ; 5.107 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[5]        ; clk_25mhz_pad                               ; 5.083 ; 5.083 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[6]        ; clk_25mhz_pad                               ; 4.942 ; 4.942 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  bd_pad[7]        ; clk_25mhz_pad                               ; 5.060 ; 5.060 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; blue_pad[*]       ; clk_25mhz_pad                               ; 4.213 ; 4.213 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[0]      ; clk_25mhz_pad                               ; 4.213 ; 4.213 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[1]      ; clk_25mhz_pad                               ; 4.387 ; 4.387 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[2]      ; clk_25mhz_pad                               ; 4.387 ; 4.387 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[3]      ; clk_25mhz_pad                               ; 4.383 ; 4.383 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  blue_pad[4]      ; clk_25mhz_pad                               ; 4.350 ; 4.350 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ; 3.633 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; clk_25mhz_pad                               ; 4.579 ; 4.579 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[5]   ; clk_25mhz_pad                               ; 4.579 ; 4.579 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[6]   ; clk_25mhz_pad                               ; 4.675 ; 4.675 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[7]   ; clk_25mhz_pad                               ; 4.583 ; 4.583 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio0to8_pad[8]   ; clk_25mhz_pad                               ; 4.828 ; 4.828 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio10to17_pad[*]  ; clk_25mhz_pad                               ; 4.251 ; 4.251 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[0] ; clk_25mhz_pad                               ; 4.251 ; 4.251 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[1] ; clk_25mhz_pad                               ; 4.354 ; 4.354 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[2] ; clk_25mhz_pad                               ; 4.461 ; 4.461 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[3] ; clk_25mhz_pad                               ; 4.567 ; 4.567 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[4] ; clk_25mhz_pad                               ; 4.599 ; 4.599 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[5] ; clk_25mhz_pad                               ; 4.596 ; 4.596 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[6] ; clk_25mhz_pad                               ; 4.812 ; 4.812 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  dio10to17_pad[7] ; clk_25mhz_pad                               ; 4.833 ; 4.833 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; fl_d_pad[*]       ; clk_25mhz_pad                               ; 4.575 ; 4.575 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[0]      ; clk_25mhz_pad                               ; 4.893 ; 4.893 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[1]      ; clk_25mhz_pad                               ; 4.995 ; 4.995 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[2]      ; clk_25mhz_pad                               ; 4.751 ; 4.751 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[3]      ; clk_25mhz_pad                               ; 4.787 ; 4.787 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[4]      ; clk_25mhz_pad                               ; 4.592 ; 4.592 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[5]      ; clk_25mhz_pad                               ; 4.629 ; 4.629 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[6]      ; clk_25mhz_pad                               ; 4.713 ; 4.713 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  fl_d_pad[7]      ; clk_25mhz_pad                               ; 4.575 ; 4.575 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; green_pad[*]      ; clk_25mhz_pad                               ; 4.224 ; 4.224 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[0]     ; clk_25mhz_pad                               ; 4.378 ; 4.378 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[1]     ; clk_25mhz_pad                               ; 4.455 ; 4.455 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[2]     ; clk_25mhz_pad                               ; 4.437 ; 4.437 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  green_pad[3]     ; clk_25mhz_pad                               ; 4.224 ; 4.224 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; hsync_pad         ; clk_25mhz_pad                               ; 4.569 ; 4.569 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; isa_wait_pad      ; clk_25mhz_pad                               ; 5.128 ; 5.128 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; red_pad[*]        ; clk_25mhz_pad                               ; 4.352 ; 4.352 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[0]       ; clk_25mhz_pad                               ; 4.454 ; 4.454 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[1]       ; clk_25mhz_pad                               ; 4.352 ; 4.352 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[2]       ; clk_25mhz_pad                               ; 4.377 ; 4.377 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[3]       ; clk_25mhz_pad                               ; 4.482 ; 4.482 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
;  red_pad[4]       ; clk_25mhz_pad                               ; 4.363 ; 4.363 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ; 4.089 ;       ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; vsync_pad         ; clk_25mhz_pad                               ; 4.504 ; 4.504 ; Rise       ; clkgencore|altpll_component|pll|clk[1]      ;
; clk_75mhz_pad     ; clk_25mhz_pad                               ;       ; 3.633 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; sdram_clk_pad     ; clk_25mhz_pad                               ;       ; 4.089 ; Fall       ; clkgencore|altpll_component|pll|clk[1]      ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.721 ; 3.721 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
;  dio0to8_pad[0]   ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 3.721 ; 3.721 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.474 ; 3.474 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
;  dio0to8_pad[1]   ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 3.474 ; 3.474 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.693 ; 3.693 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
;  dio0to8_pad[2]   ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 3.693 ; 3.693 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ;
; dio0to8_pad[*]    ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.784 ; 3.784 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
;  dio0to8_pad[4]   ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 3.784 ; 3.784 ; Rise       ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ;
+-------------------+---------------------------------------------+-------+-------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; bd_oe_pad                                   ; bd_oe_pad                                   ; 1        ; 1        ; 0        ; 1        ;
; start_cycle_pad                             ; bd_oe_pad                                   ; 0        ; 0        ; 1        ; 0        ;
; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1]      ; 1402     ; 0        ; 0        ; 0        ;
; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1]      ; 8111     ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                                ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 44       ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; bd_oe_pad                                   ; bd_oe_pad                                   ; 1        ; 1        ; 0        ; 1        ;
; start_cycle_pad                             ; bd_oe_pad                                   ; 0        ; 0        ; 1        ; 0        ;
; bd_oe_pad                                   ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; clkgencore|altpll_component|pll|clk[1]      ; 1402     ; 0        ; 0        ; 0        ;
; ep93xx_end_q                                ; clkgencore|altpll_component|pll|clk[1]      ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; clkgencore|altpll_component|pll|clk[1]      ; 8111     ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; clkgencore|altpll_component|pll|clk[1]      ; 2        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                                ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; start_cycle_pad                             ; start_cycle_pad                             ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 44       ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1]      ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 17       ; 0        ; 0        ; 0        ;
; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 44       ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                               ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; ep93xx_end_q                           ; bd_oe_pad                                   ; 1        ; 1        ; 1        ; 1        ;
; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1]      ; 36       ; 0        ; 0        ; 0        ;
; start_cycle_pad                        ; ep93xx_end_q                                ; 1        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                           ; start_cycle_pad                             ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; ep93xx_end_q                           ; bd_oe_pad                                   ; 1        ; 1        ; 1        ; 1        ;
; clkgencore|altpll_component|pll|clk[1] ; clkgencore|altpll_component|pll|clk[1]      ; 36       ; 0        ; 0        ; 0        ;
; start_cycle_pad                        ; ep93xx_end_q                                ; 1        ; 1        ; 0        ; 0        ;
; ep93xx_end_q                           ; start_cycle_pad                             ; 1        ; 1        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_1|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_2|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_3|slow_clk ; 1        ; 0        ; 0        ; 0        ;
; clkgencore|altpll_component|pll|clk[1] ; ts7300_usercore:usercore|pwm:PWM_4|slow_clk ; 1        ; 0        ; 0        ; 0        ;
+----------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 50    ; 50   ;
; Unconstrained Input Port Paths  ; 81    ; 81   ;
; Unconstrained Output Ports      ; 51    ; 51   ;
; Unconstrained Output Port Paths ; 123   ; 123  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Apr 14 12:54:13 2014
Info: Command: quartus_sta ts7300_opencore -c ts7300_top
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ts7300_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz_pad clk_25mhz_pad
    Info (332110): create_generated_clock -source {clkgencore|altpll_component|pll|inclk[0]} -multiply_by 3 -duty_cycle 50.00 -name {clkgencore|altpll_component|pll|clk[1]} {clkgencore|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_1|slow_clk ts7300_usercore:usercore|pwm:PWM_1|slow_clk
    Info (332105): create_clock -period 1.000 -name start_cycle_pad start_cycle_pad
    Info (332105): create_clock -period 1.000 -name ep93xx_end_q ep93xx_end_q
    Info (332105): create_clock -period 1.000 -name bd_oe_pad bd_oe_pad
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_3|slow_clk ts7300_usercore:usercore|pwm:PWM_3|slow_clk
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_2|slow_clk ts7300_usercore:usercore|pwm:PWM_2|slow_clk
    Info (332105): create_clock -period 1.000 -name ts7300_usercore:usercore|pwm:PWM_4|slow_clk ts7300_usercore:usercore|pwm:PWM_4|slow_clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.505
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.505      -884.879 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    -5.122       -31.618 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -4.619       -31.163 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -4.589       -34.357 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -4.363       -30.747 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -0.823        -1.333 bd_oe_pad 
    Info (332119):     0.235         0.000 start_cycle_pad 
Info (332146): Worst-case hold slack is -3.588
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.588       -16.388 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    -0.296        -0.296 start_cycle_pad 
    Info (332119):     0.499         0.000 bd_oe_pad 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):     0.499         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
Info (332146): Worst-case recovery slack is -3.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.814        -3.814 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -3.736        -3.736 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -3.097        -3.097 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -3.007        -3.007 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -1.453        -1.453 ep93xx_end_q 
    Info (332119):     1.317         0.000 start_cycle_pad 
    Info (332119):     1.322         0.000 bd_oe_pad 
    Info (332119):     9.316         0.000 clkgencore|altpll_component|pll|clk[1] 
Info (332146): Worst-case removal slack is -1.088
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.088        -2.176 bd_oe_pad 
    Info (332119):    -1.083        -1.083 start_cycle_pad 
    Info (332119):     1.351         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):     1.687         0.000 ep93xx_end_q 
    Info (332119):     2.742         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     2.832         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):     3.471         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):     3.549         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941       -39.041 start_cycle_pad 
    Info (332119):    -1.941        -4.909 bd_oe_pad 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -0.742       -13.356 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -0.742        -1.484 ep93xx_end_q 
    Info (332119):     5.424         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    20.000         0.000 clk_25mhz_pad 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.043
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.043       -14.931 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -1.948       -14.844 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -1.935       -15.831 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -1.820       -14.540 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -1.819      -253.712 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):     0.053         0.000 bd_oe_pad 
    Info (332119):     0.665         0.000 start_cycle_pad 
Info (332146): Worst-case hold slack is -1.950
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.950       -10.775 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    -0.530        -0.530 start_cycle_pad 
    Info (332119):     0.215         0.000 bd_oe_pad 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):     0.215         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
Info (332146): Worst-case recovery slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814        -1.814 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -1.779        -1.779 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -1.599        -1.599 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -1.552        -1.552 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -0.336        -0.336 ep93xx_end_q 
    Info (332119):     1.207         0.000 bd_oe_pad 
    Info (332119):     1.207         0.000 start_cycle_pad 
    Info (332119):    11.756         0.000 clkgencore|altpll_component|pll|clk[1] 
Info (332146): Worst-case removal slack is -0.827
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.827        -1.654 bd_oe_pad 
    Info (332119):    -0.827        -0.827 start_cycle_pad 
    Info (332119):     0.589         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):     0.716         0.000 ep93xx_end_q 
    Info (332119):     1.433         0.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):     1.480         0.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):     1.660         0.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):     1.695         0.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -26.380 start_cycle_pad 
    Info (332119):    -1.380        -3.380 bd_oe_pad 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_1|slow_clk 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_2|slow_clk 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_3|slow_clk 
    Info (332119):    -0.500        -9.000 ts7300_usercore:usercore|pwm:PWM_4|slow_clk 
    Info (332119):    -0.500        -1.000 ep93xx_end_q 
    Info (332119):     5.666         0.000 clkgencore|altpll_component|pll|clk[1] 
    Info (332119):    20.000         0.000 clk_25mhz_pad 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 496 megabytes
    Info: Processing ended: Mon Apr 14 12:54:17 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


