{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728816831135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728816831135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 04:53:51 2024 " "Processing started: Sun Oct 13 04:53:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728816831135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816831135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SerialCom -c SerialCom " "Command: quartus_map --read_settings_files=on --write_settings_files=off SerialCom -c SerialCom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816831135 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728816831433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728816831433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_fpga_top " "Found entity 1: uart_fpga_top" {  } { { "uart_fpga_top.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_7segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7Segment " "Found entity 1: BCD_to_7Segment" {  } { { "BCD_to_7Segment.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/BCD_to_7Segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_handshake.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_handshake.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_handshake " "Found entity 1: uart_handshake" {  } { { "uart_handshake.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_handshake.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_N_bits " "Found entity 1: Counter_N_bits" {  } { { "Counter_N_bits.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Counter_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file bcd_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Counter " "Found entity 1: BCD_Counter" {  } { { "BCD_Counter.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/BCD_Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_cell.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_cell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_Cell " "Found entity 1: D_FF_Cell" {  } { { "D_FF_Cell.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/D_FF_Cell.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_manual.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_manual.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF_Manual " "Found entity 1: D_FF_Manual" {  } { { "D_FF_Manual.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/D_FF_Manual.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_N_bits " "Found entity 1: Comparator_N_bits" {  } { { "Comparator_N_bits.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Comparator_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_n_bits.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_N_bits " "Found entity 1: Adder_N_bits" {  } { { "Adder_N_bits.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Adder_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836487 ""} { "Info" "ISGN_ENTITY_NAME" "2 Full_Adder " "Found entity 2: Full_Adder" {  } { { "Adder_N_bits.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Adder_N_bits.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_n_bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_n_bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1_N_bits " "Found entity 1: Mux2to1_N_bits" {  } { { "Mux2to1_N_bits.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Mux2to1_N_bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file uart_tx_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx_pkg (SystemVerilog) " "Found design unit 1: uart_tx_pkg (SystemVerilog)" {  } { { "uart_tx_pkg.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_pkg.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_1 " "Found entity 1: uart_tx_mux_1" {  } { { "uart_tx_mux_1.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_2 " "Found entity 1: uart_tx_mux_2" {  } { { "uart_tx_mux_2.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_3 " "Found entity 1: uart_tx_mux_3" {  } { { "uart_tx_mux_3.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_3.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_fsm " "Found entity 1: uart_tx_fsm" {  } { { "uart_tx_fsm.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_fsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_clk_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_clk_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_clk_counter " "Found entity 1: uart_tx_clk_counter" {  } { { "uart_tx_clk_counter.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_clk_counter.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_bit_index.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_bit_index.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_bit_index " "Found entity 1: uart_tx_bit_index" {  } { { "uart_tx_bit_index.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_bit_index.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_4 " "Found entity 1: uart_tx_mux_4" {  } { { "uart_tx_mux_4.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_mux_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_mux_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx_mux_5 " "Found entity 1: uart_tx_mux_5" {  } { { "uart_tx_mux_5.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_5.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728816836500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816836500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unidades_borrow Timer.sv(53) " "Verilog HDL Implicit Net warning at Timer.sv(53): created implicit net for \"unidades_borrow\"" {  } { { "Timer.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Timer.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "decenas_borrow Timer.sv(65) " "Verilog HDL Implicit Net warning at Timer.sv(65): created implicit net for \"decenas_borrow\"" {  } { { "Timer.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Timer.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836500 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "is_count_less_eq uart_tx_clk_counter.sv(60) " "Verilog HDL Implicit Net warning at uart_tx_clk_counter.sv(60): created implicit net for \"is_count_less_eq\"" {  } { { "uart_tx_clk_counter.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_clk_counter.sv" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_fpga_top " "Elaborating entity \"uart_fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728816836528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "uart_fpga_top.sv" "uart_tx_inst" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_fsm uart_tx:uart_tx_inst\|uart_tx_fsm:fsm " "Elaborating entity \"uart_tx_fsm\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_fsm:fsm\"" {  } { { "uart_tx.sv" "fsm" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836537 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t2 uart_tx_fsm.sv(55) " "Verilog HDL or VHDL warning at uart_tx_fsm.sv(55): object \"t2\" assigned a value but never read" {  } { { "uart_tx_fsm.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_fsm.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728816836538 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_fsm:fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t10 uart_tx_fsm.sv(63) " "Verilog HDL or VHDL warning at uart_tx_fsm.sv(63): object \"t10\" assigned a value but never read" {  } { { "uart_tx_fsm.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_fsm.sv" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1728816836538 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_fsm:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_N_bits uart_tx:uart_tx_inst\|uart_tx_fsm:fsm\|Comparator_N_bits:cmp_IDLE " "Elaborating entity \"Comparator_N_bits\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_fsm:fsm\|Comparator_N_bits:cmp_IDLE\"" {  } { { "uart_tx_fsm.sv" "cmp_IDLE" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_fsm.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_clk_counter uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter " "Elaborating entity \"uart_tx_clk_counter\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\"" {  } { { "uart_tx.sv" "clk_counter" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_clk_counter.sv(55) " "Verilog HDL assignment warning at uart_tx_clk_counter.sv(55): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx_clk_counter.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_clk_counter.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728816836541 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_N_bits uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|Comparator_N_bits:cmp_count_less " "Elaborating entity \"Comparator_N_bits\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|Comparator_N_bits:cmp_count_less\"" {  } { { "uart_tx_clk_counter.sv" "cmp_count_less" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_clk_counter.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N_bits uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|Adder_N_bits:adder " "Elaborating entity \"Adder_N_bits\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|Adder_N_bits:adder\"" {  } { { "uart_tx_clk_counter.sv" "adder" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_clk_counter.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|Adder_N_bits:adder\|Full_Adder:FULL_ADDER_ARRAY\[0\].full_adder_inst " "Elaborating entity \"Full_Adder\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|Adder_N_bits:adder\|Full_Adder:FULL_ADDER_ARRAY\[0\].full_adder_inst\"" {  } { { "Adder_N_bits.sv" "FULL_ADDER_ARRAY\[0\].full_adder_inst" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Adder_N_bits.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_4 uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_4:mux_clock_count " "Elaborating entity \"uart_tx_mux_4\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_4:mux_clock_count\"" {  } { { "uart_tx_clk_counter.sv" "mux_clock_count" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_clk_counter.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_5 uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_5:mux_clk_enable " "Elaborating entity \"uart_tx_mux_5\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_5:mux_clk_enable\"" {  } { { "uart_tx_clk_counter.sv" "mux_clk_enable" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_clk_counter.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_4 uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_5:mux_clk_enable\|uart_tx_mux_4:mux_inst " "Elaborating entity \"uart_tx_mux_4\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|uart_tx_mux_5:mux_clk_enable\|uart_tx_mux_4:mux_inst\"" {  } { { "uart_tx_mux_5.sv" "mux_inst" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_mux_5.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|D_FF_Manual:dff_clock_count " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|D_FF_Manual:dff_clock_count\"" {  } { { "uart_tx_clk_counter.sv" "dff_clock_count" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_clk_counter.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Cell uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|D_FF_Manual:dff_clock_count\|D_FF_Cell:DFF_ARRAY\[0\].dff_cell " "Elaborating entity \"D_FF_Cell\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|D_FF_Manual:dff_clock_count\|D_FF_Cell:DFF_ARRAY\[0\].dff_cell\"" {  } { { "D_FF_Manual.sv" "DFF_ARRAY\[0\].dff_cell" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/D_FF_Manual.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|D_FF_Manual:dff_clk_enable " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_clk_counter:clk_counter\|D_FF_Manual:dff_clk_enable\"" {  } { { "uart_tx_clk_counter.sv" "dff_clk_enable" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_clk_counter.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_bit_index uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx " "Elaborating entity \"uart_tx_bit_index\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx\"" {  } { { "uart_tx.sv" "bit_idx" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx_bit_index.sv(39) " "Verilog HDL assignment warning at uart_tx_bit_index.sv(39): truncated value with size 32 to match size of target (16)" {  } { { "uart_tx_bit_index.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_bit_index.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728816836559 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_bit_index:bit_idx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N_bits uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx\|Adder_N_bits:adder_bit_index " "Elaborating entity \"Adder_N_bits\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx\|Adder_N_bits:adder_bit_index\"" {  } { { "uart_tx_bit_index.sv" "adder_bit_index" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_bit_index.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_4 uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx\|uart_tx_mux_4:mux_bit_enable " "Elaborating entity \"uart_tx_mux_4\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx\|uart_tx_mux_4:mux_bit_enable\"" {  } { { "uart_tx_bit_index.sv" "mux_bit_enable" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_bit_index.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx\|D_FF_Manual:dff_bit_index " "Elaborating entity \"D_FF_Manual\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_bit_index:bit_idx\|D_FF_Manual:dff_bit_index\"" {  } { { "uart_tx_bit_index.sv" "dff_bit_index" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_bit_index.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_1 uart_tx:uart_tx_inst\|uart_tx_mux_1:mux1 " "Elaborating entity \"uart_tx_mux_1\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_mux_1:mux1\"" {  } { { "uart_tx.sv" "mux1" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_2 uart_tx:uart_tx_inst\|uart_tx_mux_2:mux2 " "Elaborating entity \"uart_tx_mux_2\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_mux_2:mux2\"" {  } { { "uart_tx.sv" "mux2" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx_mux_3 uart_tx:uart_tx_inst\|uart_tx_mux_3:mux3 " "Elaborating entity \"uart_tx_mux_3\" for hierarchy \"uart_tx:uart_tx_inst\|uart_tx_mux_3:mux3\"" {  } { { "uart_tx.sv" "mux3" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "uart_fpga_top.sv" "uart_rx_inst" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_handshake uart_handshake:handshake_inst " "Elaborating entity \"uart_handshake\" for hierarchy \"uart_handshake:handshake_inst\"" {  } { { "uart_fpga_top.sv" "handshake_inst" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:timer_inst " "Elaborating entity \"Timer\" for hierarchy \"Timer:timer_inst\"" {  } { { "uart_fpga_top.sv" "timer_inst" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_N_bits Timer:timer_inst\|Counter_N_bits:contador_1hz " "Elaborating entity \"Counter_N_bits\" for hierarchy \"Timer:timer_inst\|Counter_N_bits:contador_1hz\"" {  } { { "Timer.sv" "contador_1hz" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Timer.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual Timer:timer_inst\|Counter_N_bits:contador_1hz\|D_FF_Manual:contador_reg " "Elaborating entity \"D_FF_Manual\" for hierarchy \"Timer:timer_inst\|Counter_N_bits:contador_1hz\|D_FF_Manual:contador_reg\"" {  } { { "Counter_N_bits.sv" "contador_reg" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Counter_N_bits.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_N_bits Timer:timer_inst\|Counter_N_bits:contador_1hz\|Comparator_N_bits:terminal_count_comparator " "Elaborating entity \"Comparator_N_bits\" for hierarchy \"Timer:timer_inst\|Counter_N_bits:contador_1hz\|Comparator_N_bits:terminal_count_comparator\"" {  } { { "Counter_N_bits.sv" "terminal_count_comparator" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Counter_N_bits.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N_bits Timer:timer_inst\|Counter_N_bits:contador_1hz\|Adder_N_bits:incrementer " "Elaborating entity \"Adder_N_bits\" for hierarchy \"Timer:timer_inst\|Counter_N_bits:contador_1hz\|Adder_N_bits:incrementer\"" {  } { { "Counter_N_bits.sv" "incrementer" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Counter_N_bits.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_N_bits Timer:timer_inst\|Counter_N_bits:contador_1hz\|Mux2to1_N_bits:enable_mux " "Elaborating entity \"Mux2to1_N_bits\" for hierarchy \"Timer:timer_inst\|Counter_N_bits:contador_1hz\|Mux2to1_N_bits:enable_mux\"" {  } { { "Counter_N_bits.sv" "enable_mux" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Counter_N_bits.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_N_bits Timer:timer_inst\|Comparator_N_bits:unidades_zero_comparator " "Elaborating entity \"Comparator_N_bits\" for hierarchy \"Timer:timer_inst\|Comparator_N_bits:unidades_zero_comparator\"" {  } { { "Timer.sv" "unidades_zero_comparator" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Timer.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Counter Timer:timer_inst\|BCD_Counter:unidades_counter " "Elaborating entity \"BCD_Counter\" for hierarchy \"Timer:timer_inst\|BCD_Counter:unidades_counter\"" {  } { { "Timer.sv" "unidades_counter" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Timer.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF_Manual Timer:timer_inst\|BCD_Counter:unidades_counter\|D_FF_Manual:contador_reg " "Elaborating entity \"D_FF_Manual\" for hierarchy \"Timer:timer_inst\|BCD_Counter:unidades_counter\|D_FF_Manual:contador_reg\"" {  } { { "BCD_Counter.sv" "contador_reg" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/BCD_Counter.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N_bits Timer:timer_inst\|BCD_Counter:unidades_counter\|Adder_N_bits:decrementer " "Elaborating entity \"Adder_N_bits\" for hierarchy \"Timer:timer_inst\|BCD_Counter:unidades_counter\|Adder_N_bits:decrementer\"" {  } { { "BCD_Counter.sv" "decrementer" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/BCD_Counter.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1_N_bits Timer:timer_inst\|BCD_Counter:unidades_counter\|Mux2to1_N_bits:borrow_mux " "Elaborating entity \"Mux2to1_N_bits\" for hierarchy \"Timer:timer_inst\|BCD_Counter:unidades_counter\|Mux2to1_N_bits:borrow_mux\"" {  } { { "BCD_Counter.sv" "borrow_mux" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/BCD_Counter.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_to_7Segment Timer:timer_inst\|BCD_to_7Segment:bcd_unidades " "Elaborating entity \"BCD_to_7Segment\" for hierarchy \"Timer:timer_inst\|BCD_to_7Segment:bcd_unidades\"" {  } { { "Timer.sv" "bcd_unidades" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/Timer.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816836615 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "a mux_clk_enable 1 3 " "Port \"a\" on the entity instantiation of \"mux_clk_enable\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "uart_tx_clk_counter.sv" "mux_clk_enable" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_clk_counter.sv" 97 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1728816836647 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "b mux_clk_enable 1 3 " "Port \"b\" on the entity instantiation of \"mux_clk_enable\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "uart_tx_clk_counter.sv" "mux_clk_enable" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_clk_counter.sv" 97 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1728816836648 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "y mux_clk_enable 1 3 " "Port \"y\" on the entity instantiation of \"mux_clk_enable\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be left dangling without any fan-out logic." {  } { { "uart_tx_clk_counter.sv" "mux_clk_enable" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_tx_clk_counter.sv" 97 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1728816836648 "|uart_fpga_top|uart_tx:uart_tx_inst|uart_tx_clk_counter:clk_counter|uart_tx_mux_5:mux_clk_enable"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1728816837038 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_handshake\[0\] GND " "Pin \"seg_handshake\[0\]\" is stuck at GND" {  } { { "uart_fpga_top.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728816837215 "|uart_fpga_top|seg_handshake[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_handshake\[4\] GND " "Pin \"seg_handshake\[4\]\" is stuck at GND" {  } { { "uart_fpga_top.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728816837215 "|uart_fpga_top|seg_handshake[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_handshake\[5\] GND " "Pin \"seg_handshake\[5\]\" is stuck at GND" {  } { { "uart_fpga_top.sv" "" { Text "C:/Users/Adriel/Desktop/Informacion-de-Prioridad/TEC/2024/Semestre_2/FAC/Evaluaciones/ProyectoGrupal1/-mvasquez-_compu_archi_found_2G1_2024/SPIorUARTconf/uart_fpga_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728816837215 "|uart_fpga_top|seg_handshake[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1728816837215 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728816837266 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728816837435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728816837558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728816837558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "332 " "Implemented 332 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728816837598 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728816837598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "290 " "Implemented 290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728816837598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728816837598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728816837613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 04:53:57 2024 " "Processing ended: Sun Oct 13 04:53:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728816837613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728816837613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728816837613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728816837613 ""}
