From fe838c4becfef96d02057c257809144839469f39 Mon Sep 17 00:00:00 2001
From: Larry Finger <Larry.Finger@lwfinger.net>
Date: Sat, 15 Mar 2014 22:36:51 -0500
Subject: [PATCH 338/390] Remove undefined DBG

Signed-off-by: Larry Finger <Larry.Finger@lwfinger.net>
---
 hal/rtl8192d_hal_init.c | 43 ---------------------------------
 hal/rtl8192d_phycfg.c   | 63 ++++++++++---------------------------------------
 include/rtl8192d_hal.h  | 32 ++++++++++---------------
 3 files changed, 26 insertions(+), 112 deletions(-)

--- a/drivers/staging/rtl8192du/hal/rtl8192d_hal_init.c
+++ b/drivers/staging/rtl8192du/hal/rtl8192d_hal_init.c
@@ -867,54 +867,11 @@ rtl8192d_ReadTxPowerInfo(
 			pHalData->TxPwrLevelHT40_2S[rfPath][ch]  = (pwr > diff) ? (pwr - diff) : 0;
 		}
 	}
-
-#if DBG
-
-	for (rfPath = 0; rfPath < RF_PATH_MAX; rfPath++) {
-		for (ch = 0; ch < CHANNEL_MAX_NUMBER; ch++) {
-			if (ch < CHANNEL_MAX_NUMBER_2G)
-			{
-				DBG_8192D("RF(%d)-Ch(%d) [CCK / HT40_1S / HT40_2S] = [0x%x / 0x%x / 0x%x]\n",
-					rfPath, ch,
-					pHalData->TxPwrLevelCck[rfPath][ch],
-					pHalData->TxPwrLevelHT40_1S[rfPath][ch],
-					pHalData->TxPwrLevelHT40_2S[rfPath][ch]);
-			}
-			else
-			{
-				DBG_8192D("RF(%d)-Ch(%d) [HT40_1S / HT40_2S] = [0x%x / 0x%x]\n",
-					rfPath, ch,
-					pHalData->TxPwrLevelHT40_1S[rfPath][ch],
-					pHalData->TxPwrLevelHT40_2S[rfPath][ch]);
-			}
-		}
-	}
-
-	for (ch = 0; ch < CHANNEL_MAX_NUMBER; ch++) {
-		DBG_8192D("RF-A Ht20 to HT40 Diff[%d] = 0x%x\n", ch, pHalData->TxPwrHt20Diff[RF_PATH_A][ch]);
-	}
-
-	for (ch = 0; ch < CHANNEL_MAX_NUMBER; ch++) {
-		DBG_8192D("RF-A Legacy to Ht40 Diff[%d] = 0x%x\n", ch, pHalData->TxPwrLegacyHtDiff[RF_PATH_A][ch]);
-	}
-
-	for (ch = 0; ch < CHANNEL_MAX_NUMBER; ch++) {
-		DBG_8192D("RF-B Ht20 to HT40 Diff[%d] = 0x%x\n", ch, pHalData->TxPwrHt20Diff[RF_PATH_B][ch]);
-	}
-
-	for (ch = 0; ch < CHANNEL_MAX_NUMBER; ch++) {
-		DBG_8192D("RF-B Legacy to HT40 Diff[%d] = 0x%x\n", ch, pHalData->TxPwrLegacyHtDiff[RF_PATH_B][ch]);
-	}
-
-#endif
 }
 
-/*  */
 /*	Description: */
 /*		Reset Dual Mac Mode Switch related settings */
-/*  */
 /*	Assumption: */
-/*  */
 void rtl8192d_ResetDualMacSwitchVariables(
 		struct rtw_adapter *			adapter
 )
--- a/drivers/staging/rtl8192du/hal/rtl8192d_phycfg.c
+++ b/drivers/staging/rtl8192du/hal/rtl8192d_phycfg.c
@@ -5453,68 +5453,31 @@ void PHY_ConfigMacPhyModeInfo92D(struct
 
 	adapter->registrypriv.channel = pHalData->CurrentChannel;
 
-#if DBG
-	switch (pHalData->VersionID)
-	{
-		case VERSION_NORMAL_CHIP_92D_D_CUT_SINGLEPHY:
-			MSG_8192D("Chip Version ID: VERSION_NORMAL_CHIP_92D_D_CUT_SINGLEPHY.\n");
-			break;
-		case VERSION_NORMAL_CHIP_92D_D_CUT_DUALPHY:
-			MSG_8192D("Chip Version ID: VERSION_NORMAL_CHIP_92D_D_CUT_DUALPHY.\n");
-			break;
-		case VERSION_NORMAL_CHIP_92D_E_CUT_SINGLEPHY:
-			MSG_8192D("Chip Version ID: VERSION_NORMAL_CHIP_92D_E_CUT_SINGLEPHY.\n");
-			break;
-		case VERSION_NORMAL_CHIP_92D_E_CUT_DUALPHY:
-			MSG_8192D("Chip Version ID: VERSION_NORMAL_CHIP_92D_E_CUT_DUALPHY.\n");
-			break;
-		case VERSION_NORMAL_CHIP_92D_C_CUT_SINGLEPHY:
-			MSG_8192D("Chip Version ID: VERSION_NORMAL_CHIP_92D_C_CUT_SINGLEPHY.\n");
-			break;
-		case VERSION_NORMAL_CHIP_92D_C_CUT_DUALPHY:
-			MSG_8192D("Chip Version ID: VERSION_NORMAL_CHIP_92D_C_CUT_DUALPHY.\n");
-			break;
-		case VERSION_TEST_CHIP_92D_SINGLEPHY:
-			MSG_8192D("Chip Version ID: VERSION_TEST_CHIP_92D_SINGLEPHY.\n");
-			break;
-		case VERSION_TEST_CHIP_92D_DUALPHY:
-			MSG_8192D("Chip Version ID: VERSION_TEST_CHIP_92D_DUALPHY.\n");
-			break;
-		default:
-			MSG_8192D("Chip Version ID: ???????????????.0x%04X\n", pHalData->VersionID);
-			break;
-	}
-#endif
-
-	switch (pHalData->BandSet92D)
-	{
-		case BAND_ON_2_4G:
-			adapter->registrypriv.wireless_mode = WIRELESS_11BG_24N;
-			break;
-
-		case BAND_ON_5G:
-			adapter->registrypriv.wireless_mode = WIRELESS_11A_5N;
-			break;
-
-		case BAND_ON_BOTH:
-			adapter->registrypriv.wireless_mode = WIRELESS_11ABGN;
-			break;
-
-		default:
-			adapter->registrypriv.wireless_mode = WIRELESS_11ABGN;
-			break;
+	switch (pHalData->BandSet92D) {
+	case BAND_ON_2_4G:
+		adapter->registrypriv.wireless_mode = WIRELESS_11BG_24N;
+		break;
+
+	case BAND_ON_5G:
+		adapter->registrypriv.wireless_mode = WIRELESS_11A_5N;
+		break;
+
+	case BAND_ON_BOTH:
+		adapter->registrypriv.wireless_mode = WIRELESS_11ABGN;
+		break;
+
+	default:
+		adapter->registrypriv.wireless_mode = WIRELESS_11ABGN;
+		break;
 	}
 	DBG_8192D("%s(): wireless_mode = %x\n", __func__, adapter->registrypriv.wireless_mode);
 }
 
-/*  */
 /*	Description: */
 /*	set RX packet buffer and other setting acording to dual mac mode */
-/*  */
 /*	Assumption: */
 /*		1. Boot from EEPROM and CR9346 regiser has verified. */
 /*		2. PASSIVE_LEVEL (USB interface) */
-/*  */
 void PHY_ConfigMacCoexist_RFPage92D(
 		struct rtw_adapter *			adapter
 )
--- a/drivers/staging/rtl8192du/include/rtl8192d_hal.h
+++ b/drivers/staging/rtl8192du/include/rtl8192d_hal.h
@@ -69,35 +69,29 @@ static u8	RF_REG_for_C_CUT_5G_internalPA
 static u8	RF_REG_for_C_CUT_2G[RF_REG_NUM_for_C_CUT_2G] =
 			{RF_SYN_G1, RF_SYN_G2,	RF_SYN_G3,	RF_SYN_G7,	RF_SYN_G8};
 
-#if DBG
-static u32	RF_REG_MASK_for_C_CUT_2G[RF_REG_NUM_for_C_CUT_2G] =
-			{BIT19|BIT18|BIT17|BIT14|BIT1,	BIT10|BIT9,
-			BIT18|BIT17|BIT16|BIT1,		BIT2|BIT1,
-			BIT15|BIT14|BIT13|BIT12|BIT11};
-#endif	/* amy, temp remove */
 static u8	RF_CHNL_5G[RF_CHNL_NUM_5G] =
-			{36,40,44,48,52,56,60,64,100,104,108,112,116,120,124,128,132,136,140};
+	{36,40,44,48,52,56,60,64,100,104,108,112,116,120,124,128,132,136,140};
 static u8	RF_CHNL_5G_40M[RF_CHNL_NUM_5G_40M] =
-			{38,42,46,50,54,58,62,102,106,110,114,118,122,126,130,134,138};
+	{38,42,46,50,54,58,62,102,106,110,114,118,122,126,130,134,138};
 
 static u32	RF_REG_Param_for_C_CUT_5G[5][RF_REG_NUM_for_C_CUT_5G] = {
-			{0xE43BE,	0xFC638,	0x77C0A,	0xDE471,	0xd7110,	0x8EB04},
-			{0xE43BE,	0xFC078,	0xF7C1A,	0xE0C71,	0xD7550,	0xAEB04},
-			{0xE43BF,	0xFF038,	0xF7C0A,	0xDE471,	0xE5550,	0xAEB04},
-			{0xE43BF,	0xFF079,	0xF7C1A,	0xDE471,	0xE5550,	0xAEB04},
-			{0xE43BF,	0xFF038,	0xF7C1A,	0xDE471,	0xd7550,	0xAEB04}};
+	{0xE43BE,	0xFC638,	0x77C0A,	0xDE471,	0xd7110,	0x8EB04},
+	{0xE43BE,	0xFC078,	0xF7C1A,	0xE0C71,	0xD7550,	0xAEB04},
+	{0xE43BF,	0xFF038,	0xF7C0A,	0xDE471,	0xE5550,	0xAEB04},
+	{0xE43BF,	0xFF079,	0xF7C1A,	0xDE471,	0xE5550,	0xAEB04},
+	{0xE43BF,	0xFF038,	0xF7C1A,	0xDE471,	0xd7550,	0xAEB04}};
 
 static u32	RF_REG_Param_for_C_CUT_2G[3][RF_REG_NUM_for_C_CUT_2G] = {
-			{0x643BC,	0xFC038,	0x77C1A,	0x41289,	0x01840},
-			{0x643BC,	0xFC038,	0x07C1A,	0x41289,	0x01840},
-			{0x243BC,	0xFC438,	0x07C1A,	0x4128B,	0x0FC41}};
+	{0x643BC,	0xFC038,	0x77C1A,	0x41289,	0x01840},
+	{0x643BC,	0xFC038,	0x07C1A,	0x41289,	0x01840},
+	{0x243BC,	0xFC438,	0x07C1A,	0x4128B,	0x0FC41}};
 
 static u32 RF_REG_SYN_G4_for_C_CUT_2G = 0xD1C31&0x7FF;
 
 static u32	RF_REG_Param_for_C_CUT_5G_internalPA[3][RF_REG_NUM_for_C_CUT_5G_internalPA] = {
-			{0x01a00,	0x40443,	0x00eb5,	0x89bec,	0x94a12,	0x94a12,	0x94a12},
-			{0x01800,	0xc0443,	0x00730,	0x896ee,	0x94a52,	0x94a52,	0x94a52},
-			{0x01800,	0xc0443,	0x00730,	0x896ee,	0x94a12,	0x94a12,	0x94a12}};
+	{0x01a00,	0x40443,	0x00eb5,	0x89bec,	0x94a12,	0x94a12,	0x94a12},
+	{0x01800,	0xc0443,	0x00730,	0x896ee,	0x94a52,	0x94a52,	0x94a52},
+	{0x01800,	0xc0443,	0x00730,	0x896ee,	0x94a12,	0x94a12,	0x94a12}};
 
 
 
