<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Aug 25 01:22:20 2022" VIVADOVERSION="2020.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="crossbar" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="166000000" DIR="I" NAME="CLOCK" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_aclk"/>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_aclk"/>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_aclk"/>
        <CONNECTION INSTANCE="smartconnect_0" PORT="aclk"/>
        <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ARESETN" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="axi_resetn"/>
        <CONNECTION INSTANCE="smartconnect_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="25000000" DIR="I" NAME="VIDEO_CLOCK" SIGIS="clk" SIGNAME="External_Ports_VIDEO_CLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axis_mm2s_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="25000000" DIR="I" NAME="CAMERA_CLOCK_IN" SIGIS="clk" SIGNAME="External_Ports_CAMERA_CLOCK_IN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axis_s2mm_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="166000000" DIR="I" NAME="SDRAM_CLOCK" SIGIS="clk" SIGNAME="External_Ports_SDRAM_CLOCK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="aclk1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="CAMERA_IN_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axis_s2mm_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="CAMERA_IN_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axis_s2mm_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CAMERA_IN_tlast" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axis_s2mm_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CAMERA_IN_tready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axis_s2mm_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="CAMERA_IN_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axis_s2mm_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="CAMERA_IN_tvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axis_s2mm_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="ZTA_DATA_awid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="ZTA_DATA_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="ZTA_DATA_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="ZTA_DATA_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="ZTA_DATA_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="ZTA_DATA_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ZTA_DATA_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="ZTA_DATA_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ZTA_DATA_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ZTA_DATA_awvalid" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ZTA_DATA_awready" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="ZTA_DATA_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="ZTA_DATA_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ZTA_DATA_wlast" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ZTA_DATA_wvalid" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ZTA_DATA_wready" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ZTA_DATA_bid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ZTA_DATA_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ZTA_DATA_bvalid" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ZTA_DATA_bready" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="ZTA_DATA_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="ZTA_DATA_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="ZTA_DATA_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="ZTA_DATA_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="ZTA_DATA_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="ZTA_DATA_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ZTA_DATA_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="ZTA_DATA_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="ZTA_DATA_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ZTA_DATA_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ZTA_DATA_arready" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ZTA_DATA_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="ZTA_DATA_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ZTA_DATA_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ZTA_DATA_rlast" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ZTA_DATA_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ZTA_DATA_rready" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S04_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="APB_0_paddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_paddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_paddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="APB_0_penable" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_penable">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_penable"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="APB_0_prdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_prdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_prdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="APB_0_pready" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="APB_0_psel" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_psel">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_psel"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="APB_0_pslverr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pslverr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pslverr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="APB_0_pwdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pwdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pwdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="APB_0_pwrite" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pwrite">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="m_apb_pwrite"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ZTA_CONTROL_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ZTA_CONTROL_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ZTA_CONTROL_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ZTA_CONTROL_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ZTA_CONTROL_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ZTA_CONTROL_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ZTA_CONTROL_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ZTA_CONTROL_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ZTA_CONTROL_awvalid" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ZTA_CONTROL_awready" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ZTA_CONTROL_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ZTA_CONTROL_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ZTA_CONTROL_wlast" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ZTA_CONTROL_wvalid" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ZTA_CONTROL_wready" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="ZTA_CONTROL_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ZTA_CONTROL_bvalid" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ZTA_CONTROL_bready" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ZTA_CONTROL_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="ZTA_CONTROL_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ZTA_CONTROL_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="ZTA_CONTROL_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="ZTA_CONTROL_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ZTA_CONTROL_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="ZTA_CONTROL_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="ZTA_CONTROL_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ZTA_CONTROL_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ZTA_CONTROL_arready" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="ZTA_CONTROL_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="ZTA_CONTROL_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ZTA_CONTROL_rlast" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ZTA_CONTROL_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ZTA_CONTROL_rready" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M03_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="VIDEO_OUT_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axis_mm2s_tdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="VIDEO_OUT_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tkeep">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axis_mm2s_tkeep"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VIDEO_OUT_tlast" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axis_mm2s_tlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="VIDEO_OUT_tready" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axis_mm2s_tready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="VIDEO_OUT_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tuser">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axis_mm2s_tuser"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="VIDEO_OUT_tvalid" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axis_mm2s_tvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="DBUS_awid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="DBUS_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DBUS_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="DBUS_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="DBUS_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="DBUS_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="DBUS_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="DBUS_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="DBUS_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DBUS_awvalid" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DBUS_awready" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="DBUS_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="DBUS_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DBUS_wlast" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DBUS_wvalid" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DBUS_wready" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DBUS_bid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_bid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_bid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DBUS_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DBUS_bvalid" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DBUS_bready" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="DBUS_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="DBUS_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="DBUS_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="DBUS_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="DBUS_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="DBUS_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="DBUS_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="DBUS_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="DBUS_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DBUS_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DBUS_arready" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="DBUS_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="DBUS_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="DBUS_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DBUS_rlast" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="DBUS_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="DBUS_rready" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S01_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="IBUS_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="IBUS_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="IBUS_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="IBUS_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="IBUS_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="0" NAME="IBUS_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="IBUS_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="IBUS_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="IBUS_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="IBUS_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IBUS_arready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="IBUS_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="IBUS_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="IBUS_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IBUS_rlast" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="IBUS_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="IBUS_rready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="S00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="SDRAM_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="SDRAM_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="SDRAM_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="SDRAM_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="SDRAM_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="SDRAM_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="SDRAM_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="SDRAM_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SDRAM_awvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SDRAM_awready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="63" NAME="SDRAM_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="SDRAM_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SDRAM_wlast" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SDRAM_wvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SDRAM_wready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="SDRAM_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SDRAM_bvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SDRAM_bready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="SDRAM_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="SDRAM_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arlen">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arlen"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="SDRAM_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arsize">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arsize"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="SDRAM_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arburst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arburst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="0" NAME="SDRAM_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arlock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arlock"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="SDRAM_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arcache">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arcache"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="SDRAM_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arprot">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arprot"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="SDRAM_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arqos">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arqos"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SDRAM_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SDRAM_arready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="63" NAME="SDRAM_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="1" NAME="SDRAM_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SDRAM_rlast" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rlast">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rlast"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="SDRAM_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SDRAM_rready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="smartconnect_0" PORT="M00_AXI_rready"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_IBUS" DATAWIDTH="32" NAME="IBUS" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARID" PHYSICAL="IBUS_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="IBUS_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="IBUS_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="IBUS_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="IBUS_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="IBUS_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="IBUS_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="IBUS_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="IBUS_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="IBUS_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="IBUS_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="IBUS_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="IBUS_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="IBUS_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="IBUS_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="IBUS_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="IBUS_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0FFFFFFF" INSTANCE="SDRAM" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="IBUS" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="SDRAM"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_DBUS" DATAWIDTH="32" NAME="DBUS" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="DBUS_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="DBUS_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="DBUS_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="DBUS_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="DBUS_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="DBUS_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="DBUS_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="DBUS_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="DBUS_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="DBUS_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="DBUS_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="DBUS_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="DBUS_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="DBUS_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="DBUS_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="DBUS_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="DBUS_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="DBUS_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="DBUS_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="DBUS_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="DBUS_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="DBUS_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="DBUS_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="DBUS_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="DBUS_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="DBUS_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="DBUS_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="DBUS_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="DBUS_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="DBUS_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="DBUS_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="DBUS_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="DBUS_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="DBUS_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="DBUS_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="DBUS_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="DBUS_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0FFFFFFF" INSTANCE="SDRAM" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="DBUS" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="SDRAM"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xF1000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xF100FFFF" INSTANCE="axi_vdma_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="DBUS" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="S_AXI_LITE"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xF2000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xF200FFFF" INSTANCE="ZTA_CONTROL" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="DBUS" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="ZTA_CONTROL"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0xF4000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0xF400FFFF" INSTANCE="APB_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="DBUS" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="APB_0"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_vdma_0"/>
      </PERIPHERALS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_ZTA_DATA" DATAWIDTH="64" NAME="ZTA_DATA" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="1"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWID" PHYSICAL="ZTA_DATA_awid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="ZTA_DATA_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="ZTA_DATA_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="ZTA_DATA_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="ZTA_DATA_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="ZTA_DATA_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="ZTA_DATA_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="ZTA_DATA_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="ZTA_DATA_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="ZTA_DATA_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="ZTA_DATA_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="ZTA_DATA_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="ZTA_DATA_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="ZTA_DATA_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="ZTA_DATA_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="ZTA_DATA_wready"/>
        <PORTMAP LOGICAL="BID" PHYSICAL="ZTA_DATA_bid"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="ZTA_DATA_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="ZTA_DATA_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="ZTA_DATA_bready"/>
        <PORTMAP LOGICAL="ARID" PHYSICAL="ZTA_DATA_arid"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ZTA_DATA_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="ZTA_DATA_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="ZTA_DATA_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="ZTA_DATA_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ZTA_DATA_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ZTA_DATA_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="ZTA_DATA_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="ZTA_DATA_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ZTA_DATA_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ZTA_DATA_arready"/>
        <PORTMAP LOGICAL="RID" PHYSICAL="ZTA_DATA_rid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ZTA_DATA_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ZTA_DATA_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="ZTA_DATA_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ZTA_DATA_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ZTA_DATA_rready"/>
      </PORTMAPS>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0FFFFFFF" INSTANCE="SDRAM" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="ZTA_DATA" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="SDRAM"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_CAMERA_IN" NAME="CAMERA_IN" TYPE="TARGET">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="0"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="25000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CAMERA_CLOCK_IN"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="CAMERA_IN_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="CAMERA_IN_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="CAMERA_IN_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="CAMERA_IN_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="CAMERA_IN_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="CAMERA_IN_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="smartconnect_0_M00_AXI" DATAWIDTH="64" NAME="SDRAM" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_SDRAM_CLOCK"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="SDRAM_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="SDRAM_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="SDRAM_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="SDRAM_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="SDRAM_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="SDRAM_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="SDRAM_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="SDRAM_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="SDRAM_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="SDRAM_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="SDRAM_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="SDRAM_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="SDRAM_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="SDRAM_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="SDRAM_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="SDRAM_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="SDRAM_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="SDRAM_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="SDRAM_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="SDRAM_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="SDRAM_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="SDRAM_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="SDRAM_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="SDRAM_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="SDRAM_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="SDRAM_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="SDRAM_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="SDRAM_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="SDRAM_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="SDRAM_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="SDRAM_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="SDRAM_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="SDRAM_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="smartconnect_0_M03_AXI" DATAWIDTH="32" NAME="ZTA_CONTROL" TYPE="MASTER">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="1"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
      <PARAMETER NAME="HAS_PROT" VALUE="1"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
      <PARAMETER NAME="HAS_QOS" VALUE="1"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="ZTA_CONTROL_awaddr"/>
        <PORTMAP LOGICAL="AWLEN" PHYSICAL="ZTA_CONTROL_awlen"/>
        <PORTMAP LOGICAL="AWSIZE" PHYSICAL="ZTA_CONTROL_awsize"/>
        <PORTMAP LOGICAL="AWBURST" PHYSICAL="ZTA_CONTROL_awburst"/>
        <PORTMAP LOGICAL="AWLOCK" PHYSICAL="ZTA_CONTROL_awlock"/>
        <PORTMAP LOGICAL="AWCACHE" PHYSICAL="ZTA_CONTROL_awcache"/>
        <PORTMAP LOGICAL="AWPROT" PHYSICAL="ZTA_CONTROL_awprot"/>
        <PORTMAP LOGICAL="AWQOS" PHYSICAL="ZTA_CONTROL_awqos"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="ZTA_CONTROL_awvalid"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="ZTA_CONTROL_awready"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="ZTA_CONTROL_wdata"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="ZTA_CONTROL_wstrb"/>
        <PORTMAP LOGICAL="WLAST" PHYSICAL="ZTA_CONTROL_wlast"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="ZTA_CONTROL_wvalid"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="ZTA_CONTROL_wready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="ZTA_CONTROL_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="ZTA_CONTROL_bvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="ZTA_CONTROL_bready"/>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="ZTA_CONTROL_araddr"/>
        <PORTMAP LOGICAL="ARLEN" PHYSICAL="ZTA_CONTROL_arlen"/>
        <PORTMAP LOGICAL="ARSIZE" PHYSICAL="ZTA_CONTROL_arsize"/>
        <PORTMAP LOGICAL="ARBURST" PHYSICAL="ZTA_CONTROL_arburst"/>
        <PORTMAP LOGICAL="ARLOCK" PHYSICAL="ZTA_CONTROL_arlock"/>
        <PORTMAP LOGICAL="ARCACHE" PHYSICAL="ZTA_CONTROL_arcache"/>
        <PORTMAP LOGICAL="ARPROT" PHYSICAL="ZTA_CONTROL_arprot"/>
        <PORTMAP LOGICAL="ARQOS" PHYSICAL="ZTA_CONTROL_arqos"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="ZTA_CONTROL_arvalid"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="ZTA_CONTROL_arready"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="ZTA_CONTROL_rdata"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="ZTA_CONTROL_rresp"/>
        <PORTMAP LOGICAL="RLAST" PHYSICAL="ZTA_CONTROL_rlast"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="ZTA_CONTROL_rvalid"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="ZTA_CONTROL_rready"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_vdma_0_M_AXIS_MM2S" NAME="VIDEO_OUT" TYPE="INITIATOR">
      <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
      <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
      <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
      <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
      <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
      <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="25000000"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_VIDEO_CLOCK"/>
      <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="TDATA" PHYSICAL="VIDEO_OUT_tdata"/>
        <PORTMAP LOGICAL="TKEEP" PHYSICAL="VIDEO_OUT_tkeep"/>
        <PORTMAP LOGICAL="TLAST" PHYSICAL="VIDEO_OUT_tlast"/>
        <PORTMAP LOGICAL="TREADY" PHYSICAL="VIDEO_OUT_tready"/>
        <PORTMAP LOGICAL="TUSER" PHYSICAL="VIDEO_OUT_tuser"/>
        <PORTMAP LOGICAL="TVALID" PHYSICAL="VIDEO_OUT_tvalid"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="axi_apb_bridge_0_APB_M" NAME="APB_0" TYPE="MASTER">
      <PORTMAPS>
        <PORTMAP LOGICAL="PADDR" PHYSICAL="APB_0_paddr"/>
        <PORTMAP LOGICAL="PENABLE" PHYSICAL="APB_0_penable"/>
        <PORTMAP LOGICAL="PRDATA" PHYSICAL="APB_0_prdata"/>
        <PORTMAP LOGICAL="PREADY" PHYSICAL="APB_0_pready"/>
        <PORTMAP LOGICAL="PSEL" PHYSICAL="APB_0_psel"/>
        <PORTMAP LOGICAL="PSLVERR" PHYSICAL="APB_0_pslverr"/>
        <PORTMAP LOGICAL="PWDATA" PHYSICAL="APB_0_pwdata"/>
        <PORTMAP LOGICAL="PWRITE" PHYSICAL="APB_0_pwrite"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="17" FULLNAME="/axi_apb_bridge_0" HWVERSION="3.0" INSTANCE="axi_apb_bridge_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_apb_bridge" VLNV="xilinx.com:ip:axi_apb_bridge:3.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_apb_bridge;v=v3_0;d=pg073-axi-apb-bridge.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_apb_bridge_inst"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_APB_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_APB_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_APB_NUM_SLAVES" VALUE="1"/>
        <PARAMETER NAME="C_M_APB_PROTOCOL" VALUE="apb3"/>
        <PARAMETER NAME="C_S_AXI_RNG2_BASEADDR" VALUE="0x0000000010000000"/>
        <PARAMETER NAME="C_S_AXI_RNG2_HIGHADDR" VALUE="0x000000001FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG3_BASEADDR" VALUE="0x0000000020000000"/>
        <PARAMETER NAME="C_S_AXI_RNG3_HIGHADDR" VALUE="0x000000002FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG4_BASEADDR" VALUE="0x0000000030000000"/>
        <PARAMETER NAME="C_S_AXI_RNG4_HIGHADDR" VALUE="0x000000003FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG5_BASEADDR" VALUE="0x0000000040000000"/>
        <PARAMETER NAME="C_S_AXI_RNG5_HIGHADDR" VALUE="0x000000004FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG6_BASEADDR" VALUE="0x0000000050000000"/>
        <PARAMETER NAME="C_S_AXI_RNG6_HIGHADDR" VALUE="0x000000005FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG7_BASEADDR" VALUE="0x0000000060000000"/>
        <PARAMETER NAME="C_S_AXI_RNG7_HIGHADDR" VALUE="0x000000006FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG8_BASEADDR" VALUE="0x0000000070000000"/>
        <PARAMETER NAME="C_S_AXI_RNG8_HIGHADDR" VALUE="0x000000007FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG9_BASEADDR" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="C_S_AXI_RNG9_HIGHADDR" VALUE="0x000000008FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG10_BASEADDR" VALUE="0x0000000090000000"/>
        <PARAMETER NAME="C_S_AXI_RNG10_HIGHADDR" VALUE="0x000000009FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG11_BASEADDR" VALUE="0x00000000A0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG11_HIGHADDR" VALUE="0x00000000AFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG12_BASEADDR" VALUE="0x00000000B0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG12_HIGHADDR" VALUE="0x00000000BFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG13_BASEADDR" VALUE="0x00000000C0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG13_HIGHADDR" VALUE="0x00000000CFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG14_BASEADDR" VALUE="0x00000000D0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG14_HIGHADDR" VALUE="0x00000000DFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG15_BASEADDR" VALUE="0x00000000E0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG15_HIGHADDR" VALUE="0x00000000EFFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_RNG16_BASEADDR" VALUE="0x00000000F0000000"/>
        <PARAMETER NAME="C_S_AXI_RNG16_HIGHADDR" VALUE="0x00000000FFFFFFFF"/>
        <PARAMETER NAME="C_DPHASE_TIMEOUT" VALUE="0"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="crossbar_axi_apb_bridge_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="166000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_apb_paddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_paddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="APB_0_paddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_apb_psel" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_psel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="APB_0_psel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_apb_penable" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_penable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="APB_0_penable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_apb_pwrite" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pwrite">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="APB_0_pwrite"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_apb_pwdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pwdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="APB_0_pwdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_apb_pready" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="APB_0_pready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_apb_prdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_prdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="APB_0_prdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m_apb_pslverr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_m_apb_pslverr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="APB_0_pslverr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="smartconnect_0_M01_AXI" DATAWIDTH="32" NAME="AXI4_LITE" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_apb_bridge_0_APB_M" NAME="APB_M" TYPE="MASTER" VLNV="xilinx.com:interface:apb:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="PADDR" PHYSICAL="m_apb_paddr"/>
            <PORTMAP LOGICAL="PENABLE" PHYSICAL="m_apb_penable"/>
            <PORTMAP LOGICAL="PRDATA" PHYSICAL="m_apb_prdata"/>
            <PORTMAP LOGICAL="PREADY" PHYSICAL="m_apb_pready"/>
            <PORTMAP LOGICAL="PSEL" PHYSICAL="m_apb_psel"/>
            <PORTMAP LOGICAL="PSLVERR" PHYSICAL="m_apb_pslverr"/>
            <PORTMAP LOGICAL="PWDATA" PHYSICAL="m_apb_pwdata"/>
            <PORTMAP LOGICAL="PWRITE" PHYSICAL="m_apb_pwrite"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="10" FULLNAME="/axi_vdma_0" HWVERSION="6.3" INSTANCE="axi_vdma_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vdma" VLNV="xilinx.com:ip:axi_vdma:6.3">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v6_3;d=pg020_axi_vdma.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_LITE_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_LITE_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_DLYTMR_RESOLUTION" VALUE="125"/>
        <PARAMETER NAME="C_PRMRY_IS_ACLK_ASYNC" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_VIDPRMTR_READS" VALUE="1"/>
        <PARAMETER NAME="C_DYNAMIC_RESOLUTION" VALUE="1"/>
        <PARAMETER NAME="C_NUM_FSTORES" VALUE="8"/>
        <PARAMETER NAME="C_USE_FSYNC" VALUE="1"/>
        <PARAMETER NAME="C_USE_MM2S_FSYNC" VALUE="0"/>
        <PARAMETER NAME="C_USE_S2MM_FSYNC" VALUE="0"/>
        <PARAMETER NAME="C_FLUSH_ON_FSYNC" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_INTERNAL_GENLOCK" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_SG" VALUE="0"/>
        <PARAMETER NAME="C_M_AXI_SG_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_SG_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_INCLUDE_MM2S" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_MODE" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_NUM_MASTERS" VALUE="1"/>
        <PARAMETER NAME="C_MM2S_GENLOCK_REPEAT_EN" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_SOF_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_DRE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_MM2S_SF" VALUE="0"/>
        <PARAMETER NAME="C_MM2S_LINEBUFFER_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_MM2S_LINEBUFFER_THRESH" VALUE="4"/>
        <PARAMETER NAME="C_MM2S_MAX_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_MM2S_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_MM2S_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXIS_MM2S_TUSER_BITS" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_MODE" VALUE="0"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_NUM_MASTERS" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_GENLOCK_REPEAT_EN" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_SOF_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_DRE" VALUE="0"/>
        <PARAMETER NAME="C_INCLUDE_S2MM_SF" VALUE="1"/>
        <PARAMETER NAME="C_S2MM_LINEBUFFER_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_S2MM_LINEBUFFER_THRESH" VALUE="4"/>
        <PARAMETER NAME="C_S2MM_MAX_BURST_LENGTH" VALUE="8"/>
        <PARAMETER NAME="C_M_AXI_S2MM_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M_AXI_S2MM_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TDATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXIS_S2MM_TUSER_BITS" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_ALL" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_3" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_4" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_5" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_6" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_7" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_8" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_9" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_10" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_11" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_12" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_13" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_14" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_DEBUG_INFO_15" VALUE="1"/>
        <PARAMETER NAME="C_INSTANCE" VALUE="axi_vdma"/>
        <PARAMETER NAME="C_SELECT_XPM" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_VERT_FLIP" VALUE="0"/>
        <PARAMETER NAME="C_FAMILY" VALUE="artix7"/>
        <PARAMETER NAME="Component_Name" VALUE="crossbar_axi_vdma_0_0"/>
        <PARAMETER NAME="c_m_axi_mm2s_data_width" VALUE="32"/>
        <PARAMETER NAME="c_m_axis_mm2s_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_m_axi_s2mm_data_width" VALUE="32"/>
        <PARAMETER NAME="c_s_axis_s2mm_tdata_width" VALUE="32"/>
        <PARAMETER NAME="c_include_s2mm_dre" VALUE="0"/>
        <PARAMETER NAME="c_include_s2mm_sf" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_sf" VALUE="0"/>
        <PARAMETER NAME="c_enable_vidprmtr_reads" VALUE="1"/>
        <PARAMETER NAME="c_num_fstores" VALUE="8"/>
        <PARAMETER NAME="c_use_fsync" VALUE="1"/>
        <PARAMETER NAME="c_use_mm2s_fsync" VALUE="0"/>
        <PARAMETER NAME="c_use_s2mm_fsync" VALUE="0"/>
        <PARAMETER NAME="c_mm2s_sof_enable" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_sof_enable" VALUE="1"/>
        <PARAMETER NAME="c_include_internal_genlock" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_genlock_mode" VALUE="0"/>
        <PARAMETER NAME="c_mm2s_genlock_num_masters" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_genlock_mode" VALUE="0"/>
        <PARAMETER NAME="c_s2mm_genlock_num_masters" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_linebuffer_depth" VALUE="2048"/>
        <PARAMETER NAME="c_mm2s_linebuffer_thresh" VALUE="4"/>
        <PARAMETER NAME="c_s2mm_linebuffer_depth" VALUE="1024"/>
        <PARAMETER NAME="c_s2mm_linebuffer_thresh" VALUE="4"/>
        <PARAMETER NAME="c_include_mm2s" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_max_burst_length" VALUE="8"/>
        <PARAMETER NAME="c_include_sg" VALUE="0"/>
        <PARAMETER NAME="c_dlytmr_resolution" VALUE="125"/>
        <PARAMETER NAME="c_prmry_is_aclk_async" VALUE="1"/>
        <PARAMETER NAME="c_dynamic_resolution" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_max_burst_length" VALUE="8"/>
        <PARAMETER NAME="c_include_s2mm" VALUE="1"/>
        <PARAMETER NAME="c_enable_all" VALUE="0"/>
        <PARAMETER NAME="c_enable_mm2s_rst_out" VALUE="0"/>
        <PARAMETER NAME="c_enable_mm2s_buf_empty" VALUE="0"/>
        <PARAMETER NAME="c_enable_mm2s_param_updt" VALUE="0"/>
        <PARAMETER NAME="c_enable_mm2s_fsync_out" VALUE="0"/>
        <PARAMETER NAME="c_enable_tstvec" VALUE="0"/>
        <PARAMETER NAME="c_enable_mm2s_frmstr_reg" VALUE="0"/>
        <PARAMETER NAME="c_enable_mm2s_delay_counter" VALUE="1"/>
        <PARAMETER NAME="c_enable_mm2s_frm_counter" VALUE="1"/>
        <PARAMETER NAME="c_enable_s2mm_rst_out" VALUE="0"/>
        <PARAMETER NAME="c_enable_s2mm_buf_full" VALUE="0"/>
        <PARAMETER NAME="c_enable_s2mm_param_updt" VALUE="0"/>
        <PARAMETER NAME="c_enable_s2mm_fsync_out" VALUE="0"/>
        <PARAMETER NAME="c_enable_s2mm_sts_reg" VALUE="0"/>
        <PARAMETER NAME="c_enable_s2mm_frmstr_reg" VALUE="0"/>
        <PARAMETER NAME="c_enable_s2mm_delay_counter" VALUE="1"/>
        <PARAMETER NAME="c_enable_s2mm_frm_counter" VALUE="1"/>
        <PARAMETER NAME="c_include_mm2s_dre" VALUE="0"/>
        <PARAMETER NAME="c_flush_on_fsync" VALUE="1"/>
        <PARAMETER NAME="c_s2mm_genlock_repeat_en" VALUE="1"/>
        <PARAMETER NAME="c_mm2s_genlock_repeat_en" VALUE="0"/>
        <PARAMETER NAME="c_addr_width" VALUE="32"/>
        <PARAMETER NAME="c_single_interface" VALUE="0"/>
        <PARAMETER NAME="c_enable_vert_flip" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0xF1000000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0xF100FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="166000000" DIR="I" NAME="s_axi_lite_aclk" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="166000000" DIR="I" NAME="m_axi_mm2s_aclk" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="m_axis_mm2s_aclk" SIGIS="clk" SIGNAME="External_Ports_VIDEO_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="VIDEO_CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="166000000" DIR="I" NAME="m_axi_s2mm_aclk" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="s_axis_s2mm_aclk" SIGIS="clk" SIGNAME="External_Ports_CAMERA_CLOCK_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CAMERA_CLOCK_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_resetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_awvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_awready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_lite_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_wvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_wready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_lite_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_bvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_bready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_arvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_arready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_lite_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_lite_rvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_lite_rready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_lite_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_lite_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="mm2s_frame_ptr_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="5" NAME="s2mm_frame_ptr_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="m_axi_mm2s_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_mm2s_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_mm2s_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_mm2s_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_mm2s_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_arvalid" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_arready" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="m_axi_mm2s_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_mm2s_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rlast" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_mm2s_rvalid" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_mm2s_rready" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axis_mm2s_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="VIDEO_OUT_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axis_mm2s_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="VIDEO_OUT_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axis_mm2s_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="VIDEO_OUT_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tvalid" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="VIDEO_OUT_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axis_mm2s_tready" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="VIDEO_OUT_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axis_mm2s_tlast" SIGIS="undef" SIGNAME="axi_vdma_0_m_axis_mm2s_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="VIDEO_OUT_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_s2mm_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_s2mm_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_s2mm_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_awvalid" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_awready" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m_axi_s2mm_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_s2mm_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wlast" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_wvalid" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_wready" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_s2mm_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_s2mm_bvalid" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_s2mm_bready" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="smartconnect_0" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axis_s2mm_tdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="CAMERA_IN_tdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axis_s2mm_tkeep" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tkeep">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="CAMERA_IN_tkeep"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axis_s2mm_tuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="CAMERA_IN_tuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="CAMERA_IN_tvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axis_s2mm_tready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="CAMERA_IN_tready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axis_s2mm_tlast" SIGIS="undef" SIGNAME="axi_vdma_0_s_axis_s2mm_tlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="CAMERA_IN_tlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mm2s_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" NAME="s2mm_introut" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="smartconnect_0_M02_AXI" DATAWIDTH="32" NAME="S_AXI_LITE" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_lite_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_lite_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_lite_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_lite_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_lite_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_lite_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_lite_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_lite_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_lite_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_lite_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_lite_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_lite_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_lite_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_lite_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_lite_wready"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_lite_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_vdma_0_M_AXI_MM2S" DATAWIDTH="32" NAME="M_AXI_MM2S" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_mm2s_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_mm2s_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_mm2s_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_mm2s_arlen"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_mm2s_arprot"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_mm2s_arready"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_mm2s_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_mm2s_arvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_mm2s_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_mm2s_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_mm2s_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_mm2s_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_mm2s_rvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_vdma_0_M_AXI_S2MM" DATAWIDTH="32" NAME="M_AXI_S2MM" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_s2mm_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_s2mm_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_s2mm_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_s2mm_awlen"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_s2mm_awprot"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_s2mm_awready"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_s2mm_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_s2mm_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_s2mm_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_s2mm_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_s2mm_bvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_s2mm_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_s2mm_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_s2mm_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_s2mm_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_s2mm_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_vdma_0_M_AXIS_MM2S" NAME="M_AXIS_MM2S" TYPE="INITIATOR" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="25000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_VIDEO_CLOCK"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="m_axis_mm2s_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="m_axis_mm2s_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="m_axis_mm2s_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="m_axis_mm2s_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="m_axis_mm2s_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="m_axis_mm2s_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_CAMERA_IN" NAME="S_AXIS_S2MM" TYPE="TARGET" VLNV="xilinx.com:interface:axis:1.0">
          <PARAMETER NAME="TDATA_NUM_BYTES" VALUE="4"/>
          <PARAMETER NAME="TDEST_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="TUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="HAS_TREADY" VALUE="1"/>
          <PARAMETER NAME="HAS_TSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_TKEEP" VALUE="1"/>
          <PARAMETER NAME="HAS_TLAST" VALUE="1"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="25000000"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CAMERA_CLOCK_IN"/>
          <PARAMETER NAME="LAYERED_METADATA" VALUE="undef"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="TDATA" PHYSICAL="s_axis_s2mm_tdata"/>
            <PORTMAP LOGICAL="TKEEP" PHYSICAL="s_axis_s2mm_tkeep"/>
            <PORTMAP LOGICAL="TLAST" PHYSICAL="s_axis_s2mm_tlast"/>
            <PORTMAP LOGICAL="TREADY" PHYSICAL="s_axis_s2mm_tready"/>
            <PORTMAP LOGICAL="TUSER" PHYSICAL="s_axis_s2mm_tuser"/>
            <PORTMAP LOGICAL="TVALID" PHYSICAL="s_axis_s2mm_tvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0FFFFFFF" INSTANCE="SDRAM" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_MM2S" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="SDRAM"/>
        <MEMRANGE ADDRESSBLOCK="Reg" BASENAME="C_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x0FFFFFFF" INSTANCE="SDRAM" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MASTERBUSINTERFACE="M_AXI_S2MM" MEMTYPE="REGISTER" SLAVEBUSINTERFACE="SDRAM"/>
      </MEMORYMAP>
      <PERIPHERALS/>
    </MODULE>
    <MODULE BD="crossbar_smartconnect_0_0" BDTYPE="SBD" COREREVISION="14" DRIVERMODE="CORE" FULLNAME="/smartconnect_0" HWVERSION="1.0" INSTANCE="smartconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="smartconnect" SIM_BD="crossbar_smartconnect_0_0" VLNV="xilinx.com:ip:smartconnect:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=smartconnect;v=v1_0;d=pg247-smartconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="TLM_COMPONENT_NAME" VALUE="crossbar_smartconnect_0_0"/>
        <PARAMETER NAME="HAS_RESET" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="crossbar_smartconnect_0_0"/>
        <PARAMETER NAME="NUM_MI" VALUE="4"/>
        <PARAMETER NAME="NUM_SI" VALUE="5"/>
        <PARAMETER NAME="NUM_CLKS" VALUE="2"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="ADVANCED_PROPERTIES" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="166000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="166000000" DIR="I" NAME="aclk1" SIGIS="clk" SIGNAME="External_Ports_SDRAM_CLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SDRAM_CLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="smartconnect_0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="IBUS_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="smartconnect_0_S01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="DBUS_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_AXI_arlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_mm2s_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_mm2s_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_AXI_awlock" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awqos" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="axi_vdma_0_m_axi_s2mm_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="m_axi_s2mm_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_awvalid" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_awready" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wlast" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_wvalid" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_wready" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_bvalid" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_bready" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S04_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S04_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S04_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S04_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_arready" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S04_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rlast" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S04_AXI_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S04_AXI_rready" SIGIS="undef" SIGNAME="smartconnect_0_S04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_DATA_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="smartconnect_0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="SDRAM_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_apb_bridge_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_apb_bridge_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="axi_vdma_0_s_axi_lite_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vdma_0" PORT="s_axi_lite_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wlast" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M03_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rlast" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="smartconnect_0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="crossbar_imp" PORT="ZTA_CONTROL_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_IBUS" DATAWIDTH="32" NAME="S00_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S00_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S00_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S00_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_DBUS" DATAWIDTH="32" NAME="S01_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="16"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S01_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S01_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S01_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S01_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S01_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S01_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S01_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S01_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S01_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S01_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S01_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_vdma_0_M_AXI_MM2S" DATAWIDTH="32" NAME="S02_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="0"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="0"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S02_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S02_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_vdma_0_M_AXI_S2MM" DATAWIDTH="32" NAME="S03_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="WRITE_ONLY"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S03_AXI_bready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="External_Interface_ZTA_DATA" DATAWIDTH="64" NAME="S04_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="1"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWID" PHYSICAL="S04_AXI_awid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="S04_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="S04_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="S04_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="S04_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="S04_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="S04_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="S04_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="S04_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="S04_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="S04_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="S04_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="S04_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="S04_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="S04_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="S04_AXI_wready"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="S04_AXI_bid"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="S04_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="S04_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="S04_AXI_bready"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="S04_AXI_arid"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="S04_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="S04_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="S04_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="S04_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="S04_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="S04_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="S04_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="S04_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="S04_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="S04_AXI_arready"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="S04_AXI_rid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="S04_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="S04_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="S04_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="S04_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="S04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_0_M00_AXI" DATAWIDTH="64" NAME="M00_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_SDRAM_CLOCK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M00_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M00_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M00_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M00_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_0_M01_AXI" DATAWIDTH="32" NAME="M01_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M01_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M01_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M01_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M01_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_0_M02_AXI" DATAWIDTH="32" NAME="M02_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M02_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M02_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M02_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M02_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="smartconnect_0_M03_AXI" DATAWIDTH="32" NAME="M03_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="166000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="32"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="64"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN" VALUE="crossbar_CLOCK"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="M03_AXI_awlen"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="M03_AXI_awsize"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="M03_AXI_awburst"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="M03_AXI_awlock"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="M03_AXI_awcache"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="M03_AXI_awqos"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="M03_AXI_awready"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="M03_AXI_wlast"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="M03_AXI_wready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="M03_AXI_bready"/>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="M03_AXI_arlen"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="M03_AXI_arsize"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="M03_AXI_arburst"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="M03_AXI_arlock"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="M03_AXI_arcache"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="M03_AXI_arqos"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="M03_AXI_arready"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="M03_AXI_rlast"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
