/* SPDX-License-Identifier: BSD-3-Clause
 *
 * Copyright (c) 2018-2019 Solarflare Communications Inc.
 * All rights reserved.
 */

#ifndef	_SYS_EFX_EF100_REGS_H
#define	_SYS_EFX_EF100_REGS_H

#ifdef	__cplusplus
extern "C" {
#endif

/**************************************************************************
 * NOTE: the line below marks the start of the autogenerated section
 * EF100 registers and descriptors
 *
 **************************************************************************
 */

/*
 * HW_REV_ID_REG(32bit):
 * Hardware revision info register
 */

#define	ER_GZ_HW_REV_ID_REG_OFST 0x00000000
/* rhead=rhead_host_regs */
#define	ER_GZ_HW_REV_ID_REG_RESET 0x0




/*
 * NIC_REV_ID(32bit):
 * SoftNIC revision info register
 */

#define	ER_GZ_NIC_REV_ID_OFST 0x00000004
/* rhead=rhead_host_regs */
#define	ER_GZ_NIC_REV_ID_RESET 0x0




/*
 * MC_SFT_STATUS(32bit):
 * MC soft status
 */

#define	ER_GZ_MC_SFT_STATUS_OFST 0x00000010
/* rhead=rhead_host_regs */
#define	ER_GZ_MC_SFT_STATUS_STEP 4
#define	ER_GZ_MC_SFT_STATUS_ROWS 2
#define	ER_GZ_MC_SFT_STATUS_RESET 0x0




/*
 * MC_DB_LWRD_REG(32bit):
 * MC doorbell register, low word
 */

#define	ER_GZ_MC_DB_LWRD_REG_OFST 0x00000020
/* rhead=rhead_host_regs */
#define	ER_GZ_MC_DB_LWRD_REG_RESET 0x0




/*
 * MC_DB_HWRD_REG(32bit):
 * MC doorbell register, high word
 */

#define	ER_GZ_MC_DB_HWRD_REG_OFST 0x00000024
/* rhead=rhead_host_regs */
#define	ER_GZ_MC_DB_HWRD_REG_RESET 0x0




/*
 * EVQ_INT_PRIME(64bit):
 * Prime EVQ
 */

#define	ER_GZ_EVQ_INT_PRIME_OFST 0x00000040
/* rhead=rhead_host_regs */
#define	ER_GZ_EVQ_INT_PRIME_RESET 0x0


#define	ERF_GZ_IDX_LBN 16
#define	ERF_GZ_IDX_WIDTH 16
#define	ERF_GZ_EVQ_ID_LBN 0
#define	ERF_GZ_EVQ_ID_WIDTH 16


/*
 * INT_AGG_RING_PRIME(32bit):
 * Prime interrupt aggregation ring.
 */

#define	ER_GZ_INT_AGG_RING_PRIME_OFST 0x00000048
/* rhead=rhead_host_regs */
#define	ER_GZ_INT_AGG_RING_PRIME_RESET 0x0


/* defined as ERF_GZ_IDX_LBN 16; */
/* defined as ERF_GZ_IDX_WIDTH 16 */
#define	ERF_GZ_RING_ID_LBN 0
#define	ERF_GZ_RING_ID_WIDTH 16


/*
 * EVQ_TMR(32bit):
 * EVQ timer control
 */

#define	ER_GZ_EVQ_TMR_OFST 0x00000104
/* rhead=rhead_host_regs */
#define	ER_GZ_EVQ_TMR_STEP 65536
#define	ER_GZ_EVQ_TMR_ROWS 1024
#define	ER_GZ_EVQ_TMR_RESET 0x0




/*
 * EVQ_UNSOL_CREDIT_GRANT_SEQ(32bit):
 * Grant credits for unsolicited events.
 */

#define	ER_GZ_EVQ_UNSOL_CREDIT_GRANT_SEQ_OFST 0x00000108
/* rhead=rhead_host_regs */
#define	ER_GZ_EVQ_UNSOL_CREDIT_GRANT_SEQ_STEP 65536
#define	ER_GZ_EVQ_UNSOL_CREDIT_GRANT_SEQ_ROWS 1024
#define	ER_GZ_EVQ_UNSOL_CREDIT_GRANT_SEQ_RESET 0x0




/*
 * RX_RING_DOORBELL(32bit):
 * Ring Rx doorbell.
 */

#define	ER_GZ_RX_RING_DOORBELL_OFST 0x00000180
/* rhead=rhead_host_regs */
#define	ER_GZ_RX_RING_DOORBELL_STEP 65536
#define	ER_GZ_RX_RING_DOORBELL_ROWS 1024
#define	ER_GZ_RX_RING_DOORBELL_RESET 0x0


#define	ERF_GZ_RX_RING_PIDX_LBN 16
#define	ERF_GZ_RX_RING_PIDX_WIDTH 16


/*
 * TX_RING_DOORBELL(32bit):
 * Ring Tx doorbell.
 */

#define	ER_GZ_TX_RING_DOORBELL_OFST 0x00000200
/* rhead=rhead_host_regs */
#define	ER_GZ_TX_RING_DOORBELL_STEP 65536
#define	ER_GZ_TX_RING_DOORBELL_ROWS 1024
#define	ER_GZ_TX_RING_DOORBELL_RESET 0x0


#define	ERF_GZ_TX_RING_PIDX_LBN 16
#define	ERF_GZ_TX_RING_PIDX_WIDTH 16


/*
 * TX_DESC_PUSH(128bit):
 * Tx ring descriptor push. Reserved for future use.
 */

#define	ER_GZ_TX_DESC_PUSH_OFST 0x00000210
/* rhead=rhead_host_regs */
#define	ER_GZ_TX_DESC_PUSH_STEP 65536
#define	ER_GZ_TX_DESC_PUSH_ROWS 1024
#define	ER_GZ_TX_DESC_PUSH_RESET 0x0




/*
 * THE_TIME(64bit):
 * NIC hardware time
 */

#define	ER_GZ_THE_TIME_OFST 0x00000280
/* rhead=rhead_host_regs */
#define	ER_GZ_THE_TIME_STEP 65536
#define	ER_GZ_THE_TIME_ROWS 1024
#define	ER_GZ_THE_TIME_RESET 0x0


#define	ERF_GZ_THE_TIME_SECS_LBN 32
#define	ERF_GZ_THE_TIME_SECS_WIDTH 32
#define	ERF_GZ_THE_TIME_NANOS_LBN 2
#define	ERF_GZ_THE_TIME_NANOS_WIDTH 30
#define	ERF_GZ_THE_TIME_CLOCK_IN_SYNC_LBN 1
#define	ERF_GZ_THE_TIME_CLOCK_IN_SYNC_WIDTH 1
#define	ERF_GZ_THE_TIME_CLOCK_IS_SET_LBN 0
#define	ERF_GZ_THE_TIME_CLOCK_IS_SET_WIDTH 1


/*
 * PARAMS_TLV_LEN(32bit):
 * Size of design parameters area in bytes
 */

#define	ER_GZ_PARAMS_TLV_LEN_OFST 0x00000c00
/* rhead=rhead_host_regs */
#define	ER_GZ_PARAMS_TLV_LEN_STEP 65536
#define	ER_GZ_PARAMS_TLV_LEN_ROWS 1024
#define	ER_GZ_PARAMS_TLV_LEN_RESET 0x0




/*
 * PARAMS_TLV(8160bit):
 * Design parameters
 */

#define	ER_GZ_PARAMS_TLV_OFST 0x00000c04
/* rhead=rhead_host_regs */
#define	ER_GZ_PARAMS_TLV_STEP 65536
#define	ER_GZ_PARAMS_TLV_ROWS 1024
#define	ER_GZ_PARAMS_TLV_RESET 0x0




/* ES_PARAM_TLV */
#define	ESF_GZ_TLV_VALUE_LBN 16
#define	ESF_GZ_TLV_VALUE_WIDTH 8
#define	ESF_GZ_TLV_LEN_LBN 8
#define	ESF_GZ_TLV_LEN_WIDTH 8
#define	ESF_GZ_TLV_TYPE_LBN 0
#define	ESF_GZ_TLV_TYPE_WIDTH 8
#define	ESE_GZ_DP_NMMU_GROUP_SIZE 5
#define	ESE_GZ_DP_EVQ_UNSOL_CREDIT_SEQ_BITS 4
#define	ESE_GZ_DP_TX_EV_NUM_DESCS_BITS 3
#define	ESE_GZ_DP_RX_EV_NUM_PACKETS_BITS 2
#define	ESE_GZ_DP_PARTIAL_TSTAMP_SUB_NANO_BITS 1
#define	ESE_GZ_DP_PAD 0


/* ES_RHEAD_BASE_EVENT */
#define	ESF_GZ_EV_TYPE_LBN 4
#define	ESF_GZ_EV_TYPE_WIDTH 4
#define	ESE_GZ_EF100_EV_MCDI 4
#define	ESE_GZ_EF100_EV_CONTROL 3
#define	ESE_GZ_EF100_EV_TX_TIMESTAMP 2
#define	ESE_GZ_EF100_EV_TX_COMPLETION 1
#define	ESE_GZ_EF100_EV_RX_PKTS 0
#define	ESF_GZ_EV_DESC_USED_LBN 3
#define	ESF_GZ_EV_DESC_USED_WIDTH 1
#define	ESF_GZ_EV_ERROR_LBN 2
#define	ESF_GZ_EV_ERROR_WIDTH 1
#define	ESF_GZ_EV_EVQ_PHASE_LBN 1
#define	ESF_GZ_EV_EVQ_PHASE_WIDTH 1
#define	ESF_GZ_EV_DATA_FORMAT_LBN 0
#define	ESF_GZ_EV_DATA_FORMAT_WIDTH 1


/* ES_RHEAD_CONTROL_EVENT */
#define	ESF_GZ_EV_SUBTYPE_LBN 8
#define	ESF_GZ_EV_SUBTYPE_WIDTH 6
#define	ESF_GZ_EV_TYPE_LBN 4
#define	ESF_GZ_EV_TYPE_WIDTH 4
#define	ESE_GZ_EF100_EV_MCDI 4
#define	ESE_GZ_EF100_EV_CONTROL 3
#define	ESE_GZ_EF100_EV_TX_TIMESTAMP 2
#define	ESE_GZ_EF100_EV_TX_COMPLETION 1
#define	ESE_GZ_EF100_EV_RX_PKTS 0
#define	ESF_GZ_EV_DESC_USED_LBN 3
#define	ESF_GZ_EV_DESC_USED_WIDTH 1
#define	ESF_GZ_EV_ERROR_LBN 2
#define	ESF_GZ_EV_ERROR_WIDTH 1
#define	ESF_GZ_EV_EVQ_PHASE_LBN 1
#define	ESF_GZ_EV_EVQ_PHASE_WIDTH 1
#define	ESF_GZ_EV_DATA_FORMAT_LBN 0
#define	ESF_GZ_EV_DATA_FORMAT_WIDTH 1


/* ES_RHEAD_RXPKTS_EVENT */
#define	ESF_GZ_EV_NUM_PACKETS_LBN 48
#define	ESF_GZ_EV_NUM_PACKETS_WIDTH 16
#define	ESF_GZ_EV_RESERVED_DW0_LBN 14
#define	ESF_GZ_EV_RESERVED_DW0_WIDTH 32
#define	ESF_GZ_EV_RESERVED_DW1_LBN 46
#define	ESF_GZ_EV_RESERVED_DW1_WIDTH 2
#define	ESF_GZ_EV_RESERVED_LBN 14
#define	ESF_GZ_EV_RESERVED_WIDTH 34
#define	ESF_GZ_EV_Q_LABEL_LBN 8
#define	ESF_GZ_EV_Q_LABEL_WIDTH 6
#define	ESF_GZ_EV_TYPE_LBN 4
#define	ESF_GZ_EV_TYPE_WIDTH 4
#define	ESE_GZ_EF100_EV_MCDI 4
#define	ESE_GZ_EF100_EV_CONTROL 3
#define	ESE_GZ_EF100_EV_TX_TIMESTAMP 2
#define	ESE_GZ_EF100_EV_TX_COMPLETION 1
#define	ESE_GZ_EF100_EV_RX_PKTS 0
#define	ESF_GZ_EV_DESC_USED_LBN 3
#define	ESF_GZ_EV_DESC_USED_WIDTH 1
#define	ESF_GZ_EV_ERROR_LBN 2
#define	ESF_GZ_EV_ERROR_WIDTH 1
#define	ESF_GZ_EV_EVQ_PHASE_LBN 1
#define	ESF_GZ_EV_EVQ_PHASE_WIDTH 1
#define	ESF_GZ_EV_DATA_FORMAT_LBN 0
#define	ESF_GZ_EV_DATA_FORMAT_WIDTH 1


/* ES_RHEAD_TXCOMPLETION_EVENT */
#define	ESF_GZ_EV_NUM_DESCS_LBN 48
#define	ESF_GZ_EV_NUM_DESCS_WIDTH 16
#define	ESF_GZ_EV_RESERVED_DW0_LBN 14
#define	ESF_GZ_EV_RESERVED_DW0_WIDTH 32
#define	ESF_GZ_EV_RESERVED_DW1_LBN 46
#define	ESF_GZ_EV_RESERVED_DW1_WIDTH 2
#define	ESF_GZ_EV_RESERVED_LBN 14
#define	ESF_GZ_EV_RESERVED_WIDTH 34
#define	ESF_GZ_EV_Q_LABEL_LBN 8
#define	ESF_GZ_EV_Q_LABEL_WIDTH 6
#define	ESF_GZ_EV_TYPE_LBN 4
#define	ESF_GZ_EV_TYPE_WIDTH 4
#define	ESE_GZ_EF100_EV_MCDI 4
#define	ESE_GZ_EF100_EV_CONTROL 3
#define	ESE_GZ_EF100_EV_TX_TIMESTAMP 2
#define	ESE_GZ_EF100_EV_TX_COMPLETION 1
#define	ESE_GZ_EF100_EV_RX_PKTS 0
#define	ESF_GZ_EV_DESC_USED_LBN 3
#define	ESF_GZ_EV_DESC_USED_WIDTH 1
#define	ESF_GZ_EV_ERROR_LBN 2
#define	ESF_GZ_EV_ERROR_WIDTH 1
#define	ESF_GZ_EV_EVQ_PHASE_LBN 1
#define	ESF_GZ_EV_EVQ_PHASE_WIDTH 1
#define	ESF_GZ_EV_DATA_FORMAT_LBN 0
#define	ESF_GZ_EV_DATA_FORMAT_WIDTH 1


/* ES_RHEAD_TXTIMESTAMP_EVENT */
#define	ESF_GZ_EV_PARTIAL_TSTAMP_LBN 32
#define	ESF_GZ_EV_PARTIAL_TSTAMP_WIDTH 32
#define	ESF_GZ_EV_DESC_ID_LBN 16
#define	ESF_GZ_EV_DESC_ID_WIDTH 16
#define	ESF_GZ_EV_TSTAMP_STATUS_LBN 14
#define	ESF_GZ_EV_TSTAMP_STATUS_WIDTH 2
#define	ESE_GZ_TX_TSTAMP_VALID 1
#define	ESE_GZ_TX_TSTAMP_ABSENT 0
#define	ESF_GZ_EV_Q_LABEL_LBN 8
#define	ESF_GZ_EV_Q_LABEL_WIDTH 6
#define	ESF_GZ_EV_TYPE_LBN 4
#define	ESF_GZ_EV_TYPE_WIDTH 4
#define	ESE_GZ_EF100_EV_MCDI 4
#define	ESE_GZ_EF100_EV_CONTROL 3
#define	ESE_GZ_EF100_EV_TX_TIMESTAMP 2
#define	ESE_GZ_EF100_EV_TX_COMPLETION 1
#define	ESE_GZ_EF100_EV_RX_PKTS 0
#define	ESF_GZ_EV_DESC_USED_LBN 3
#define	ESF_GZ_EV_DESC_USED_WIDTH 1
#define	ESF_GZ_EV_ERROR_LBN 2
#define	ESF_GZ_EV_ERROR_WIDTH 1
#define	ESF_GZ_EV_EVQ_PHASE_LBN 1
#define	ESF_GZ_EV_EVQ_PHASE_WIDTH 1
#define	ESF_GZ_EV_DATA_FORMAT_LBN 0
#define	ESF_GZ_EV_DATA_FORMAT_WIDTH 1


/* ES_RX_DESC */
#define	ESF_GZ_RX_BUF_ADDR_DW0_LBN 0
#define	ESF_GZ_RX_BUF_ADDR_DW0_WIDTH 32
#define	ESF_GZ_RX_BUF_ADDR_DW1_LBN 32
#define	ESF_GZ_RX_BUF_ADDR_DW1_WIDTH 32
#define	ESF_GZ_RX_BUF_ADDR_LBN 0
#define	ESF_GZ_RX_BUF_ADDR_WIDTH 64


/* ES_TX_PREFIX_OVERRIDE_DESC */
#define	ESF_GZ_TX_PREFIX_TYPE_LBN 124
#define	ESF_GZ_TX_PREFIX_TYPE_WIDTH 4
#define	ESF_GZ_TX_PREFIX_RSVD2_LBN 96
#define	ESF_GZ_TX_PREFIX_RSVD2_WIDTH 28
#define	ESF_GZ_TX_PREFIX_INID_LBN 64
#define	ESF_GZ_TX_PREFIX_INID_WIDTH 32
#define	ESF_GZ_TX_PREFIX_DST_VPORT_LBN 48
#define	ESF_GZ_TX_PREFIX_DST_VPORT_WIDTH 16
#define	ESF_GZ_TX_PREFIX_SRC_VPORT_LBN 32
#define	ESF_GZ_TX_PREFIX_SRC_VPORT_WIDTH 16
#define	ESF_GZ_TX_PREFIX_SRC_LPORT_LBN 16
#define	ESF_GZ_TX_PREFIX_SRC_LPORT_WIDTH 16
#define	ESF_GZ_TX_PREFIX_RSVD_LBN 0
#define	ESF_GZ_TX_PREFIX_RSVD_WIDTH 16
#define	ESF_GZ_TX_PREFIX_DST_INID_EN_LBN 3
#define	ESF_GZ_TX_PREFIX_DST_INID_EN_WIDTH 1
#define	ESF_GZ_TX_PREFIX_DST_VPORT_EN_LBN 2
#define	ESF_GZ_TX_PREFIX_DST_VPORT_EN_WIDTH 1
#define	ESF_GZ_TX_PREFIX_SRC_VPORT_EN_LBN 1
#define	ESF_GZ_TX_PREFIX_SRC_VPORT_EN_WIDTH 1
#define	ESF_GZ_TX_PREFIX_SRC_LPORT_EN_LBN 0
#define	ESF_GZ_TX_PREFIX_SRC_LPORT_EN_WIDTH 1


/* ES_TX_SEG_DESC */
#define	ESF_GZ_TX_SEG_TYPE_LBN 124
#define	ESF_GZ_TX_SEG_TYPE_WIDTH 4
#define	ESF_GZ_TX_SEG_RSVD2_DW0_LBN 80
#define	ESF_GZ_TX_SEG_RSVD2_DW0_WIDTH 32
#define	ESF_GZ_TX_SEG_RSVD2_DW1_LBN 112
#define	ESF_GZ_TX_SEG_RSVD2_DW1_WIDTH 12
#define	ESF_GZ_TX_SEG_RSVD2_LBN 80
#define	ESF_GZ_TX_SEG_RSVD2_WIDTH 44
#define	ESF_GZ_TX_SEG_LEN_LBN 64
#define	ESF_GZ_TX_SEG_LEN_WIDTH 16
#define	ESF_GZ_TX_SEG_ADDR_DW0_LBN 0
#define	ESF_GZ_TX_SEG_ADDR_DW0_WIDTH 32
#define	ESF_GZ_TX_SEG_ADDR_DW1_LBN 32
#define	ESF_GZ_TX_SEG_ADDR_DW1_WIDTH 32
#define	ESF_GZ_TX_SEG_ADDR_LBN 0
#define	ESF_GZ_TX_SEG_ADDR_WIDTH 64


/* ES_TX_SEND_DESC */
#define	ESF_GZ_TX_SEND_TYPE_LBN 124
#define	ESF_GZ_TX_SEND_TYPE_WIDTH 4
#define	ESE_GZ_TX_SEG_DESC 3
#define	ESE_GZ_TX_TSO_DESC 2
#define	ESE_GZ_TX_PREFIX_OVER_DESC 1
#define	ESE_GZ_TX_SEND_DESC 0
#define	ESF_GZ_TX_SEND_CSO_PARTIAL_CSUM_LBN 118
#define	ESF_GZ_TX_SEND_CSO_PARTIAL_CSUM_WIDTH 6
#define	ESF_GZ_TX_SEND_RSVD1_LBN 112
#define	ESF_GZ_TX_SEND_RSVD1_WIDTH 12
#define	ESF_GZ_TX_SEND_CSO_PARTIAL_START_LBN 108
#define	ESF_GZ_TX_SEND_CSO_PARTIAL_START_WIDTH 10
#define	ESF_GZ_TX_SEND_I_L4_LBN 111
#define	ESF_GZ_TX_SEND_I_L4_WIDTH 1
#define	ESF_GZ_TX_SEND_I_L3_LBN 110
#define	ESF_GZ_TX_SEND_I_L3_WIDTH 1
#define	ESF_GZ_TX_SEND_O_L4_LBN 109
#define	ESF_GZ_TX_SEND_O_L4_WIDTH 1
#define	ESF_GZ_TX_SEND_O_L3_LBN 108
#define	ESF_GZ_TX_SEND_O_L3_WIDTH 1
#define	ESF_GZ_TX_SEND_CSO_PARTIAL_EN_LBN 107
#define	ESF_GZ_TX_SEND_CSO_PARTIAL_EN_WIDTH 1
#define	ESF_GZ_TX_SEND_TSTAMP_REQ_LBN 106
#define	ESF_GZ_TX_SEND_TSTAMP_REQ_WIDTH 1
#define	ESF_GZ_TX_SEND_RSVD_LBN 85
#define	ESF_GZ_TX_SEND_RSVD_WIDTH 21
#define	ESF_GZ_TX_SEND_NUM_SEGS_LBN 79
#define	ESF_GZ_TX_SEND_NUM_SEGS_WIDTH 6
#define	ESF_GZ_TX_SEND_FCS_PRESENT_LBN 78
#define	ESF_GZ_TX_SEND_FCS_PRESENT_WIDTH 1
#define	ESF_GZ_TX_SEND_LEN_LBN 64
#define	ESF_GZ_TX_SEND_LEN_WIDTH 14
#define	ESF_GZ_TX_SEND_BUF_ADDR_DW0_LBN 0
#define	ESF_GZ_TX_SEND_BUF_ADDR_DW0_WIDTH 32
#define	ESF_GZ_TX_SEND_BUF_ADDR_DW1_LBN 32
#define	ESF_GZ_TX_SEND_BUF_ADDR_DW1_WIDTH 32
#define	ESF_GZ_TX_SEND_BUF_ADDR_LBN 0
#define	ESF_GZ_TX_SEND_BUF_ADDR_WIDTH 64


/* ES_TX_TSO_DESC */
#define	ESF_GZ_TX_TSO_TYPE_LBN 124
#define	ESF_GZ_TX_TSO_TYPE_WIDTH 4
#define	ESF_GZ_TX_TSO_VLAN_INSERT_TCI_LBN 108
#define	ESF_GZ_TX_TSO_VLAN_INSERT_TCI_WIDTH 16
#define	ESF_GZ_TX_TSO_VLAN_INSERT_EN_LBN 107
#define	ESF_GZ_TX_TSO_VLAN_INSERT_EN_WIDTH 1
#define	ESF_GZ_TX_TSO_TSTAMP_REQ_LBN 106
#define	ESF_GZ_TX_TSO_TSTAMP_REQ_WIDTH 1
#define	ESF_GZ_TX_TSO_CSO_OUTER_L4_LBN 105
#define	ESF_GZ_TX_TSO_CSO_OUTER_L4_WIDTH 1
#define	ESF_GZ_TX_TSO_CSO_OUTER_L3_LBN 104
#define	ESF_GZ_TX_TSO_CSO_OUTER_L3_WIDTH 1
#define	ESF_GZ_TX_TSO_CSO_INNER_L3_LBN 101
#define	ESF_GZ_TX_TSO_CSO_INNER_L3_WIDTH 3
#define	ESE_GZ_TX_TSO_CSO_INNER_L3_GENEVE 3
#define	ESE_GZ_TX_TSO_CSO_INNER_L3_NVGRE 2
#define	ESE_GZ_TX_TSO_CSO_INNER_L3_VXLAN 1
#define	ESE_GZ_TX_TSO_CSO_INNER_L3_OFF 0
#define	ESF_GZ_TX_TSO_RSVD_LBN 94
#define	ESF_GZ_TX_TSO_RSVD_WIDTH 7
#define	ESF_GZ_TX_TSO_CSO_INNER_L4_LBN 93
#define	ESF_GZ_TX_TSO_CSO_INNER_L4_WIDTH 1
#define	ESF_GZ_TX_TSO_INNER_L4_OFF_W_LBN 85
#define	ESF_GZ_TX_TSO_INNER_L4_OFF_W_WIDTH 8
#define	ESF_GZ_TX_TSO_INNER_L3_OFF_W_LBN 77
#define	ESF_GZ_TX_TSO_INNER_L3_OFF_W_WIDTH 8
#define	ESF_GZ_TX_TSO_OUTER_L4_OFF_W_LBN 69
#define	ESF_GZ_TX_TSO_OUTER_L4_OFF_W_WIDTH 8
#define	ESF_GZ_TX_TSO_OUTER_L3_OFF_W_LBN 64
#define	ESF_GZ_TX_TSO_OUTER_L3_OFF_W_WIDTH 5
#define	ESF_GZ_TX_TSO_PAYLOAD_LEN_LBN 42
#define	ESF_GZ_TX_TSO_PAYLOAD_LEN_WIDTH 22
#define	ESF_GZ_TX_TSO_HDR_LEN_W_LBN 34
#define	ESF_GZ_TX_TSO_HDR_LEN_W_WIDTH 8
#define	ESF_GZ_TX_TSO_ED_OUTER_UDP_LEN_LBN 33
#define	ESF_GZ_TX_TSO_ED_OUTER_UDP_LEN_WIDTH 1
#define	ESF_GZ_TX_TSO_ED_INNER_IP_LEN_LBN 32
#define	ESF_GZ_TX_TSO_ED_INNER_IP_LEN_WIDTH 1
#define	ESF_GZ_TX_TSO_ED_OUTER_IP_LEN_LBN 31
#define	ESF_GZ_TX_TSO_ED_OUTER_IP_LEN_WIDTH 1
#define	ESF_GZ_TX_TSO_ED_INNER_IP4_ID_LBN 29
#define	ESF_GZ_TX_TSO_ED_INNER_IP4_ID_WIDTH 2
#define	ESF_GZ_TX_TSO_ED_OUTER_IP4_ID_LBN 27
#define	ESF_GZ_TX_TSO_ED_OUTER_IP4_ID_WIDTH 2
#define	ESE_GZ_TX_TSO_ED_IP4_ID_INC_MOD16 2
#define	ESE_GZ_TX_TSO_ED_IP4_ID_INC_MOD15 1
#define	ESE_GZ_TX_TSO_ED_IP4_ID_NOOP 0
#define	ESF_GZ_TX_TSO_PAYLOAD_NUM_SEGS_LBN 17
#define	ESF_GZ_TX_TSO_PAYLOAD_NUM_SEGS_WIDTH 10
#define	ESF_GZ_TX_TSO_HDR_NUM_SEGS_LBN 14
#define	ESF_GZ_TX_TSO_HDR_NUM_SEGS_WIDTH 3
#define	ESF_GZ_TX_TSO_MSS_LBN 0
#define	ESF_GZ_TX_TSO_MSS_WIDTH 14


/* ES_rh_egres_hclass */
#define	ESF_GZ_RX_PREFIX_TUN_OUTER_L4_CSUM_LBN 15
#define	ESF_GZ_RX_PREFIX_TUN_OUTER_L4_CSUM_WIDTH 1
#define	ESF_GZ_RX_PREFIX_TUN_OUTER_L3_CLASS_LBN 13
#define	ESF_GZ_RX_PREFIX_TUN_OUTER_L3_CLASS_WIDTH 2
#define	ESF_GZ_RX_PREFIX_NT_OR_INNER_L4_CSUM_LBN 12
#define	ESF_GZ_RX_PREFIX_NT_OR_INNER_L4_CSUM_WIDTH 1
#define	ESE_GZ_L4_CSUM_GOOD 1
#define	ESE_GZ_L4_CSUM_BAD_UNKNOWN 0
#define	ESF_GZ_RX_PREFIX_NT_OR_INNER_L4_CLASS_LBN 10
#define	ESF_GZ_RX_PREFIX_NT_OR_INNER_L4_CLASS_WIDTH 2
#define	ESE_GZ_L4_CLASS_OTHER 3
#define	ESE_GZ_L4_CLASS_FRAG 2
#define	ESE_GZ_L4_CLASS_UDP 1
#define	ESE_GZ_L4_CLASS_TCP 0
#define	ESF_GZ_RX_PREFIX_NT_OR_INNER_L3_CLASS_LBN 8
#define	ESF_GZ_RX_PREFIX_NT_OR_INNER_L3_CLASS_WIDTH 2
#define	ESE_GZ_L3_CLASS_OTHER 3
#define	ESE_GZ_L3_CLASS_IP6 2
#define	ESE_GZ_L3_CLASS_IP4BAD 1
#define	ESE_GZ_L3_CLASS_IP4GOOD 0
#define	ESF_GZ_RX_PREFIX_TUNNEL_CLASS_LBN 5
#define	ESF_GZ_RX_PREFIX_TUNNEL_CLASS_WIDTH 3
#define	ESE_GZ_TUNNEL_CLASS_GENEVE 3
#define	ESE_GZ_TUNNEL_CLASS_NVGRE 2
#define	ESE_GZ_TUNNEL_CLASS_VXLAN 1
#define	ESE_GZ_TUNNEL_CLASS_NONE 0
#define	ESF_GZ_RX_PREFIX_L2_N_VLAN_LBN 3
#define	ESF_GZ_RX_PREFIX_L2_N_VLAN_WIDTH 2
#define	ESF_GZ_RX_PREFIX_L2_CLASS_LBN 2
#define	ESF_GZ_RX_PREFIX_L2_CLASS_WIDTH 1
#define	ESE_GZ_L2_CLASS_E2_123VLAN 1
#define	ESE_GZ_L2_CLASS_OTHER 0
#define	ESF_GZ_RX_PREFIX_L2_STATUS_LBN 0
#define	ESF_GZ_RX_PREFIX_L2_STATUS_WIDTH 2
#define	ESE_GZ_L2_STATUS_FCS_ERR 2
#define	ESE_GZ_L2_STATUS_LEN_ERR 1
#define	ESE_GZ_L2_STATUS_OK 0


/* ES_sf_rx_prefix */
#define	ESF_GZ_VLAN_STRIP_TCI_LBN 160
#define	ESF_GZ_VLAN_STRIP_TCI_WIDTH 16
#define	ESF_GZ_CSUM_FRAME_LBN 144
#define	ESF_GZ_CSUM_FRAME_WIDTH 16
#define	ESF_GZ_INGRESS_VPORT_LBN 128
#define	ESF_GZ_INGRESS_VPORT_WIDTH 16
#define	ESF_GZ_USER_MARK_LBN 96
#define	ESF_GZ_USER_MARK_WIDTH 32
#define	ESF_GZ_RSS_HASH_LBN 64
#define	ESF_GZ_RSS_HASH_WIDTH 32
#define	ESF_GZ_PARTIAL_TSTAMP_LBN 32
#define	ESF_GZ_PARTIAL_TSTAMP_WIDTH 32
#define	ESF_GZ_CLASS_LBN 16
#define	ESF_GZ_CLASS_WIDTH 16
#define	ESF_GZ_USER_FLAG_LBN 15
#define	ESF_GZ_USER_FLAG_WIDTH 1
#define	ESF_GZ_RSS_HASH_VALID_LBN 14
#define	ESF_GZ_RSS_HASH_VALID_WIDTH 1
#define	ESF_GZ_LENGTH_LBN 0
#define	ESF_GZ_LENGTH_WIDTH 14



/* Enum DESIGN_PARAMS */
#define	ESE_EF100_DP_GZ_TSO_MAX_NUM_FRAMES 11
#define	ESE_EF100_DP_GZ_TSO_MAX_PAYLOAD_NUM_SEGS 10
#define	ESE_EF100_DP_GZ_TSO_MAX_PAYLOAD_LEN 9
#define	ESE_EF100_DP_GZ_TXQ_SIZE_GRANULARITY 8
#define	ESE_EF100_DP_GZ_RXQ_SIZE_GRANULARITY 7
#define	ESE_EF100_DP_GZ_TSO_MAX_HDR_NUM_SEGS 6
#define	ESE_EF100_DP_GZ_TSO_MAX_HDR_LEN 5
#define	ESE_EF100_DP_GZ_RX_L4_CSUM_PROTOCOLS 4
#define	ESE_EF100_DP_GZ_NMMU_GROUP_SIZE 3
#define	ESE_EF100_DP_GZ_EVQ_UNSOL_CREDIT_SEQ_BITS 2
#define	ESE_EF100_DP_GZ_PARTIAL_TSTAMP_SUB_NANO_BITS 1
#define	ESE_EF100_DP_GZ_PAD 0

/* Enum DESIGN_PARAM_DEFAULTS */
#define	ESE_EF100_DP_GZ_TSO_MAX_PAYLOAD_LEN_DEFAULT 0x3fffff
#define	ESE_EF100_DP_GZ_TSO_MAX_NUM_FRAMES_DEFAULT 8192
#define	ESE_EF100_DP_GZ_TSO_MAX_PAYLOAD_NUM_SEGS_DEFAULT 0x3ff
#define	ESE_EF100_DP_GZ_TSO_MAX_HDR_LEN_DEFAULT 192
#define	ESE_EF100_DP_GZ_RXQ_SIZE_GRANULARITY_DEFAULT 64
#define	ESE_EF100_DP_GZ_TXQ_SIZE_GRANULARITY_DEFAULT 64
#define	ESE_EF100_DP_GZ_NMMU_GROUP_SIZE_DEFAULT 32
#define	ESE_EF100_DP_GZ_TSO_MAX_HDR_NUM_SEGS_DEFAULT 4
#define	ESE_EF100_DP_GZ_PARTIAL_TSTAMP_SUB_NANO_BITS_DEFAULT 2

/* Enum HOST_IF_CONSTANTS */
#define	ESE_GZ_RX_PKT_PREFIX_LEN 22
/*************************************************************************
 * NOTE: the comment line above marks the end of the autogenerated section
 */


#ifdef	__cplusplus
}
#endif

#endif /* _SYS_EFX_EF100_REGS_H */
