// Seed: 2048733211
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    input logic id_3
);
  assign id_2 = (id_3);
  type_7(
      id_2, 1'b0
  );
  logic id_4 = 1;
endmodule
