{
  "state mapping": {  
  	
    "r0":
      [ ["#decode# && RTL.scoreboard[0] == 2'b10 ", " RTL.ex_alu_result == ILA.r0"],
        ["#decode# && RTL.scoreboard[0] == 2'b11 ", " RTL.ex_alu_result == ILA.r0"],
        ["#decode# && RTL.scoreboard[0] == 2'b01 ", " RTL.ex_wb_val     == ILA.r0"],
        ["#decode# && RTL.scoreboard[0] == 2'b00 ", " RTL.registers[0]  == ILA.r0"],
        ["1'b1", "RTL.registers[0]"]] ,

    "r1":
      [ ["#decode# && RTL.scoreboard[1] == 2'b10 ", "RTL.ex_alu_result == ILA.r1"],
        ["#decode# && RTL.scoreboard[1] == 2'b11 ", "RTL.ex_alu_result == ILA.r1"],
        ["#decode# && RTL.scoreboard[1] == 2'b01 ", "RTL.ex_wb_val     == ILA.r1"],
        ["#decode# && RTL.scoreboard[1] == 2'b00 ", "RTL.registers[1]  == ILA.r1"],
        ["1'b1", "RTL.registers[1]"]],

    "r2":
      [ ["#decode# && RTL.scoreboard[2] == 2'b10 ", "RTL.ex_alu_result == ILA.r2"],
        ["#decode# && RTL.scoreboard[2] == 2'b11 ", "RTL.ex_alu_result == ILA.r2"],
        ["#decode# && RTL.scoreboard[2] == 2'b01 ", "RTL.ex_wb_val     == ILA.r2"],
        ["#decode# && RTL.scoreboard[2] == 2'b00 ", "RTL.registers[2]  == ILA.r2"],
        ["1'b1", "RTL.registers[2]"]],

    "r3":

      [ ["#decode# && RTL.scoreboard[3] == 2'b10 " , "RTL.ex_alu_result"],
        ["#decode# && RTL.scoreboard[3] == 2'b11 " , "RTL.ex_alu_result"],
        ["#decode# && RTL.scoreboard[3] == 2'b01 " , " RTL.ex_wb_val     == ILA.r3"],
        ["#decode# && RTL.scoreboard[3] == 2'b00 " , " RTL.registers[3]  == ILA.r3"],
        ["1'b1", "RTL.registers[3]"]]
    },

  "input mapping": {
     "inst":"RTL.inst"
  },

  "rtl-interface-connection" : {
    "CLOCK" : "clk",
    "RESET" : "rst"
  },

  "monitor" : {
    // pipeline tracker
    "ppl_stage" : {
      "template" : "phase tracker",
      "rules" : [
        { // 1
          "name"  : "ex",
          "enter" : {"event" : "#decode#"},
          "exit"  : {"event" : "RTL.ex_go"}
        },

        { // 2
          "name"  : "wb",
          "enter" : {"event" : "#ppl_stage_ex# && RTL.ex_go"},
          "exit"  : {"event" : "RTL.wb_go"}
        },

        { // 3
          "name"  : "finish",
          "enter" : {"event" : "#ppl_stage_wb# && RTL.wb_go"},
          "exit"  : {"event" : "1"}
        }
      ]

    }
  }, // end of monitor
  "additional mapping" : [
    "#decode# |-> ( RTL.inst_ready && RTL.inst_valid)",
    "#decode# |-> ( RTL.inst == ILA.inst ) " // for the other time, there is no guarantee
  ]
}
