
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000759c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040759c  0040759c  0001759c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  004075a4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000318  204009d0  00407f74  000209d0  2**2
                  ALLOC
  4 .stack        00002000  20400ce8  0040828c  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402ce8  0040a28c  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001b96b  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00003ecb  00000000  00000000  0003c3c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000069db  00000000  00000000  0004028d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a88  00000000  00000000  00046c68  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000ae8  00000000  00000000  000476f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002250f  00000000  00000000  000481d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000108dc  00000000  00000000  0006a6e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000908e9  00000000  00000000  0007afc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000234c  00000000  00000000  0010b8ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e8 2c 40 20 c5 15 40 00 c1 15 40 00 c1 15 40 00     .,@ ..@...@...@.
  400010:	c1 15 40 00 c1 15 40 00 c1 15 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	c1 15 40 00 c1 15 40 00 00 00 00 00 c1 15 40 00     ..@...@.......@.
  40003c:	c1 15 40 00 c1 15 40 00 c1 15 40 00 a5 1a 40 00     ..@...@...@...@.
  40004c:	81 1a 40 00 c1 15 40 00 c1 15 40 00 c1 15 40 00     ..@...@...@...@.
  40005c:	c1 15 40 00 c1 15 40 00 00 00 00 00 25 11 40 00     ..@...@.....%.@.
  40006c:	39 11 40 00 4d 11 40 00 c1 15 40 00 c1 15 40 00     9.@.M.@...@...@.
  40007c:	c1 15 40 00 61 11 40 00 75 11 40 00 c1 15 40 00     ..@.a.@.u.@...@.
  40008c:	c1 15 40 00 c1 15 40 00 c1 15 40 00 c1 15 40 00     ..@...@...@...@.
  40009c:	31 1a 40 00 05 1a 40 00 59 1a 40 00 c1 15 40 00     1.@...@.Y.@...@.
  4000ac:	c1 15 40 00 c1 15 40 00 c1 15 40 00 c1 15 40 00     ..@...@...@...@.
  4000bc:	c1 15 40 00 c1 15 40 00 c1 15 40 00 c1 15 40 00     ..@...@...@...@.
  4000cc:	c1 15 40 00 00 00 00 00 c1 15 40 00 00 00 00 00     ..@.......@.....
  4000dc:	c1 15 40 00 c1 15 40 00 c1 15 40 00 c1 15 40 00     ..@...@...@...@.
  4000ec:	c1 15 40 00 c1 15 40 00 c1 15 40 00 c1 15 40 00     ..@...@...@...@.
  4000fc:	c1 15 40 00 c1 15 40 00 c1 15 40 00 c1 15 40 00     ..@...@...@...@.
  40010c:	c1 15 40 00 c1 15 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 c1 15 40 00 c1 15 40 00 c1 15 40 00     ......@...@...@.
  40012c:	c1 15 40 00 c1 15 40 00 00 00 00 00 c1 15 40 00     ..@...@.......@.
  40013c:	c1 15 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	004075a4 	.word	0x004075a4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004075a4 	.word	0x004075a4
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	004075a4 	.word	0x004075a4
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4001ac:	b921      	cbnz	r1, 4001b8 <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001ae:	6843      	ldr	r3, [r0, #4]
  4001b0:	f023 0301 	bic.w	r3, r3, #1
  4001b4:	6043      	str	r3, [r0, #4]
  4001b6:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001b8:	6843      	ldr	r3, [r0, #4]
  4001ba:	f043 0301 	orr.w	r3, r3, #1
  4001be:	6043      	str	r3, [r0, #4]
  4001c0:	4770      	bx	lr

004001c2 <rtc_enable_interrupt>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
	p_rtc->RTC_IER = ul_sources;
  4001c2:	6201      	str	r1, [r0, #32]
  4001c4:	4770      	bx	lr

004001c6 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4001c6:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4001c8:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001ca:	6884      	ldr	r4, [r0, #8]
  4001cc:	42a5      	cmp	r5, r4
  4001ce:	d003      	beq.n	4001d8 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4001d0:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4001d2:	6884      	ldr	r4, [r0, #8]
  4001d4:	42ac      	cmp	r4, r5
  4001d6:	d1fb      	bne.n	4001d0 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  4001d8:	b161      	cbz	r1, 4001f4 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4001da:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4001de:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4001e2:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4001e6:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4001ea:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4001ee:	bf18      	it	ne
  4001f0:	300c      	addne	r0, #12
  4001f2:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4001f4:	b142      	cbz	r2, 400208 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4001f6:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4001fa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4001fe:	f3c4 2003 	ubfx	r0, r4, #8, #4
  400202:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400206:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  400208:	b143      	cbz	r3, 40021c <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40020a:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40020e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400212:	f004 040f 	and.w	r4, r4, #15
  400216:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  40021a:	601c      	str	r4, [r3, #0]
	}
}
  40021c:	bc30      	pop	{r4, r5}
  40021e:	4770      	bx	lr

00400220 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  400220:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t ul_time = 0;

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  400222:	6844      	ldr	r4, [r0, #4]
		if (ul_hour > 12) {
  400224:	f014 0f01 	tst.w	r4, #1
  400228:	d005      	beq.n	400236 <rtc_set_time+0x16>
  40022a:	290c      	cmp	r1, #12
  40022c:	d903      	bls.n	400236 <rtc_set_time+0x16>
			ul_hour -= 12;
  40022e:	390c      	subs	r1, #12
			ul_time |= RTC_TIMR_AMPM;
  400230:	f44f 0780 	mov.w	r7, #4194304	; 0x400000
  400234:	e000      	b.n	400238 <rtc_set_time+0x18>
	uint32_t ul_time = 0;
  400236:	2700      	movs	r7, #0
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400238:	4c1c      	ldr	r4, [pc, #112]	; (4002ac <rtc_set_time+0x8c>)
  40023a:	fba4 5603 	umull	r5, r6, r4, r3
  40023e:	08f6      	lsrs	r6, r6, #3
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400240:	eb06 0586 	add.w	r5, r6, r6, lsl #2
  400244:	eba3 0345 	sub.w	r3, r3, r5, lsl #1
  400248:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  40024c:	fba4 6502 	umull	r6, r5, r4, r2
  400250:	08ed      	lsrs	r5, r5, #3
  400252:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  400256:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40025a:	eba2 0545 	sub.w	r5, r2, r5, lsl #1
  40025e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  400262:	433b      	orrs	r3, r7
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400264:	fba4 4201 	umull	r4, r2, r4, r1
  400268:	08d2      	lsrs	r2, r2, #3
  40026a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  40026e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400272:	eba1 0142 	sub.w	r1, r1, r2, lsl #1
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400276:	ea43 4101 	orr.w	r1, r3, r1, lsl #16

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  40027a:	6983      	ldr	r3, [r0, #24]
  40027c:	f013 0f04 	tst.w	r3, #4
  400280:	d0fb      	beq.n	40027a <rtc_set_time+0x5a>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400282:	6803      	ldr	r3, [r0, #0]
  400284:	f043 0301 	orr.w	r3, r3, #1
  400288:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40028a:	6983      	ldr	r3, [r0, #24]
  40028c:	f013 0f01 	tst.w	r3, #1
  400290:	d0fb      	beq.n	40028a <rtc_set_time+0x6a>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  400292:	2301      	movs	r3, #1
  400294:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_TIMR = ul_time;
  400296:	6081      	str	r1, [r0, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  400298:	6803      	ldr	r3, [r0, #0]
  40029a:	f023 0301 	bic.w	r3, r3, #1
  40029e:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4002a0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4002a2:	f000 0001 	and.w	r0, r0, #1
  4002a6:	bcf0      	pop	{r4, r5, r6, r7}
  4002a8:	4770      	bx	lr
  4002aa:	bf00      	nop
  4002ac:	cccccccd 	.word	0xcccccccd

004002b0 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  4002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4002b2:	9c05      	ldr	r4, [sp, #20]
  4002b4:	9d06      	ldr	r5, [sp, #24]
  4002b6:	9f07      	ldr	r7, [sp, #28]
	uint32_t ul_alarm = 0;

	/* Hour alarm setting */
	if (ul_hour_flag) {
  4002b8:	460e      	mov	r6, r1
  4002ba:	b1b1      	cbz	r1, 4002ea <rtc_set_time_alarm+0x3a>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4002bc:	6841      	ldr	r1, [r0, #4]
			if (ul_hour > 12) {
  4002be:	f011 0f01 	tst.w	r1, #1
  4002c2:	d005      	beq.n	4002d0 <rtc_set_time_alarm+0x20>
  4002c4:	2a0c      	cmp	r2, #12
  4002c6:	d903      	bls.n	4002d0 <rtc_set_time_alarm+0x20>
				ul_hour -= 12;
  4002c8:	3a0c      	subs	r2, #12
				ul_alarm |= RTC_TIMR_AMPM;
  4002ca:	f44f 0680 	mov.w	r6, #4194304	; 0x400000
  4002ce:	e000      	b.n	4002d2 <rtc_set_time_alarm+0x22>
	uint32_t ul_alarm = 0;
  4002d0:	2600      	movs	r6, #0
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4002d2:	4919      	ldr	r1, [pc, #100]	; (400338 <rtc_set_time_alarm+0x88>)
  4002d4:	fba1 e102 	umull	lr, r1, r1, r2
  4002d8:	08c9      	lsrs	r1, r1, #3
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  4002da:	eb01 0e81 	add.w	lr, r1, r1, lsl #2
  4002de:	eba2 024e 	sub.w	r2, r2, lr, lsl #1
  4002e2:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4002e4:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
  4002e8:	4316      	orrs	r6, r2
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  4002ea:	b15b      	cbz	r3, 400304 <rtc_set_time_alarm+0x54>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4002ec:	4b12      	ldr	r3, [pc, #72]	; (400338 <rtc_set_time_alarm+0x88>)
  4002ee:	fba3 2304 	umull	r2, r3, r3, r4
  4002f2:	08db      	lsrs	r3, r3, #3
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  4002f4:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  4002f8:	eba4 0442 	sub.w	r4, r4, r2, lsl #1
  4002fc:	0224      	lsls	r4, r4, #8
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4002fe:	ea44 3403 	orr.w	r4, r4, r3, lsl #12
  400302:	4326      	orrs	r6, r4
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  400304:	b155      	cbz	r5, 40031c <rtc_set_time_alarm+0x6c>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400306:	4b0c      	ldr	r3, [pc, #48]	; (400338 <rtc_set_time_alarm+0x88>)
  400308:	fba3 2307 	umull	r2, r3, r3, r7
  40030c:	08db      	lsrs	r3, r3, #3
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  40030e:	eb03 0283 	add.w	r2, r3, r3, lsl #2
  400312:	eba7 0742 	sub.w	r7, r7, r2, lsl #1
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  400316:	ea47 1303 	orr.w	r3, r7, r3, lsl #4
  40031a:	431e      	orrs	r6, r3
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  40031c:	6902      	ldr	r2, [r0, #16]
  40031e:	4b07      	ldr	r3, [pc, #28]	; (40033c <rtc_set_time_alarm+0x8c>)
  400320:	4013      	ands	r3, r2
  400322:	6103      	str	r3, [r0, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  400324:	6106      	str	r6, [r0, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  400326:	6902      	ldr	r2, [r0, #16]
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <rtc_set_time_alarm+0x90>)
  40032a:	4313      	orrs	r3, r2
  40032c:	6103      	str	r3, [r0, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  40032e:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  400330:	f000 0004 	and.w	r0, r0, #4
  400334:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400336:	bf00      	nop
  400338:	cccccccd 	.word	0xcccccccd
  40033c:	ff7f7f7f 	.word	0xff7f7f7f
  400340:	00808080 	.word	0x00808080

00400344 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  400344:	b4f0      	push	{r4, r5, r6, r7}
  400346:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  400348:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  40034a:	68c4      	ldr	r4, [r0, #12]
  40034c:	42a5      	cmp	r5, r4
  40034e:	d003      	beq.n	400358 <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  400350:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  400352:	68c4      	ldr	r4, [r0, #12]
  400354:	42ac      	cmp	r4, r5
  400356:	d1fb      	bne.n	400350 <rtc_get_date+0xc>
	}

	/* Retrieve year */
	if (pul_year) {
  400358:	b199      	cbz	r1, 400382 <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40035a:	f3c4 3003 	ubfx	r0, r4, #12, #4
  40035e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400362:	f3c4 2703 	ubfx	r7, r4, #8, #4
  400366:	eb07 0740 	add.w	r7, r7, r0, lsl #1
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40036a:	f3c4 1002 	ubfx	r0, r4, #4, #3
  40036e:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  400372:	f004 000f 	and.w	r0, r4, #15
  400376:	eb00 0045 	add.w	r0, r0, r5, lsl #1
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40037a:	2564      	movs	r5, #100	; 0x64
  40037c:	fb05 7000 	mla	r0, r5, r0, r7
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  400380:	6008      	str	r0, [r1, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  400382:	b142      	cbz	r2, 400396 <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400384:	f3c4 5000 	ubfx	r0, r4, #20, #1
  400388:	0081      	lsls	r1, r0, #2
  40038a:	4408      	add	r0, r1
  40038c:	f3c4 4103 	ubfx	r1, r4, #16, #4
  400390:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  400394:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  400396:	b143      	cbz	r3, 4003aa <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400398:	f3c4 7201 	ubfx	r2, r4, #28, #2
  40039c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4003a0:	f3c4 6103 	ubfx	r1, r4, #24, #4
  4003a4:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4003a8:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  4003aa:	b116      	cbz	r6, 4003b2 <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  4003ac:	f3c4 5442 	ubfx	r4, r4, #21, #3
  4003b0:	6034      	str	r4, [r6, #0]
	}
}
  4003b2:	bcf0      	pop	{r4, r5, r6, r7}
  4003b4:	4770      	bx	lr
	...

004003b8 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4003b8:	b470      	push	{r4, r5, r6}

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003ba:	4d2a      	ldr	r5, [pc, #168]	; (400464 <rtc_set_date+0xac>)
  4003bc:	fba5 4603 	umull	r4, r6, r5, r3
  4003c0:	08f6      	lsrs	r6, r6, #3
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4003c2:	9c03      	ldr	r4, [sp, #12]
  4003c4:	0564      	lsls	r4, r4, #21
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003c6:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4003ca:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4003ce:	eba3 0346 	sub.w	r3, r3, r6, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003d2:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  4003d6:	fba5 6402 	umull	r6, r4, r5, r2
  4003da:	08e4      	lsrs	r4, r4, #3
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003dc:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  4003e0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4003e4:	eba2 0244 	sub.w	r2, r2, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003e8:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  4003ec:	4b1e      	ldr	r3, [pc, #120]	; (400468 <rtc_set_date+0xb0>)
  4003ee:	fba3 4301 	umull	r4, r3, r3, r1
  4003f2:	099b      	lsrs	r3, r3, #6
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4003f4:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  4003f8:	4b1c      	ldr	r3, [pc, #112]	; (40046c <rtc_set_date+0xb4>)
  4003fa:	fba3 4301 	umull	r4, r3, r3, r1
  4003fe:	095b      	lsrs	r3, r3, #5
  400400:	fba5 6403 	umull	r6, r4, r5, r3
  400404:	08e4      	lsrs	r4, r4, #3
  400406:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40040a:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40040e:	431a      	orrs	r2, r3
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400410:	fba5 4301 	umull	r4, r3, r5, r1
  400414:	08db      	lsrs	r3, r3, #3
  400416:	eb03 0483 	add.w	r4, r3, r3, lsl #2
  40041a:	eba1 0144 	sub.w	r1, r1, r4, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40041e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  400422:	fba5 1503 	umull	r1, r5, r5, r3
  400426:	08ed      	lsrs	r5, r5, #3
  400428:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40042c:	eba3 0545 	sub.w	r5, r3, r5, lsl #1
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400430:	ea42 3205 	orr.w	r2, r2, r5, lsl #12

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400434:	6983      	ldr	r3, [r0, #24]
  400436:	f013 0f04 	tst.w	r3, #4
  40043a:	d0fb      	beq.n	400434 <rtc_set_date+0x7c>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  40043c:	6803      	ldr	r3, [r0, #0]
  40043e:	f043 0302 	orr.w	r3, r3, #2
  400442:	6003      	str	r3, [r0, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  400444:	6983      	ldr	r3, [r0, #24]
  400446:	f013 0f01 	tst.w	r3, #1
  40044a:	d0fb      	beq.n	400444 <rtc_set_date+0x8c>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40044c:	2301      	movs	r3, #1
  40044e:	61c3      	str	r3, [r0, #28]
	p_rtc->RTC_CALR = ul_date;
  400450:	60c2      	str	r2, [r0, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  400452:	6803      	ldr	r3, [r0, #0]
  400454:	f023 0302 	bic.w	r3, r3, #2
  400458:	6003      	str	r3, [r0, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  40045a:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  40045c:	f000 0002 	and.w	r0, r0, #2
  400460:	bc70      	pop	{r4, r5, r6}
  400462:	4770      	bx	lr
  400464:	cccccccd 	.word	0xcccccccd
  400468:	10624dd3 	.word	0x10624dd3
  40046c:	51eb851f 	.word	0x51eb851f

00400470 <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  400470:	b430      	push	{r4, r5}
  400472:	9d02      	ldr	r5, [sp, #8]
	uint32_t ul_alarm = 0;

	/* Month alarm setting */
	if (ul_month_flag) {
  400474:	460c      	mov	r4, r1
  400476:	b151      	cbz	r1, 40048e <rtc_set_date_alarm+0x1e>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400478:	4c12      	ldr	r4, [pc, #72]	; (4004c4 <rtc_set_date_alarm+0x54>)
  40047a:	fba4 1402 	umull	r1, r4, r4, r2
  40047e:	08e4      	lsrs	r4, r4, #3
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400480:	eb04 0184 	add.w	r1, r4, r4, lsl #2
  400484:	eba2 0241 	sub.w	r2, r2, r1, lsl #1
  400488:	0412      	lsls	r2, r2, #16
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40048a:	ea42 5404 	orr.w	r4, r2, r4, lsl #20
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  40048e:	b15b      	cbz	r3, 4004a8 <rtc_set_date_alarm+0x38>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400490:	4a0c      	ldr	r2, [pc, #48]	; (4004c4 <rtc_set_date_alarm+0x54>)
  400492:	fba2 3205 	umull	r3, r2, r2, r5
  400496:	08d2      	lsrs	r2, r2, #3
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400498:	eb02 0382 	add.w	r3, r2, r2, lsl #2
  40049c:	eba5 0343 	sub.w	r3, r5, r3, lsl #1
  4004a0:	061b      	lsls	r3, r3, #24
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4004a2:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
  4004a6:	431c      	orrs	r4, r3
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  4004a8:	6942      	ldr	r2, [r0, #20]
  4004aa:	4b07      	ldr	r3, [pc, #28]	; (4004c8 <rtc_set_date_alarm+0x58>)
  4004ac:	4013      	ands	r3, r2
  4004ae:	6143      	str	r3, [r0, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  4004b0:	6144      	str	r4, [r0, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  4004b2:	6942      	ldr	r2, [r0, #20]
  4004b4:	4b05      	ldr	r3, [pc, #20]	; (4004cc <rtc_set_date_alarm+0x5c>)
  4004b6:	4313      	orrs	r3, r2
  4004b8:	6143      	str	r3, [r0, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  4004ba:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
  4004bc:	f000 0008 	and.w	r0, r0, #8
  4004c0:	bc30      	pop	{r4, r5}
  4004c2:	4770      	bx	lr
  4004c4:	cccccccd 	.word	0xcccccccd
  4004c8:	7f7fffff 	.word	0x7f7fffff
  4004cc:	80800000 	.word	0x80800000

004004d0 <rtc_get_status>:
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
	return (p_rtc->RTC_SR);
  4004d0:	6980      	ldr	r0, [r0, #24]
}
  4004d2:	4770      	bx	lr

004004d4 <rtc_clear_status>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
	p_rtc->RTC_SCCR = ul_clear;
  4004d4:	61c1      	str	r1, [r0, #28]
  4004d6:	4770      	bx	lr

004004d8 <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4004d8:	4b03      	ldr	r3, [pc, #12]	; (4004e8 <rtt_init+0x10>)
  4004da:	681b      	ldr	r3, [r3, #0]
  4004dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4004e0:	4319      	orrs	r1, r3
  4004e2:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4004e4:	2000      	movs	r0, #0
  4004e6:	4770      	bx	lr
  4004e8:	204009ec 	.word	0x204009ec

004004ec <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4004ec:	b941      	cbnz	r1, 400500 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4004ee:	4a09      	ldr	r2, [pc, #36]	; (400514 <rtt_sel_source+0x28>)
  4004f0:	6813      	ldr	r3, [r2, #0]
  4004f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4004f6:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4004f8:	6802      	ldr	r2, [r0, #0]
  4004fa:	4313      	orrs	r3, r2
  4004fc:	6003      	str	r3, [r0, #0]
  4004fe:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  400500:	4a04      	ldr	r2, [pc, #16]	; (400514 <rtt_sel_source+0x28>)
  400502:	6813      	ldr	r3, [r2, #0]
  400504:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400508:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40050a:	6802      	ldr	r2, [r0, #0]
  40050c:	4313      	orrs	r3, r2
  40050e:	6003      	str	r3, [r0, #0]
  400510:	4770      	bx	lr
  400512:	bf00      	nop
  400514:	204009ec 	.word	0x204009ec

00400518 <rtt_enable_interrupt>:
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  400518:	6802      	ldr	r2, [r0, #0]
	temp |= ul_sources;
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  40051a:	4b03      	ldr	r3, [pc, #12]	; (400528 <rtt_enable_interrupt+0x10>)
  40051c:	681b      	ldr	r3, [r3, #0]
  40051e:	4319      	orrs	r1, r3
  400520:	4311      	orrs	r1, r2
#endif
	p_rtt->RTT_MR = temp;
  400522:	6001      	str	r1, [r0, #0]
  400524:	4770      	bx	lr
  400526:	bf00      	nop
  400528:	204009ec 	.word	0x204009ec

0040052c <rtt_get_status>:
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
	return p_rtt->RTT_SR;
  40052c:	68c0      	ldr	r0, [r0, #12]
}
  40052e:	4770      	bx	lr

00400530 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400530:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400532:	4b07      	ldr	r3, [pc, #28]	; (400550 <spi_enable_clock+0x20>)
  400534:	4298      	cmp	r0, r3
  400536:	d003      	beq.n	400540 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  400538:	4b06      	ldr	r3, [pc, #24]	; (400554 <spi_enable_clock+0x24>)
  40053a:	4298      	cmp	r0, r3
  40053c:	d004      	beq.n	400548 <spi_enable_clock+0x18>
  40053e:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400540:	2015      	movs	r0, #21
  400542:	4b05      	ldr	r3, [pc, #20]	; (400558 <spi_enable_clock+0x28>)
  400544:	4798      	blx	r3
  400546:	bd08      	pop	{r3, pc}
  400548:	202a      	movs	r0, #42	; 0x2a
  40054a:	4b03      	ldr	r3, [pc, #12]	; (400558 <spi_enable_clock+0x28>)
  40054c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40054e:	e7f6      	b.n	40053e <spi_enable_clock+0xe>
  400550:	40008000 	.word	0x40008000
  400554:	40058000 	.word	0x40058000
  400558:	004012a9 	.word	0x004012a9

0040055c <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40055c:	6843      	ldr	r3, [r0, #4]
  40055e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400562:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400564:	6843      	ldr	r3, [r0, #4]
  400566:	0409      	lsls	r1, r1, #16
  400568:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  40056c:	4319      	orrs	r1, r3
  40056e:	6041      	str	r1, [r0, #4]
  400570:	4770      	bx	lr

00400572 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400572:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400574:	f643 2499 	movw	r4, #15001	; 0x3a99
  400578:	6905      	ldr	r5, [r0, #16]
  40057a:	f015 0f02 	tst.w	r5, #2
  40057e:	d103      	bne.n	400588 <spi_write+0x16>
		if (!timeout--) {
  400580:	3c01      	subs	r4, #1
  400582:	d1f9      	bne.n	400578 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400584:	2001      	movs	r0, #1
  400586:	e00c      	b.n	4005a2 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400588:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40058a:	f014 0f02 	tst.w	r4, #2
  40058e:	d006      	beq.n	40059e <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400590:	0412      	lsls	r2, r2, #16
  400592:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400596:	4311      	orrs	r1, r2
		if (uc_last) {
  400598:	b10b      	cbz	r3, 40059e <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  40059a:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40059e:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4005a0:	2000      	movs	r0, #0
}
  4005a2:	bc30      	pop	{r4, r5}
  4005a4:	4770      	bx	lr

004005a6 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4005a6:	b932      	cbnz	r2, 4005b6 <spi_set_clock_polarity+0x10>
  4005a8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4005ac:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005ae:	f023 0301 	bic.w	r3, r3, #1
  4005b2:	6303      	str	r3, [r0, #48]	; 0x30
  4005b4:	4770      	bx	lr
  4005b6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4005ba:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005bc:	f043 0301 	orr.w	r3, r3, #1
  4005c0:	6303      	str	r3, [r0, #48]	; 0x30
  4005c2:	4770      	bx	lr

004005c4 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4005c4:	b932      	cbnz	r2, 4005d4 <spi_set_clock_phase+0x10>
  4005c6:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4005ca:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005cc:	f023 0302 	bic.w	r3, r3, #2
  4005d0:	6303      	str	r3, [r0, #48]	; 0x30
  4005d2:	4770      	bx	lr
  4005d4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4005d8:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005da:	f043 0302 	orr.w	r3, r3, #2
  4005de:	6303      	str	r3, [r0, #48]	; 0x30
  4005e0:	4770      	bx	lr

004005e2 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4005e2:	2a04      	cmp	r2, #4
  4005e4:	d003      	beq.n	4005ee <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4005e6:	b16a      	cbz	r2, 400604 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4005e8:	2a08      	cmp	r2, #8
  4005ea:	d016      	beq.n	40061a <spi_configure_cs_behavior+0x38>
  4005ec:	4770      	bx	lr
  4005ee:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4005f2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005f4:	f023 0308 	bic.w	r3, r3, #8
  4005f8:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4005fa:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4005fc:	f043 0304 	orr.w	r3, r3, #4
  400600:	6303      	str	r3, [r0, #48]	; 0x30
  400602:	4770      	bx	lr
  400604:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400608:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40060a:	f023 0308 	bic.w	r3, r3, #8
  40060e:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400610:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400612:	f023 0304 	bic.w	r3, r3, #4
  400616:	6303      	str	r3, [r0, #48]	; 0x30
  400618:	4770      	bx	lr
  40061a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40061e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400620:	f043 0308 	orr.w	r3, r3, #8
  400624:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  400626:	e7e1      	b.n	4005ec <spi_configure_cs_behavior+0xa>

00400628 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400628:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40062c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40062e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400632:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400634:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400636:	431a      	orrs	r2, r3
  400638:	630a      	str	r2, [r1, #48]	; 0x30
  40063a:	4770      	bx	lr

0040063c <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  40063c:	1e43      	subs	r3, r0, #1
  40063e:	4419      	add	r1, r3
  400640:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400644:	1e43      	subs	r3, r0, #1
  400646:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400648:	bf94      	ite	ls
  40064a:	b200      	sxthls	r0, r0
		return -1;
  40064c:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400650:	4770      	bx	lr

00400652 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400652:	b17a      	cbz	r2, 400674 <spi_set_baudrate_div+0x22>
{
  400654:	b410      	push	{r4}
  400656:	4614      	mov	r4, r2
  400658:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40065c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40065e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400662:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400664:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  400666:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  40066a:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  40066c:	2000      	movs	r0, #0
}
  40066e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400672:	4770      	bx	lr
        return -1;
  400674:	f04f 30ff 	mov.w	r0, #4294967295
  400678:	4770      	bx	lr

0040067a <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40067a:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40067c:	0189      	lsls	r1, r1, #6
  40067e:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400680:	2402      	movs	r4, #2
  400682:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400684:	f04f 31ff 	mov.w	r1, #4294967295
  400688:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40068a:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40068c:	605a      	str	r2, [r3, #4]
}
  40068e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400692:	4770      	bx	lr

00400694 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400694:	0189      	lsls	r1, r1, #6
  400696:	2305      	movs	r3, #5
  400698:	5043      	str	r3, [r0, r1]
  40069a:	4770      	bx	lr

0040069c <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  40069c:	0189      	lsls	r1, r1, #6
  40069e:	2302      	movs	r3, #2
  4006a0:	5043      	str	r3, [r0, r1]
  4006a2:	4770      	bx	lr

004006a4 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4006a4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4006a8:	61ca      	str	r2, [r1, #28]
  4006aa:	4770      	bx	lr

004006ac <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4006ac:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4006b0:	624a      	str	r2, [r1, #36]	; 0x24
  4006b2:	4770      	bx	lr

004006b4 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4006b4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4006b8:	6a08      	ldr	r0, [r1, #32]
}
  4006ba:	4770      	bx	lr

004006bc <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4006bc:	b4f0      	push	{r4, r5, r6, r7}
  4006be:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4006c0:	2402      	movs	r4, #2
  4006c2:	9401      	str	r4, [sp, #4]
  4006c4:	2408      	movs	r4, #8
  4006c6:	9402      	str	r4, [sp, #8]
  4006c8:	2420      	movs	r4, #32
  4006ca:	9403      	str	r4, [sp, #12]
  4006cc:	2480      	movs	r4, #128	; 0x80
  4006ce:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4006d0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4006d2:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4006d4:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4006d6:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4006da:	d814      	bhi.n	400706 <tc_find_mck_divisor+0x4a>
  4006dc:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4006de:	42a0      	cmp	r0, r4
  4006e0:	d217      	bcs.n	400712 <tc_find_mck_divisor+0x56>
  4006e2:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4006e4:	af01      	add	r7, sp, #4
  4006e6:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4006ea:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4006ee:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4006f0:	4284      	cmp	r4, r0
  4006f2:	d30a      	bcc.n	40070a <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4006f4:	4286      	cmp	r6, r0
  4006f6:	d90d      	bls.n	400714 <tc_find_mck_divisor+0x58>
			ul_index++) {
  4006f8:	3501      	adds	r5, #1
	for (ul_index = 0;
  4006fa:	2d05      	cmp	r5, #5
  4006fc:	d1f3      	bne.n	4006e6 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4006fe:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400700:	b006      	add	sp, #24
  400702:	bcf0      	pop	{r4, r5, r6, r7}
  400704:	4770      	bx	lr
			return 0;
  400706:	2000      	movs	r0, #0
  400708:	e7fa      	b.n	400700 <tc_find_mck_divisor+0x44>
  40070a:	2000      	movs	r0, #0
  40070c:	e7f8      	b.n	400700 <tc_find_mck_divisor+0x44>
	return 1;
  40070e:	2001      	movs	r0, #1
  400710:	e7f6      	b.n	400700 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400712:	2500      	movs	r5, #0
	if (p_uldiv) {
  400714:	b12a      	cbz	r2, 400722 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400716:	a906      	add	r1, sp, #24
  400718:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  40071c:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400720:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400722:	2b00      	cmp	r3, #0
  400724:	d0f3      	beq.n	40070e <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400726:	601d      	str	r5, [r3, #0]
	return 1;
  400728:	2001      	movs	r0, #1
  40072a:	e7e9      	b.n	400700 <tc_find_mck_divisor+0x44>

0040072c <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  40072c:	4b01      	ldr	r3, [pc, #4]	; (400734 <gfx_mono_set_framebuffer+0x8>)
  40072e:	6018      	str	r0, [r3, #0]
  400730:	4770      	bx	lr
  400732:	bf00      	nop
  400734:	204009f0 	.word	0x204009f0

00400738 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400738:	4b02      	ldr	r3, [pc, #8]	; (400744 <gfx_mono_framebuffer_put_byte+0xc>)
  40073a:	681b      	ldr	r3, [r3, #0]
  40073c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400740:	5442      	strb	r2, [r0, r1]
  400742:	4770      	bx	lr
  400744:	204009f0 	.word	0x204009f0

00400748 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400748:	4b02      	ldr	r3, [pc, #8]	; (400754 <gfx_mono_framebuffer_get_byte+0xc>)
  40074a:	681b      	ldr	r3, [r3, #0]
  40074c:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400750:	5c40      	ldrb	r0, [r0, r1]
  400752:	4770      	bx	lr
  400754:	204009f0 	.word	0x204009f0

00400758 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400758:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  40075c:	1884      	adds	r4, r0, r2
  40075e:	2c80      	cmp	r4, #128	; 0x80
  400760:	dd02      	ble.n	400768 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  400762:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  400766:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  400768:	b322      	cbz	r2, 4007b4 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  40076a:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  40076c:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  400770:	2601      	movs	r6, #1
  400772:	fa06 f101 	lsl.w	r1, r6, r1
  400776:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400778:	2b01      	cmp	r3, #1
  40077a:	d01d      	beq.n	4007b8 <gfx_mono_generic_draw_horizontal_line+0x60>
  40077c:	2b00      	cmp	r3, #0
  40077e:	d035      	beq.n	4007ec <gfx_mono_generic_draw_horizontal_line+0x94>
  400780:	2b02      	cmp	r3, #2
  400782:	d117      	bne.n	4007b4 <gfx_mono_generic_draw_horizontal_line+0x5c>
  400784:	3801      	subs	r0, #1
  400786:	b2c7      	uxtb	r7, r0
  400788:	19d4      	adds	r4, r2, r7
  40078a:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  40078c:	f8df a090 	ldr.w	sl, [pc, #144]	; 400820 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400790:	f04f 0900 	mov.w	r9, #0
  400794:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400824 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400798:	4621      	mov	r1, r4
  40079a:	4628      	mov	r0, r5
  40079c:	47d0      	blx	sl
			temp ^= pixelmask;
  40079e:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4007a2:	464b      	mov	r3, r9
  4007a4:	b2d2      	uxtb	r2, r2
  4007a6:	4621      	mov	r1, r4
  4007a8:	4628      	mov	r0, r5
  4007aa:	47c0      	blx	r8
  4007ac:	3c01      	subs	r4, #1
  4007ae:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4007b0:	42bc      	cmp	r4, r7
  4007b2:	d1f1      	bne.n	400798 <gfx_mono_generic_draw_horizontal_line+0x40>
  4007b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4007b8:	3801      	subs	r0, #1
  4007ba:	b2c7      	uxtb	r7, r0
  4007bc:	19d4      	adds	r4, r2, r7
  4007be:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4007c0:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400820 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4007c4:	f04f 0900 	mov.w	r9, #0
  4007c8:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400824 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4007cc:	4621      	mov	r1, r4
  4007ce:	4628      	mov	r0, r5
  4007d0:	47d0      	blx	sl
			temp |= pixelmask;
  4007d2:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4007d6:	464b      	mov	r3, r9
  4007d8:	b2d2      	uxtb	r2, r2
  4007da:	4621      	mov	r1, r4
  4007dc:	4628      	mov	r0, r5
  4007de:	47c0      	blx	r8
  4007e0:	3c01      	subs	r4, #1
  4007e2:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4007e4:	42bc      	cmp	r4, r7
  4007e6:	d1f1      	bne.n	4007cc <gfx_mono_generic_draw_horizontal_line+0x74>
  4007e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4007ec:	3801      	subs	r0, #1
  4007ee:	b2c7      	uxtb	r7, r0
  4007f0:	19d4      	adds	r4, r2, r7
  4007f2:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4007f4:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400820 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4007f8:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4007fa:	f8df 9028 	ldr.w	r9, [pc, #40]	; 400824 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4007fe:	4621      	mov	r1, r4
  400800:	4628      	mov	r0, r5
  400802:	47c0      	blx	r8
			temp &= ~pixelmask;
  400804:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400808:	2300      	movs	r3, #0
  40080a:	b2d2      	uxtb	r2, r2
  40080c:	4621      	mov	r1, r4
  40080e:	4628      	mov	r0, r5
  400810:	47c8      	blx	r9
  400812:	3c01      	subs	r4, #1
  400814:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400816:	42bc      	cmp	r4, r7
  400818:	d1f1      	bne.n	4007fe <gfx_mono_generic_draw_horizontal_line+0xa6>
  40081a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40081e:	bf00      	nop
  400820:	00400a59 	.word	0x00400a59
  400824:	00400955 	.word	0x00400955

00400828 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40082c:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400830:	b18b      	cbz	r3, 400856 <gfx_mono_generic_draw_filled_rect+0x2e>
  400832:	461c      	mov	r4, r3
  400834:	4690      	mov	r8, r2
  400836:	4606      	mov	r6, r0
  400838:	1e4d      	subs	r5, r1, #1
  40083a:	b2ed      	uxtb	r5, r5
  40083c:	442c      	add	r4, r5
  40083e:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400840:	f8df 9018 	ldr.w	r9, [pc, #24]	; 40085c <gfx_mono_generic_draw_filled_rect+0x34>
  400844:	463b      	mov	r3, r7
  400846:	4642      	mov	r2, r8
  400848:	4621      	mov	r1, r4
  40084a:	4630      	mov	r0, r6
  40084c:	47c8      	blx	r9
  40084e:	3c01      	subs	r4, #1
  400850:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  400852:	42ac      	cmp	r4, r5
  400854:	d1f6      	bne.n	400844 <gfx_mono_generic_draw_filled_rect+0x1c>
  400856:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40085a:	bf00      	nop
  40085c:	00400759 	.word	0x00400759

00400860 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400864:	b083      	sub	sp, #12
  400866:	4604      	mov	r4, r0
  400868:	4688      	mov	r8, r1
  40086a:	4691      	mov	r9, r2
  40086c:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40086e:	7a5b      	ldrb	r3, [r3, #9]
  400870:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400874:	2100      	movs	r1, #0
  400876:	9100      	str	r1, [sp, #0]
  400878:	4649      	mov	r1, r9
  40087a:	4640      	mov	r0, r8
  40087c:	4d21      	ldr	r5, [pc, #132]	; (400904 <gfx_mono_draw_char+0xa4>)
  40087e:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  400880:	f89b 3000 	ldrb.w	r3, [fp]
  400884:	b113      	cbz	r3, 40088c <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  400886:	b003      	add	sp, #12
  400888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  40088c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  400890:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400892:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  400896:	bf18      	it	ne
  400898:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  40089a:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40089e:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4008a2:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4008a4:	fb17 f70a 	smulbb	r7, r7, sl
  4008a8:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4008ac:	f8db 3004 	ldr.w	r3, [fp, #4]
  4008b0:	fa13 f787 	uxtah	r7, r3, r7
  4008b4:	e01f      	b.n	4008f6 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4008b6:	0064      	lsls	r4, r4, #1
  4008b8:	b2e4      	uxtb	r4, r4
  4008ba:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4008bc:	b2eb      	uxtb	r3, r5
  4008be:	429e      	cmp	r6, r3
  4008c0:	d910      	bls.n	4008e4 <gfx_mono_draw_char+0x84>
  4008c2:	b2eb      	uxtb	r3, r5
  4008c4:	eb08 0003 	add.w	r0, r8, r3
  4008c8:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  4008ca:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  4008ce:	bf08      	it	eq
  4008d0:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  4008d4:	f014 0f80 	tst.w	r4, #128	; 0x80
  4008d8:	d0ed      	beq.n	4008b6 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4008da:	2201      	movs	r2, #1
  4008dc:	4649      	mov	r1, r9
  4008de:	4b0a      	ldr	r3, [pc, #40]	; (400908 <gfx_mono_draw_char+0xa8>)
  4008e0:	4798      	blx	r3
  4008e2:	e7e8      	b.n	4008b6 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  4008e4:	f109 0901 	add.w	r9, r9, #1
  4008e8:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  4008ec:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4008f0:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  4008f4:	d0c7      	beq.n	400886 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  4008f6:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  4008fa:	2e00      	cmp	r6, #0
  4008fc:	d0f2      	beq.n	4008e4 <gfx_mono_draw_char+0x84>
  4008fe:	2500      	movs	r5, #0
  400900:	462c      	mov	r4, r5
  400902:	e7de      	b.n	4008c2 <gfx_mono_draw_char+0x62>
  400904:	00400829 	.word	0x00400829
  400908:	004009f5 	.word	0x004009f5

0040090c <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  40090c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400910:	4604      	mov	r4, r0
  400912:	4690      	mov	r8, r2
  400914:	461d      	mov	r5, r3
  400916:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400918:	4f0d      	ldr	r7, [pc, #52]	; (400950 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  40091a:	460e      	mov	r6, r1
  40091c:	e008      	b.n	400930 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  40091e:	7a6a      	ldrb	r2, [r5, #9]
  400920:	3201      	adds	r2, #1
  400922:	4442      	add	r2, r8
  400924:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400928:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  40092a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40092e:	b16b      	cbz	r3, 40094c <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400930:	7820      	ldrb	r0, [r4, #0]
  400932:	280a      	cmp	r0, #10
  400934:	d0f3      	beq.n	40091e <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  400936:	280d      	cmp	r0, #13
  400938:	d0f7      	beq.n	40092a <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  40093a:	462b      	mov	r3, r5
  40093c:	4642      	mov	r2, r8
  40093e:	4649      	mov	r1, r9
  400940:	47b8      	blx	r7
			x += font->width;
  400942:	7a2b      	ldrb	r3, [r5, #8]
  400944:	4499      	add	r9, r3
  400946:	fa5f f989 	uxtb.w	r9, r9
  40094a:	e7ee      	b.n	40092a <gfx_mono_draw_string+0x1e>
}
  40094c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400950:	00400861 	.word	0x00400861

00400954 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400954:	b570      	push	{r4, r5, r6, lr}
  400956:	4604      	mov	r4, r0
  400958:	460d      	mov	r5, r1
  40095a:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  40095c:	b91b      	cbnz	r3, 400966 <gfx_mono_ssd1306_put_byte+0x12>
  40095e:	4b0d      	ldr	r3, [pc, #52]	; (400994 <gfx_mono_ssd1306_put_byte+0x40>)
  400960:	4798      	blx	r3
  400962:	42b0      	cmp	r0, r6
  400964:	d015      	beq.n	400992 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400966:	4632      	mov	r2, r6
  400968:	4629      	mov	r1, r5
  40096a:	4620      	mov	r0, r4
  40096c:	4b0a      	ldr	r3, [pc, #40]	; (400998 <gfx_mono_ssd1306_put_byte+0x44>)
  40096e:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400970:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400974:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  400978:	4c08      	ldr	r4, [pc, #32]	; (40099c <gfx_mono_ssd1306_put_byte+0x48>)
  40097a:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  40097c:	f3c5 1002 	ubfx	r0, r5, #4, #3
  400980:	f040 0010 	orr.w	r0, r0, #16
  400984:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400986:	f005 000f 	and.w	r0, r5, #15
  40098a:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  40098c:	4630      	mov	r0, r6
  40098e:	4b04      	ldr	r3, [pc, #16]	; (4009a0 <gfx_mono_ssd1306_put_byte+0x4c>)
  400990:	4798      	blx	r3
  400992:	bd70      	pop	{r4, r5, r6, pc}
  400994:	00400749 	.word	0x00400749
  400998:	00400739 	.word	0x00400739
  40099c:	00400a65 	.word	0x00400a65
  4009a0:	00400c85 	.word	0x00400c85

004009a4 <gfx_mono_ssd1306_init>:
{
  4009a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4009a8:	480d      	ldr	r0, [pc, #52]	; (4009e0 <gfx_mono_ssd1306_init+0x3c>)
  4009aa:	4b0e      	ldr	r3, [pc, #56]	; (4009e4 <gfx_mono_ssd1306_init+0x40>)
  4009ac:	4798      	blx	r3
	ssd1306_init();
  4009ae:	4b0e      	ldr	r3, [pc, #56]	; (4009e8 <gfx_mono_ssd1306_init+0x44>)
  4009b0:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4009b2:	2040      	movs	r0, #64	; 0x40
  4009b4:	4b0d      	ldr	r3, [pc, #52]	; (4009ec <gfx_mono_ssd1306_init+0x48>)
  4009b6:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4009b8:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4009ba:	f04f 0801 	mov.w	r8, #1
  4009be:	462f      	mov	r7, r5
  4009c0:	4e0b      	ldr	r6, [pc, #44]	; (4009f0 <gfx_mono_ssd1306_init+0x4c>)
{
  4009c2:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4009c4:	4643      	mov	r3, r8
  4009c6:	463a      	mov	r2, r7
  4009c8:	b2e1      	uxtb	r1, r4
  4009ca:	4628      	mov	r0, r5
  4009cc:	47b0      	blx	r6
  4009ce:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4009d0:	2c80      	cmp	r4, #128	; 0x80
  4009d2:	d1f7      	bne.n	4009c4 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4009d4:	3501      	adds	r5, #1
  4009d6:	b2ed      	uxtb	r5, r5
  4009d8:	2d04      	cmp	r5, #4
  4009da:	d1f2      	bne.n	4009c2 <gfx_mono_ssd1306_init+0x1e>
  4009dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009e0:	204009f4 	.word	0x204009f4
  4009e4:	0040072d 	.word	0x0040072d
  4009e8:	00400aa5 	.word	0x00400aa5
  4009ec:	00400a65 	.word	0x00400a65
  4009f0:	00400955 	.word	0x00400955

004009f4 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4009f4:	09c3      	lsrs	r3, r0, #7
  4009f6:	d12a      	bne.n	400a4e <gfx_mono_ssd1306_draw_pixel+0x5a>
  4009f8:	291f      	cmp	r1, #31
  4009fa:	d828      	bhi.n	400a4e <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  4009fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a00:	4614      	mov	r4, r2
  400a02:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400a04:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  400a06:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  400a0a:	2201      	movs	r2, #1
  400a0c:	fa02 f701 	lsl.w	r7, r2, r1
  400a10:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400a14:	4601      	mov	r1, r0
  400a16:	4630      	mov	r0, r6
  400a18:	4b0d      	ldr	r3, [pc, #52]	; (400a50 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  400a1a:	4798      	blx	r3
  400a1c:	4602      	mov	r2, r0
	switch (color) {
  400a1e:	2c01      	cmp	r4, #1
  400a20:	d009      	beq.n	400a36 <gfx_mono_ssd1306_draw_pixel+0x42>
  400a22:	b164      	cbz	r4, 400a3e <gfx_mono_ssd1306_draw_pixel+0x4a>
  400a24:	2c02      	cmp	r4, #2
  400a26:	d00e      	beq.n	400a46 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400a28:	2300      	movs	r3, #0
  400a2a:	4629      	mov	r1, r5
  400a2c:	4630      	mov	r0, r6
  400a2e:	4c09      	ldr	r4, [pc, #36]	; (400a54 <gfx_mono_ssd1306_draw_pixel+0x60>)
  400a30:	47a0      	blx	r4
  400a32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  400a36:	ea48 0200 	orr.w	r2, r8, r0
  400a3a:	b2d2      	uxtb	r2, r2
		break;
  400a3c:	e7f4      	b.n	400a28 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400a3e:	ea20 0207 	bic.w	r2, r0, r7
  400a42:	b2d2      	uxtb	r2, r2
		break;
  400a44:	e7f0      	b.n	400a28 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  400a46:	ea88 0200 	eor.w	r2, r8, r0
  400a4a:	b2d2      	uxtb	r2, r2
		break;
  400a4c:	e7ec      	b.n	400a28 <gfx_mono_ssd1306_draw_pixel+0x34>
  400a4e:	4770      	bx	lr
  400a50:	00400749 	.word	0x00400749
  400a54:	00400955 	.word	0x00400955

00400a58 <gfx_mono_ssd1306_get_byte>:
{
  400a58:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  400a5a:	4b01      	ldr	r3, [pc, #4]	; (400a60 <gfx_mono_ssd1306_get_byte+0x8>)
  400a5c:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400a5e:	bd08      	pop	{r3, pc}
  400a60:	00400749 	.word	0x00400749

00400a64 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400a64:	b538      	push	{r3, r4, r5, lr}
  400a66:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400a68:	2208      	movs	r2, #8
  400a6a:	4b09      	ldr	r3, [pc, #36]	; (400a90 <ssd1306_write_command+0x2c>)
  400a6c:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400a6e:	4c09      	ldr	r4, [pc, #36]	; (400a94 <ssd1306_write_command+0x30>)
  400a70:	2101      	movs	r1, #1
  400a72:	4620      	mov	r0, r4
  400a74:	4b08      	ldr	r3, [pc, #32]	; (400a98 <ssd1306_write_command+0x34>)
  400a76:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  400a78:	2301      	movs	r3, #1
  400a7a:	461a      	mov	r2, r3
  400a7c:	4629      	mov	r1, r5
  400a7e:	4620      	mov	r0, r4
  400a80:	4c06      	ldr	r4, [pc, #24]	; (400a9c <ssd1306_write_command+0x38>)
  400a82:	47a0      	blx	r4
	delay_us(10);
  400a84:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400a88:	4b05      	ldr	r3, [pc, #20]	; (400aa0 <ssd1306_write_command+0x3c>)
  400a8a:	4798      	blx	r3
  400a8c:	bd38      	pop	{r3, r4, r5, pc}
  400a8e:	bf00      	nop
  400a90:	400e1000 	.word	0x400e1000
  400a94:	40008000 	.word	0x40008000
  400a98:	0040055d 	.word	0x0040055d
  400a9c:	00400573 	.word	0x00400573
  400aa0:	20400001 	.word	0x20400001

00400aa4 <ssd1306_init>:
{
  400aa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400aa8:	4d66      	ldr	r5, [pc, #408]	; (400c44 <ssd1306_init+0x1a0>)
  400aaa:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400aae:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400ab0:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400ab4:	4b64      	ldr	r3, [pc, #400]	; (400c48 <ssd1306_init+0x1a4>)
  400ab6:	2708      	movs	r7, #8
  400ab8:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400aba:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400abe:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400ac0:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ac4:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  400ac6:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400ac8:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400acc:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400ace:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400ad2:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400ad4:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  400ad6:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400ada:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400adc:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400ade:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ae2:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400ae4:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400ae6:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400aea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400aec:	f022 0208 	bic.w	r2, r2, #8
  400af0:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400af2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400af4:	f022 0208 	bic.w	r2, r2, #8
  400af8:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400afa:	601f      	str	r7, [r3, #0]
  400afc:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400afe:	631f      	str	r7, [r3, #48]	; 0x30
  400b00:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400b02:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400c80 <ssd1306_init+0x1dc>
  400b06:	2300      	movs	r3, #0
  400b08:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400b0c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b10:	4640      	mov	r0, r8
  400b12:	4c4e      	ldr	r4, [pc, #312]	; (400c4c <ssd1306_init+0x1a8>)
  400b14:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400b16:	2300      	movs	r3, #0
  400b18:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b1c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b20:	4640      	mov	r0, r8
  400b22:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400b24:	2300      	movs	r3, #0
  400b26:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400b2a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b2e:	4640      	mov	r0, r8
  400b30:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400b32:	2300      	movs	r3, #0
  400b34:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400b38:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b3c:	4640      	mov	r0, r8
  400b3e:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400b40:	2300      	movs	r3, #0
  400b42:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400b46:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b4a:	4640      	mov	r0, r8
  400b4c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400b4e:	2300      	movs	r3, #0
  400b50:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400b54:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b58:	4640      	mov	r0, r8
  400b5a:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400b5c:	4c3c      	ldr	r4, [pc, #240]	; (400c50 <ssd1306_init+0x1ac>)
  400b5e:	f04f 0902 	mov.w	r9, #2
  400b62:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400b66:	f04f 0880 	mov.w	r8, #128	; 0x80
  400b6a:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400b6e:	6863      	ldr	r3, [r4, #4]
  400b70:	f043 0301 	orr.w	r3, r3, #1
  400b74:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  400b76:	463a      	mov	r2, r7
  400b78:	2101      	movs	r1, #1
  400b7a:	4620      	mov	r0, r4
  400b7c:	4b35      	ldr	r3, [pc, #212]	; (400c54 <ssd1306_init+0x1b0>)
  400b7e:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  400b80:	2200      	movs	r2, #0
  400b82:	2101      	movs	r1, #1
  400b84:	4620      	mov	r0, r4
  400b86:	4b34      	ldr	r3, [pc, #208]	; (400c58 <ssd1306_init+0x1b4>)
  400b88:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  400b8a:	2200      	movs	r2, #0
  400b8c:	2101      	movs	r1, #1
  400b8e:	4620      	mov	r0, r4
  400b90:	4b32      	ldr	r3, [pc, #200]	; (400c5c <ssd1306_init+0x1b8>)
  400b92:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400b94:	6863      	ldr	r3, [r4, #4]
  400b96:	f023 0302 	bic.w	r3, r3, #2
  400b9a:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400b9c:	2200      	movs	r2, #0
  400b9e:	2101      	movs	r1, #1
  400ba0:	4620      	mov	r0, r4
  400ba2:	4b2f      	ldr	r3, [pc, #188]	; (400c60 <ssd1306_init+0x1bc>)
  400ba4:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400ba6:	6863      	ldr	r3, [r4, #4]
  400ba8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400bac:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400bae:	6863      	ldr	r3, [r4, #4]
  400bb0:	f043 0310 	orr.w	r3, r3, #16
  400bb4:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  400bb6:	492b      	ldr	r1, [pc, #172]	; (400c64 <ssd1306_init+0x1c0>)
  400bb8:	482b      	ldr	r0, [pc, #172]	; (400c68 <ssd1306_init+0x1c4>)
  400bba:	4b2c      	ldr	r3, [pc, #176]	; (400c6c <ssd1306_init+0x1c8>)
  400bbc:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400bbe:	b2c2      	uxtb	r2, r0
  400bc0:	2101      	movs	r1, #1
  400bc2:	4620      	mov	r0, r4
  400bc4:	4b2a      	ldr	r3, [pc, #168]	; (400c70 <ssd1306_init+0x1cc>)
  400bc6:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400bc8:	4620      	mov	r0, r4
  400bca:	4b2a      	ldr	r3, [pc, #168]	; (400c74 <ssd1306_init+0x1d0>)
  400bcc:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400bce:	2301      	movs	r3, #1
  400bd0:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400bd2:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400bd4:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400bd8:	4c27      	ldr	r4, [pc, #156]	; (400c78 <ssd1306_init+0x1d4>)
  400bda:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400bdc:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400bde:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400be2:	47a0      	blx	r4
  400be4:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400be6:	20a8      	movs	r0, #168	; 0xa8
  400be8:	4c24      	ldr	r4, [pc, #144]	; (400c7c <ssd1306_init+0x1d8>)
  400bea:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400bec:	201f      	movs	r0, #31
  400bee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400bf0:	20d3      	movs	r0, #211	; 0xd3
  400bf2:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400bf4:	2000      	movs	r0, #0
  400bf6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400bf8:	2040      	movs	r0, #64	; 0x40
  400bfa:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400bfc:	20a1      	movs	r0, #161	; 0xa1
  400bfe:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400c00:	20c8      	movs	r0, #200	; 0xc8
  400c02:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400c04:	20da      	movs	r0, #218	; 0xda
  400c06:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400c08:	4648      	mov	r0, r9
  400c0a:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400c0c:	2081      	movs	r0, #129	; 0x81
  400c0e:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400c10:	208f      	movs	r0, #143	; 0x8f
  400c12:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400c14:	20a4      	movs	r0, #164	; 0xa4
  400c16:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400c18:	20a6      	movs	r0, #166	; 0xa6
  400c1a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400c1c:	20d5      	movs	r0, #213	; 0xd5
  400c1e:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400c20:	4640      	mov	r0, r8
  400c22:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400c24:	208d      	movs	r0, #141	; 0x8d
  400c26:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400c28:	2014      	movs	r0, #20
  400c2a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400c2c:	20db      	movs	r0, #219	; 0xdb
  400c2e:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400c30:	2040      	movs	r0, #64	; 0x40
  400c32:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400c34:	20d9      	movs	r0, #217	; 0xd9
  400c36:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400c38:	20f1      	movs	r0, #241	; 0xf1
  400c3a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400c3c:	20af      	movs	r0, #175	; 0xaf
  400c3e:	47a0      	blx	r4
  400c40:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400c44:	400e1200 	.word	0x400e1200
  400c48:	400e1000 	.word	0x400e1000
  400c4c:	00400f89 	.word	0x00400f89
  400c50:	40008000 	.word	0x40008000
  400c54:	004005e3 	.word	0x004005e3
  400c58:	004005a7 	.word	0x004005a7
  400c5c:	004005c5 	.word	0x004005c5
  400c60:	00400629 	.word	0x00400629
  400c64:	08f0d180 	.word	0x08f0d180
  400c68:	001e8480 	.word	0x001e8480
  400c6c:	0040063d 	.word	0x0040063d
  400c70:	00400653 	.word	0x00400653
  400c74:	00400531 	.word	0x00400531
  400c78:	20400001 	.word	0x20400001
  400c7c:	00400a65 	.word	0x00400a65
  400c80:	400e1400 	.word	0x400e1400

00400c84 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400c84:	b538      	push	{r3, r4, r5, lr}
  400c86:	4605      	mov	r5, r0
  400c88:	2208      	movs	r2, #8
  400c8a:	4b09      	ldr	r3, [pc, #36]	; (400cb0 <ssd1306_write_data+0x2c>)
  400c8c:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400c8e:	4c09      	ldr	r4, [pc, #36]	; (400cb4 <ssd1306_write_data+0x30>)
  400c90:	2101      	movs	r1, #1
  400c92:	4620      	mov	r0, r4
  400c94:	4b08      	ldr	r3, [pc, #32]	; (400cb8 <ssd1306_write_data+0x34>)
  400c96:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400c98:	2301      	movs	r3, #1
  400c9a:	461a      	mov	r2, r3
  400c9c:	4629      	mov	r1, r5
  400c9e:	4620      	mov	r0, r4
  400ca0:	4c06      	ldr	r4, [pc, #24]	; (400cbc <ssd1306_write_data+0x38>)
  400ca2:	47a0      	blx	r4
	delay_us(10);
  400ca4:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400ca8:	4b05      	ldr	r3, [pc, #20]	; (400cc0 <ssd1306_write_data+0x3c>)
  400caa:	4798      	blx	r3
  400cac:	bd38      	pop	{r3, r4, r5, pc}
  400cae:	bf00      	nop
  400cb0:	400e1000 	.word	0x400e1000
  400cb4:	40008000 	.word	0x40008000
  400cb8:	0040055d 	.word	0x0040055d
  400cbc:	00400573 	.word	0x00400573
  400cc0:	20400001 	.word	0x20400001

00400cc4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400cc4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400cc6:	4810      	ldr	r0, [pc, #64]	; (400d08 <sysclk_init+0x44>)
  400cc8:	4b10      	ldr	r3, [pc, #64]	; (400d0c <sysclk_init+0x48>)
  400cca:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400ccc:	213e      	movs	r1, #62	; 0x3e
  400cce:	2000      	movs	r0, #0
  400cd0:	4b0f      	ldr	r3, [pc, #60]	; (400d10 <sysclk_init+0x4c>)
  400cd2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400cd4:	4c0f      	ldr	r4, [pc, #60]	; (400d14 <sysclk_init+0x50>)
  400cd6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400cd8:	2800      	cmp	r0, #0
  400cda:	d0fc      	beq.n	400cd6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400cdc:	4b0e      	ldr	r3, [pc, #56]	; (400d18 <sysclk_init+0x54>)
  400cde:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400ce0:	4a0e      	ldr	r2, [pc, #56]	; (400d1c <sysclk_init+0x58>)
  400ce2:	4b0f      	ldr	r3, [pc, #60]	; (400d20 <sysclk_init+0x5c>)
  400ce4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400ce6:	4c0f      	ldr	r4, [pc, #60]	; (400d24 <sysclk_init+0x60>)
  400ce8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400cea:	2800      	cmp	r0, #0
  400cec:	d0fc      	beq.n	400ce8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400cee:	2002      	movs	r0, #2
  400cf0:	4b0d      	ldr	r3, [pc, #52]	; (400d28 <sysclk_init+0x64>)
  400cf2:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400cf4:	2000      	movs	r0, #0
  400cf6:	4b0d      	ldr	r3, [pc, #52]	; (400d2c <sysclk_init+0x68>)
  400cf8:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400cfa:	4b0d      	ldr	r3, [pc, #52]	; (400d30 <sysclk_init+0x6c>)
  400cfc:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400cfe:	4802      	ldr	r0, [pc, #8]	; (400d08 <sysclk_init+0x44>)
  400d00:	4b02      	ldr	r3, [pc, #8]	; (400d0c <sysclk_init+0x48>)
  400d02:	4798      	blx	r3
  400d04:	bd10      	pop	{r4, pc}
  400d06:	bf00      	nop
  400d08:	11e1a300 	.word	0x11e1a300
  400d0c:	00401799 	.word	0x00401799
  400d10:	00401225 	.word	0x00401225
  400d14:	00401279 	.word	0x00401279
  400d18:	00401289 	.word	0x00401289
  400d1c:	20183f01 	.word	0x20183f01
  400d20:	400e0600 	.word	0x400e0600
  400d24:	00401299 	.word	0x00401299
  400d28:	00401189 	.word	0x00401189
  400d2c:	004011c1 	.word	0x004011c1
  400d30:	0040168d 	.word	0x0040168d

00400d34 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400d36:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400d3a:	4b48      	ldr	r3, [pc, #288]	; (400e5c <board_init+0x128>)
  400d3c:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400d3e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400d42:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400d46:	4b46      	ldr	r3, [pc, #280]	; (400e60 <board_init+0x12c>)
  400d48:	2200      	movs	r2, #0
  400d4a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400d4e:	695a      	ldr	r2, [r3, #20]
  400d50:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400d54:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400d56:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400d5a:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400d5e:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400d62:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400d66:	f007 0007 	and.w	r0, r7, #7
  400d6a:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400d6c:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400d70:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400d74:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400d78:	f3bf 8f4f 	dsb	sy
  400d7c:	f04f 34ff 	mov.w	r4, #4294967295
  400d80:	fa04 fc00 	lsl.w	ip, r4, r0
  400d84:	fa06 f000 	lsl.w	r0, r6, r0
  400d88:	fa04 f40e 	lsl.w	r4, r4, lr
  400d8c:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400d90:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400d92:	463a      	mov	r2, r7
  400d94:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400d96:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400d9a:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400d9e:	3a01      	subs	r2, #1
  400da0:	4423      	add	r3, r4
  400da2:	f1b2 3fff 	cmp.w	r2, #4294967295
  400da6:	d1f6      	bne.n	400d96 <board_init+0x62>
        } while(sets--);
  400da8:	3e01      	subs	r6, #1
  400daa:	4460      	add	r0, ip
  400dac:	f1b6 3fff 	cmp.w	r6, #4294967295
  400db0:	d1ef      	bne.n	400d92 <board_init+0x5e>
  400db2:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400db6:	4b2a      	ldr	r3, [pc, #168]	; (400e60 <board_init+0x12c>)
  400db8:	695a      	ldr	r2, [r3, #20]
  400dba:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400dbe:	615a      	str	r2, [r3, #20]
  400dc0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400dc4:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400dc8:	4a26      	ldr	r2, [pc, #152]	; (400e64 <board_init+0x130>)
  400dca:	4927      	ldr	r1, [pc, #156]	; (400e68 <board_init+0x134>)
  400dcc:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400dce:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400dd2:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400dd4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400dd8:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400ddc:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400de0:	f022 0201 	bic.w	r2, r2, #1
  400de4:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400de8:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400dec:	f022 0201 	bic.w	r2, r2, #1
  400df0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400df4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400df8:	f3bf 8f6f 	isb	sy
  400dfc:	200a      	movs	r0, #10
  400dfe:	4c1b      	ldr	r4, [pc, #108]	; (400e6c <board_init+0x138>)
  400e00:	47a0      	blx	r4
  400e02:	200b      	movs	r0, #11
  400e04:	47a0      	blx	r4
  400e06:	200c      	movs	r0, #12
  400e08:	47a0      	blx	r4
  400e0a:	2010      	movs	r0, #16
  400e0c:	47a0      	blx	r4
  400e0e:	2011      	movs	r0, #17
  400e10:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400e12:	4b17      	ldr	r3, [pc, #92]	; (400e70 <board_init+0x13c>)
  400e14:	f44f 7280 	mov.w	r2, #256	; 0x100
  400e18:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e1a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400e1e:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400e20:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400e24:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400e28:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e2a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400e2e:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400e30:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400e34:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400e36:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400e38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400e3c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400e3e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400e42:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400e44:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400e46:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400e4a:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400e4c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400e50:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400e54:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400e58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400e5a:	bf00      	nop
  400e5c:	400e1850 	.word	0x400e1850
  400e60:	e000ed00 	.word	0xe000ed00
  400e64:	400e0c00 	.word	0x400e0c00
  400e68:	5a00080c 	.word	0x5a00080c
  400e6c:	004012a9 	.word	0x004012a9
  400e70:	400e1200 	.word	0x400e1200

00400e74 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400e74:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400e78:	0053      	lsls	r3, r2, #1
  400e7a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400e7e:	fbb2 f2f3 	udiv	r2, r2, r3
  400e82:	3a01      	subs	r2, #1
  400e84:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400e88:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400e8c:	4770      	bx	lr

00400e8e <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400e8e:	6301      	str	r1, [r0, #48]	; 0x30
  400e90:	4770      	bx	lr

00400e92 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400e92:	6341      	str	r1, [r0, #52]	; 0x34
  400e94:	4770      	bx	lr

00400e96 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400e96:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400e98:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400e9c:	d03a      	beq.n	400f14 <pio_set_peripheral+0x7e>
  400e9e:	d813      	bhi.n	400ec8 <pio_set_peripheral+0x32>
  400ea0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400ea4:	d025      	beq.n	400ef2 <pio_set_peripheral+0x5c>
  400ea6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400eaa:	d10a      	bne.n	400ec2 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400eac:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400eae:	4313      	orrs	r3, r2
  400eb0:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400eb2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400eb4:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400eb6:	400b      	ands	r3, r1
  400eb8:	ea23 0302 	bic.w	r3, r3, r2
  400ebc:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400ebe:	6042      	str	r2, [r0, #4]
  400ec0:	4770      	bx	lr
	switch (ul_type) {
  400ec2:	2900      	cmp	r1, #0
  400ec4:	d1fb      	bne.n	400ebe <pio_set_peripheral+0x28>
  400ec6:	4770      	bx	lr
  400ec8:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400ecc:	d021      	beq.n	400f12 <pio_set_peripheral+0x7c>
  400ece:	d809      	bhi.n	400ee4 <pio_set_peripheral+0x4e>
  400ed0:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400ed4:	d1f3      	bne.n	400ebe <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ed6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400ed8:	4313      	orrs	r3, r2
  400eda:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400edc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400ede:	4313      	orrs	r3, r2
  400ee0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400ee2:	e7ec      	b.n	400ebe <pio_set_peripheral+0x28>
	switch (ul_type) {
  400ee4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400ee8:	d013      	beq.n	400f12 <pio_set_peripheral+0x7c>
  400eea:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400eee:	d010      	beq.n	400f12 <pio_set_peripheral+0x7c>
  400ef0:	e7e5      	b.n	400ebe <pio_set_peripheral+0x28>
{
  400ef2:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ef4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400ef6:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400ef8:	43d3      	mvns	r3, r2
  400efa:	4021      	ands	r1, r4
  400efc:	461c      	mov	r4, r3
  400efe:	4019      	ands	r1, r3
  400f00:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400f02:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400f04:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400f06:	400b      	ands	r3, r1
  400f08:	4023      	ands	r3, r4
  400f0a:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400f0c:	6042      	str	r2, [r0, #4]
}
  400f0e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400f12:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400f14:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400f16:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400f18:	400b      	ands	r3, r1
  400f1a:	ea23 0302 	bic.w	r3, r3, r2
  400f1e:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400f20:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400f22:	4313      	orrs	r3, r2
  400f24:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400f26:	e7ca      	b.n	400ebe <pio_set_peripheral+0x28>

00400f28 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400f28:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400f2a:	f012 0f01 	tst.w	r2, #1
  400f2e:	d10d      	bne.n	400f4c <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400f30:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400f32:	f012 0f0a 	tst.w	r2, #10
  400f36:	d00b      	beq.n	400f50 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400f38:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400f3a:	f012 0f02 	tst.w	r2, #2
  400f3e:	d109      	bne.n	400f54 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400f40:	f012 0f08 	tst.w	r2, #8
  400f44:	d008      	beq.n	400f58 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400f46:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400f4a:	e005      	b.n	400f58 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400f4c:	6641      	str	r1, [r0, #100]	; 0x64
  400f4e:	e7f0      	b.n	400f32 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400f50:	6241      	str	r1, [r0, #36]	; 0x24
  400f52:	e7f2      	b.n	400f3a <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400f54:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400f58:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400f5a:	6001      	str	r1, [r0, #0]
  400f5c:	4770      	bx	lr

00400f5e <pio_set_output>:
{
  400f5e:	b410      	push	{r4}
  400f60:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400f62:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400f64:	b94c      	cbnz	r4, 400f7a <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400f66:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400f68:	b14b      	cbz	r3, 400f7e <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400f6a:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400f6c:	b94a      	cbnz	r2, 400f82 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400f6e:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400f70:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400f72:	6001      	str	r1, [r0, #0]
}
  400f74:	f85d 4b04 	ldr.w	r4, [sp], #4
  400f78:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400f7a:	6641      	str	r1, [r0, #100]	; 0x64
  400f7c:	e7f4      	b.n	400f68 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400f7e:	6541      	str	r1, [r0, #84]	; 0x54
  400f80:	e7f4      	b.n	400f6c <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400f82:	6301      	str	r1, [r0, #48]	; 0x30
  400f84:	e7f4      	b.n	400f70 <pio_set_output+0x12>
	...

00400f88 <pio_configure>:
{
  400f88:	b570      	push	{r4, r5, r6, lr}
  400f8a:	b082      	sub	sp, #8
  400f8c:	4605      	mov	r5, r0
  400f8e:	4616      	mov	r6, r2
  400f90:	461c      	mov	r4, r3
	switch (ul_type) {
  400f92:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400f96:	d014      	beq.n	400fc2 <pio_configure+0x3a>
  400f98:	d90a      	bls.n	400fb0 <pio_configure+0x28>
  400f9a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400f9e:	d024      	beq.n	400fea <pio_configure+0x62>
  400fa0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400fa4:	d021      	beq.n	400fea <pio_configure+0x62>
  400fa6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400faa:	d017      	beq.n	400fdc <pio_configure+0x54>
		return 0;
  400fac:	2000      	movs	r0, #0
  400fae:	e01a      	b.n	400fe6 <pio_configure+0x5e>
	switch (ul_type) {
  400fb0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400fb4:	d005      	beq.n	400fc2 <pio_configure+0x3a>
  400fb6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400fba:	d002      	beq.n	400fc2 <pio_configure+0x3a>
  400fbc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400fc0:	d1f4      	bne.n	400fac <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400fc2:	4632      	mov	r2, r6
  400fc4:	4628      	mov	r0, r5
  400fc6:	4b11      	ldr	r3, [pc, #68]	; (40100c <pio_configure+0x84>)
  400fc8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fca:	f014 0f01 	tst.w	r4, #1
  400fce:	d102      	bne.n	400fd6 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400fd0:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400fd2:	2001      	movs	r0, #1
  400fd4:	e007      	b.n	400fe6 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400fd6:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400fd8:	2001      	movs	r0, #1
  400fda:	e004      	b.n	400fe6 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400fdc:	461a      	mov	r2, r3
  400fde:	4631      	mov	r1, r6
  400fe0:	4b0b      	ldr	r3, [pc, #44]	; (401010 <pio_configure+0x88>)
  400fe2:	4798      	blx	r3
	return 1;
  400fe4:	2001      	movs	r0, #1
}
  400fe6:	b002      	add	sp, #8
  400fe8:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400fea:	f004 0301 	and.w	r3, r4, #1
  400fee:	9300      	str	r3, [sp, #0]
  400ff0:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400ff4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400ff8:	bf14      	ite	ne
  400ffa:	2200      	movne	r2, #0
  400ffc:	2201      	moveq	r2, #1
  400ffe:	4631      	mov	r1, r6
  401000:	4628      	mov	r0, r5
  401002:	4c04      	ldr	r4, [pc, #16]	; (401014 <pio_configure+0x8c>)
  401004:	47a0      	blx	r4
	return 1;
  401006:	2001      	movs	r0, #1
		break;
  401008:	e7ed      	b.n	400fe6 <pio_configure+0x5e>
  40100a:	bf00      	nop
  40100c:	00400e97 	.word	0x00400e97
  401010:	00400f29 	.word	0x00400f29
  401014:	00400f5f 	.word	0x00400f5f

00401018 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  401018:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40101a:	420b      	tst	r3, r1
}
  40101c:	bf14      	ite	ne
  40101e:	2001      	movne	r0, #1
  401020:	2000      	moveq	r0, #0
  401022:	4770      	bx	lr

00401024 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  401024:	f012 0f10 	tst.w	r2, #16
  401028:	d012      	beq.n	401050 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  40102a:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40102e:	f012 0f20 	tst.w	r2, #32
  401032:	d007      	beq.n	401044 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  401034:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  401038:	f012 0f40 	tst.w	r2, #64	; 0x40
  40103c:	d005      	beq.n	40104a <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  40103e:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  401042:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  401044:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  401048:	e7f6      	b.n	401038 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  40104a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  40104e:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  401050:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  401054:	4770      	bx	lr

00401056 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  401056:	6401      	str	r1, [r0, #64]	; 0x40
  401058:	4770      	bx	lr

0040105a <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40105a:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40105c:	4770      	bx	lr

0040105e <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40105e:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401060:	4770      	bx	lr
	...

00401064 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401068:	4604      	mov	r4, r0
  40106a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40106c:	4b0e      	ldr	r3, [pc, #56]	; (4010a8 <pio_handler_process+0x44>)
  40106e:	4798      	blx	r3
  401070:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401072:	4620      	mov	r0, r4
  401074:	4b0d      	ldr	r3, [pc, #52]	; (4010ac <pio_handler_process+0x48>)
  401076:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401078:	4005      	ands	r5, r0
  40107a:	d013      	beq.n	4010a4 <pio_handler_process+0x40>
  40107c:	4c0c      	ldr	r4, [pc, #48]	; (4010b0 <pio_handler_process+0x4c>)
  40107e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  401082:	e003      	b.n	40108c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401084:	42b4      	cmp	r4, r6
  401086:	d00d      	beq.n	4010a4 <pio_handler_process+0x40>
  401088:	3410      	adds	r4, #16
		while (status != 0) {
  40108a:	b15d      	cbz	r5, 4010a4 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40108c:	6820      	ldr	r0, [r4, #0]
  40108e:	4540      	cmp	r0, r8
  401090:	d1f8      	bne.n	401084 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401092:	6861      	ldr	r1, [r4, #4]
  401094:	4229      	tst	r1, r5
  401096:	d0f5      	beq.n	401084 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401098:	68e3      	ldr	r3, [r4, #12]
  40109a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40109c:	6863      	ldr	r3, [r4, #4]
  40109e:	ea25 0503 	bic.w	r5, r5, r3
  4010a2:	e7ef      	b.n	401084 <pio_handler_process+0x20>
  4010a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010a8:	0040105b 	.word	0x0040105b
  4010ac:	0040105f 	.word	0x0040105f
  4010b0:	20400bf4 	.word	0x20400bf4

004010b4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4010b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4010b6:	4c18      	ldr	r4, [pc, #96]	; (401118 <pio_handler_set+0x64>)
  4010b8:	6826      	ldr	r6, [r4, #0]
  4010ba:	2e06      	cmp	r6, #6
  4010bc:	d82a      	bhi.n	401114 <pio_handler_set+0x60>
  4010be:	f04f 0c00 	mov.w	ip, #0
  4010c2:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4010c4:	4f15      	ldr	r7, [pc, #84]	; (40111c <pio_handler_set+0x68>)
  4010c6:	e004      	b.n	4010d2 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4010c8:	3401      	adds	r4, #1
  4010ca:	b2e4      	uxtb	r4, r4
  4010cc:	46a4      	mov	ip, r4
  4010ce:	42a6      	cmp	r6, r4
  4010d0:	d309      	bcc.n	4010e6 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  4010d2:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4010d4:	0125      	lsls	r5, r4, #4
  4010d6:	597d      	ldr	r5, [r7, r5]
  4010d8:	428d      	cmp	r5, r1
  4010da:	d1f5      	bne.n	4010c8 <pio_handler_set+0x14>
  4010dc:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4010e0:	686d      	ldr	r5, [r5, #4]
  4010e2:	4295      	cmp	r5, r2
  4010e4:	d1f0      	bne.n	4010c8 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4010e6:	4d0d      	ldr	r5, [pc, #52]	; (40111c <pio_handler_set+0x68>)
  4010e8:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4010ec:	eb05 040e 	add.w	r4, r5, lr
  4010f0:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4010f4:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4010f6:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4010f8:	9906      	ldr	r1, [sp, #24]
  4010fa:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4010fc:	3601      	adds	r6, #1
  4010fe:	4566      	cmp	r6, ip
  401100:	d005      	beq.n	40110e <pio_handler_set+0x5a>
  401102:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401104:	461a      	mov	r2, r3
  401106:	4b06      	ldr	r3, [pc, #24]	; (401120 <pio_handler_set+0x6c>)
  401108:	4798      	blx	r3

	return 0;
  40110a:	2000      	movs	r0, #0
  40110c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  40110e:	4902      	ldr	r1, [pc, #8]	; (401118 <pio_handler_set+0x64>)
  401110:	600e      	str	r6, [r1, #0]
  401112:	e7f6      	b.n	401102 <pio_handler_set+0x4e>
		return 1;
  401114:	2001      	movs	r0, #1
}
  401116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401118:	20400c64 	.word	0x20400c64
  40111c:	20400bf4 	.word	0x20400bf4
  401120:	00401025 	.word	0x00401025

00401124 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401124:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401126:	210a      	movs	r1, #10
  401128:	4801      	ldr	r0, [pc, #4]	; (401130 <PIOA_Handler+0xc>)
  40112a:	4b02      	ldr	r3, [pc, #8]	; (401134 <PIOA_Handler+0x10>)
  40112c:	4798      	blx	r3
  40112e:	bd08      	pop	{r3, pc}
  401130:	400e0e00 	.word	0x400e0e00
  401134:	00401065 	.word	0x00401065

00401138 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401138:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40113a:	210b      	movs	r1, #11
  40113c:	4801      	ldr	r0, [pc, #4]	; (401144 <PIOB_Handler+0xc>)
  40113e:	4b02      	ldr	r3, [pc, #8]	; (401148 <PIOB_Handler+0x10>)
  401140:	4798      	blx	r3
  401142:	bd08      	pop	{r3, pc}
  401144:	400e1000 	.word	0x400e1000
  401148:	00401065 	.word	0x00401065

0040114c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40114c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40114e:	210c      	movs	r1, #12
  401150:	4801      	ldr	r0, [pc, #4]	; (401158 <PIOC_Handler+0xc>)
  401152:	4b02      	ldr	r3, [pc, #8]	; (40115c <PIOC_Handler+0x10>)
  401154:	4798      	blx	r3
  401156:	bd08      	pop	{r3, pc}
  401158:	400e1200 	.word	0x400e1200
  40115c:	00401065 	.word	0x00401065

00401160 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401160:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  401162:	2110      	movs	r1, #16
  401164:	4801      	ldr	r0, [pc, #4]	; (40116c <PIOD_Handler+0xc>)
  401166:	4b02      	ldr	r3, [pc, #8]	; (401170 <PIOD_Handler+0x10>)
  401168:	4798      	blx	r3
  40116a:	bd08      	pop	{r3, pc}
  40116c:	400e1400 	.word	0x400e1400
  401170:	00401065 	.word	0x00401065

00401174 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401174:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401176:	2111      	movs	r1, #17
  401178:	4801      	ldr	r0, [pc, #4]	; (401180 <PIOE_Handler+0xc>)
  40117a:	4b02      	ldr	r3, [pc, #8]	; (401184 <PIOE_Handler+0x10>)
  40117c:	4798      	blx	r3
  40117e:	bd08      	pop	{r3, pc}
  401180:	400e1600 	.word	0x400e1600
  401184:	00401065 	.word	0x00401065

00401188 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401188:	2803      	cmp	r0, #3
  40118a:	d011      	beq.n	4011b0 <pmc_mck_set_division+0x28>
  40118c:	2804      	cmp	r0, #4
  40118e:	d012      	beq.n	4011b6 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401190:	2802      	cmp	r0, #2
  401192:	bf0c      	ite	eq
  401194:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401198:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40119a:	4a08      	ldr	r2, [pc, #32]	; (4011bc <pmc_mck_set_division+0x34>)
  40119c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40119e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4011a2:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4011a4:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011a6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011a8:	f013 0f08 	tst.w	r3, #8
  4011ac:	d0fb      	beq.n	4011a6 <pmc_mck_set_division+0x1e>
}
  4011ae:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4011b0:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4011b4:	e7f1      	b.n	40119a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4011b6:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  4011ba:	e7ee      	b.n	40119a <pmc_mck_set_division+0x12>
  4011bc:	400e0600 	.word	0x400e0600

004011c0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4011c0:	4a17      	ldr	r2, [pc, #92]	; (401220 <pmc_switch_mck_to_pllack+0x60>)
  4011c2:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4011c8:	4318      	orrs	r0, r3
  4011ca:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011cc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ce:	f013 0f08 	tst.w	r3, #8
  4011d2:	d10a      	bne.n	4011ea <pmc_switch_mck_to_pllack+0x2a>
  4011d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4011d8:	4911      	ldr	r1, [pc, #68]	; (401220 <pmc_switch_mck_to_pllack+0x60>)
  4011da:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011dc:	f012 0f08 	tst.w	r2, #8
  4011e0:	d103      	bne.n	4011ea <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011e2:	3b01      	subs	r3, #1
  4011e4:	d1f9      	bne.n	4011da <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4011e6:	2001      	movs	r0, #1
  4011e8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4011ea:	4a0d      	ldr	r2, [pc, #52]	; (401220 <pmc_switch_mck_to_pllack+0x60>)
  4011ec:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011ee:	f023 0303 	bic.w	r3, r3, #3
  4011f2:	f043 0302 	orr.w	r3, r3, #2
  4011f6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011f8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011fa:	f013 0f08 	tst.w	r3, #8
  4011fe:	d10a      	bne.n	401216 <pmc_switch_mck_to_pllack+0x56>
  401200:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401204:	4906      	ldr	r1, [pc, #24]	; (401220 <pmc_switch_mck_to_pllack+0x60>)
  401206:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401208:	f012 0f08 	tst.w	r2, #8
  40120c:	d105      	bne.n	40121a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40120e:	3b01      	subs	r3, #1
  401210:	d1f9      	bne.n	401206 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401212:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401214:	4770      	bx	lr
	return 0;
  401216:	2000      	movs	r0, #0
  401218:	4770      	bx	lr
  40121a:	2000      	movs	r0, #0
  40121c:	4770      	bx	lr
  40121e:	bf00      	nop
  401220:	400e0600 	.word	0x400e0600

00401224 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401224:	b9a0      	cbnz	r0, 401250 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401226:	480e      	ldr	r0, [pc, #56]	; (401260 <pmc_switch_mainck_to_xtal+0x3c>)
  401228:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40122a:	0209      	lsls	r1, r1, #8
  40122c:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40122e:	4a0d      	ldr	r2, [pc, #52]	; (401264 <pmc_switch_mainck_to_xtal+0x40>)
  401230:	401a      	ands	r2, r3
  401232:	4b0d      	ldr	r3, [pc, #52]	; (401268 <pmc_switch_mainck_to_xtal+0x44>)
  401234:	4313      	orrs	r3, r2
  401236:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401238:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40123a:	4602      	mov	r2, r0
  40123c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40123e:	f013 0f01 	tst.w	r3, #1
  401242:	d0fb      	beq.n	40123c <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401244:	4a06      	ldr	r2, [pc, #24]	; (401260 <pmc_switch_mainck_to_xtal+0x3c>)
  401246:	6a11      	ldr	r1, [r2, #32]
  401248:	4b08      	ldr	r3, [pc, #32]	; (40126c <pmc_switch_mainck_to_xtal+0x48>)
  40124a:	430b      	orrs	r3, r1
  40124c:	6213      	str	r3, [r2, #32]
  40124e:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401250:	4903      	ldr	r1, [pc, #12]	; (401260 <pmc_switch_mainck_to_xtal+0x3c>)
  401252:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401254:	4a06      	ldr	r2, [pc, #24]	; (401270 <pmc_switch_mainck_to_xtal+0x4c>)
  401256:	401a      	ands	r2, r3
  401258:	4b06      	ldr	r3, [pc, #24]	; (401274 <pmc_switch_mainck_to_xtal+0x50>)
  40125a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40125c:	620b      	str	r3, [r1, #32]
  40125e:	4770      	bx	lr
  401260:	400e0600 	.word	0x400e0600
  401264:	ffc8fffc 	.word	0xffc8fffc
  401268:	00370001 	.word	0x00370001
  40126c:	01370000 	.word	0x01370000
  401270:	fec8fffc 	.word	0xfec8fffc
  401274:	01370002 	.word	0x01370002

00401278 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401278:	4b02      	ldr	r3, [pc, #8]	; (401284 <pmc_osc_is_ready_mainck+0xc>)
  40127a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40127c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401280:	4770      	bx	lr
  401282:	bf00      	nop
  401284:	400e0600 	.word	0x400e0600

00401288 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401288:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40128c:	4b01      	ldr	r3, [pc, #4]	; (401294 <pmc_disable_pllack+0xc>)
  40128e:	629a      	str	r2, [r3, #40]	; 0x28
  401290:	4770      	bx	lr
  401292:	bf00      	nop
  401294:	400e0600 	.word	0x400e0600

00401298 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401298:	4b02      	ldr	r3, [pc, #8]	; (4012a4 <pmc_is_locked_pllack+0xc>)
  40129a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40129c:	f000 0002 	and.w	r0, r0, #2
  4012a0:	4770      	bx	lr
  4012a2:	bf00      	nop
  4012a4:	400e0600 	.word	0x400e0600

004012a8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4012a8:	283f      	cmp	r0, #63	; 0x3f
  4012aa:	d81e      	bhi.n	4012ea <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4012ac:	281f      	cmp	r0, #31
  4012ae:	d80c      	bhi.n	4012ca <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4012b0:	4b11      	ldr	r3, [pc, #68]	; (4012f8 <pmc_enable_periph_clk+0x50>)
  4012b2:	699a      	ldr	r2, [r3, #24]
  4012b4:	2301      	movs	r3, #1
  4012b6:	4083      	lsls	r3, r0
  4012b8:	4393      	bics	r3, r2
  4012ba:	d018      	beq.n	4012ee <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4012bc:	2301      	movs	r3, #1
  4012be:	fa03 f000 	lsl.w	r0, r3, r0
  4012c2:	4b0d      	ldr	r3, [pc, #52]	; (4012f8 <pmc_enable_periph_clk+0x50>)
  4012c4:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4012c6:	2000      	movs	r0, #0
  4012c8:	4770      	bx	lr
		ul_id -= 32;
  4012ca:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4012cc:	4b0a      	ldr	r3, [pc, #40]	; (4012f8 <pmc_enable_periph_clk+0x50>)
  4012ce:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4012d2:	2301      	movs	r3, #1
  4012d4:	4083      	lsls	r3, r0
  4012d6:	4393      	bics	r3, r2
  4012d8:	d00b      	beq.n	4012f2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4012da:	2301      	movs	r3, #1
  4012dc:	fa03 f000 	lsl.w	r0, r3, r0
  4012e0:	4b05      	ldr	r3, [pc, #20]	; (4012f8 <pmc_enable_periph_clk+0x50>)
  4012e2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4012e6:	2000      	movs	r0, #0
  4012e8:	4770      	bx	lr
		return 1;
  4012ea:	2001      	movs	r0, #1
  4012ec:	4770      	bx	lr
	return 0;
  4012ee:	2000      	movs	r0, #0
  4012f0:	4770      	bx	lr
  4012f2:	2000      	movs	r0, #0
}
  4012f4:	4770      	bx	lr
  4012f6:	bf00      	nop
  4012f8:	400e0600 	.word	0x400e0600

004012fc <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  4012fc:	4770      	bx	lr
	...

00401300 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  401300:	4a10      	ldr	r2, [pc, #64]	; (401344 <pmc_enable_waitmode+0x44>)
  401302:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401304:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401308:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  40130c:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  40130e:	6a11      	ldr	r1, [r2, #32]
  401310:	4b0d      	ldr	r3, [pc, #52]	; (401348 <pmc_enable_waitmode+0x48>)
  401312:	430b      	orrs	r3, r1
  401314:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401316:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401318:	f013 0f08 	tst.w	r3, #8
  40131c:	d0fb      	beq.n	401316 <pmc_enable_waitmode+0x16>
  40131e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  401322:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  401324:	3b01      	subs	r3, #1
  401326:	d1fc      	bne.n	401322 <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  401328:	4a06      	ldr	r2, [pc, #24]	; (401344 <pmc_enable_waitmode+0x44>)
  40132a:	6a13      	ldr	r3, [r2, #32]
  40132c:	f013 0f08 	tst.w	r3, #8
  401330:	d0fb      	beq.n	40132a <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  401332:	4a04      	ldr	r2, [pc, #16]	; (401344 <pmc_enable_waitmode+0x44>)
  401334:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  401336:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  40133a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  40133e:	6713      	str	r3, [r2, #112]	; 0x70
  401340:	4770      	bx	lr
  401342:	bf00      	nop
  401344:	400e0600 	.word	0x400e0600
  401348:	00370004 	.word	0x00370004

0040134c <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  40134c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  401350:	1e43      	subs	r3, r0, #1
  401352:	2b04      	cmp	r3, #4
  401354:	f200 8107 	bhi.w	401566 <pmc_sleep+0x21a>
  401358:	e8df f013 	tbh	[pc, r3, lsl #1]
  40135c:	00050005 	.word	0x00050005
  401360:	00150015 	.word	0x00150015
  401364:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  401366:	4a81      	ldr	r2, [pc, #516]	; (40156c <pmc_sleep+0x220>)
  401368:	6913      	ldr	r3, [r2, #16]
  40136a:	f023 0304 	bic.w	r3, r3, #4
  40136e:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  401370:	2201      	movs	r2, #1
  401372:	4b7f      	ldr	r3, [pc, #508]	; (401570 <pmc_sleep+0x224>)
  401374:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401376:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40137a:	b662      	cpsie	i
  __ASM volatile ("dsb");
  40137c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  401380:	bf30      	wfi
  401382:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401386:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  401388:	2803      	cmp	r0, #3
  40138a:	bf0c      	ite	eq
  40138c:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40138e:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  401392:	4b78      	ldr	r3, [pc, #480]	; (401574 <pmc_sleep+0x228>)
  401394:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401396:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401398:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  40139c:	2200      	movs	r2, #0
  40139e:	4b74      	ldr	r3, [pc, #464]	; (401570 <pmc_sleep+0x224>)
  4013a0:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  4013a2:	2201      	movs	r2, #1
  4013a4:	4b74      	ldr	r3, [pc, #464]	; (401578 <pmc_sleep+0x22c>)
  4013a6:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  4013a8:	4b74      	ldr	r3, [pc, #464]	; (40157c <pmc_sleep+0x230>)
  4013aa:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  4013ac:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  4013ae:	4a74      	ldr	r2, [pc, #464]	; (401580 <pmc_sleep+0x234>)
  4013b0:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  4013b4:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  4013b6:	4a73      	ldr	r2, [pc, #460]	; (401584 <pmc_sleep+0x238>)
  4013b8:	433a      	orrs	r2, r7
  4013ba:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  4013bc:	f005 0903 	and.w	r9, r5, #3
  4013c0:	f1b9 0f01 	cmp.w	r9, #1
  4013c4:	f240 8089 	bls.w	4014da <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  4013c8:	f025 0103 	bic.w	r1, r5, #3
  4013cc:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  4013d0:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4013d2:	461a      	mov	r2, r3
  4013d4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013d6:	f013 0f08 	tst.w	r3, #8
  4013da:	d0fb      	beq.n	4013d4 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4013dc:	f011 0f70 	tst.w	r1, #112	; 0x70
  4013e0:	d008      	beq.n	4013f4 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4013e2:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  4013e6:	4b65      	ldr	r3, [pc, #404]	; (40157c <pmc_sleep+0x230>)
  4013e8:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4013ea:	461a      	mov	r2, r3
  4013ec:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013ee:	f013 0f08 	tst.w	r3, #8
  4013f2:	d0fb      	beq.n	4013ec <pmc_sleep+0xa0>
	pmc_disable_pllack();
  4013f4:	4b64      	ldr	r3, [pc, #400]	; (401588 <pmc_sleep+0x23c>)
  4013f6:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4013f8:	4a60      	ldr	r2, [pc, #384]	; (40157c <pmc_sleep+0x230>)
  4013fa:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013fc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  401400:	d0fb      	beq.n	4013fa <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401402:	4a5e      	ldr	r2, [pc, #376]	; (40157c <pmc_sleep+0x230>)
  401404:	6a11      	ldr	r1, [r2, #32]
  401406:	4b61      	ldr	r3, [pc, #388]	; (40158c <pmc_sleep+0x240>)
  401408:	400b      	ands	r3, r1
  40140a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40140e:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401410:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401412:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401416:	d0fb      	beq.n	401410 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401418:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  40141c:	4a58      	ldr	r2, [pc, #352]	; (401580 <pmc_sleep+0x234>)
  40141e:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  401420:	2c04      	cmp	r4, #4
  401422:	d05c      	beq.n	4014de <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401424:	4c52      	ldr	r4, [pc, #328]	; (401570 <pmc_sleep+0x224>)
  401426:	2301      	movs	r3, #1
  401428:	7023      	strb	r3, [r4, #0]
  40142a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40142e:	b662      	cpsie	i

		pmc_enable_waitmode();
  401430:	4b57      	ldr	r3, [pc, #348]	; (401590 <pmc_sleep+0x244>)
  401432:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  401434:	b672      	cpsid	i
  401436:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  40143a:	2300      	movs	r3, #0
  40143c:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  40143e:	f017 0f02 	tst.w	r7, #2
  401442:	d055      	beq.n	4014f0 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401444:	4a4d      	ldr	r2, [pc, #308]	; (40157c <pmc_sleep+0x230>)
  401446:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401448:	4952      	ldr	r1, [pc, #328]	; (401594 <pmc_sleep+0x248>)
  40144a:	4019      	ands	r1, r3
  40144c:	4b52      	ldr	r3, [pc, #328]	; (401598 <pmc_sleep+0x24c>)
  40144e:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401450:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401452:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  401454:	4b51      	ldr	r3, [pc, #324]	; (40159c <pmc_sleep+0x250>)
  401456:	400b      	ands	r3, r1
  401458:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40145c:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40145e:	4b50      	ldr	r3, [pc, #320]	; (4015a0 <pmc_sleep+0x254>)
  401460:	4033      	ands	r3, r6
  401462:	2b00      	cmp	r3, #0
  401464:	d06e      	beq.n	401544 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  401466:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  40146a:	4b44      	ldr	r3, [pc, #272]	; (40157c <pmc_sleep+0x230>)
  40146c:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40146e:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  401470:	f1b9 0f02 	cmp.w	r9, #2
  401474:	d104      	bne.n	401480 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401476:	4a41      	ldr	r2, [pc, #260]	; (40157c <pmc_sleep+0x230>)
  401478:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40147a:	f013 0f02 	tst.w	r3, #2
  40147e:	d0fb      	beq.n	401478 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  401480:	4a3e      	ldr	r2, [pc, #248]	; (40157c <pmc_sleep+0x230>)
  401482:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401484:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401488:	f005 0070 	and.w	r0, r5, #112	; 0x70
  40148c:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40148e:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401490:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401492:	f013 0f08 	tst.w	r3, #8
  401496:	d0fb      	beq.n	401490 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  401498:	4b39      	ldr	r3, [pc, #228]	; (401580 <pmc_sleep+0x234>)
  40149a:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  40149e:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  4014a2:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4014a4:	461a      	mov	r2, r3
  4014a6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4014a8:	f013 0f08 	tst.w	r3, #8
  4014ac:	d0fb      	beq.n	4014a6 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  4014ae:	4a33      	ldr	r2, [pc, #204]	; (40157c <pmc_sleep+0x230>)
  4014b0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4014b2:	420b      	tst	r3, r1
  4014b4:	d0fc      	beq.n	4014b0 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  4014b6:	2200      	movs	r2, #0
  4014b8:	4b2f      	ldr	r3, [pc, #188]	; (401578 <pmc_sleep+0x22c>)
  4014ba:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4014bc:	4b39      	ldr	r3, [pc, #228]	; (4015a4 <pmc_sleep+0x258>)
  4014be:	681b      	ldr	r3, [r3, #0]
  4014c0:	b11b      	cbz	r3, 4014ca <pmc_sleep+0x17e>
			callback_clocks_restored();
  4014c2:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4014c4:	2200      	movs	r2, #0
  4014c6:	4b37      	ldr	r3, [pc, #220]	; (4015a4 <pmc_sleep+0x258>)
  4014c8:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4014ca:	2201      	movs	r2, #1
  4014cc:	4b28      	ldr	r3, [pc, #160]	; (401570 <pmc_sleep+0x224>)
  4014ce:	701a      	strb	r2, [r3, #0]
  4014d0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4014d4:	b662      	cpsie	i
  4014d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  4014da:	4629      	mov	r1, r5
  4014dc:	e77e      	b.n	4013dc <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4014de:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  4014e2:	6a11      	ldr	r1, [r2, #32]
  4014e4:	4b30      	ldr	r3, [pc, #192]	; (4015a8 <pmc_sleep+0x25c>)
  4014e6:	400b      	ands	r3, r1
  4014e8:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4014ec:	6213      	str	r3, [r2, #32]
  4014ee:	e799      	b.n	401424 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4014f0:	f017 0f01 	tst.w	r7, #1
  4014f4:	d0b3      	beq.n	40145e <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4014f6:	4b21      	ldr	r3, [pc, #132]	; (40157c <pmc_sleep+0x230>)
  4014f8:	6a1b      	ldr	r3, [r3, #32]
  4014fa:	f013 0f01 	tst.w	r3, #1
  4014fe:	d10b      	bne.n	401518 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401500:	491e      	ldr	r1, [pc, #120]	; (40157c <pmc_sleep+0x230>)
  401502:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  401504:	4a29      	ldr	r2, [pc, #164]	; (4015ac <pmc_sleep+0x260>)
  401506:	401a      	ands	r2, r3
  401508:	4b29      	ldr	r3, [pc, #164]	; (4015b0 <pmc_sleep+0x264>)
  40150a:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40150c:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40150e:	460a      	mov	r2, r1
  401510:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401512:	f013 0f01 	tst.w	r3, #1
  401516:	d0fb      	beq.n	401510 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  401518:	4b18      	ldr	r3, [pc, #96]	; (40157c <pmc_sleep+0x230>)
  40151a:	6a1b      	ldr	r3, [r3, #32]
  40151c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401520:	d108      	bne.n	401534 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401522:	4a16      	ldr	r2, [pc, #88]	; (40157c <pmc_sleep+0x230>)
  401524:	6a11      	ldr	r1, [r2, #32]
  401526:	4b23      	ldr	r3, [pc, #140]	; (4015b4 <pmc_sleep+0x268>)
  401528:	430b      	orrs	r3, r1
  40152a:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  40152c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40152e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  401532:	d0fb      	beq.n	40152c <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401534:	4a11      	ldr	r2, [pc, #68]	; (40157c <pmc_sleep+0x230>)
  401536:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  401538:	4b18      	ldr	r3, [pc, #96]	; (40159c <pmc_sleep+0x250>)
  40153a:	400b      	ands	r3, r1
  40153c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401540:	6213      	str	r3, [r2, #32]
  401542:	e78c      	b.n	40145e <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  401544:	2100      	movs	r1, #0
  401546:	e793      	b.n	401470 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  401548:	4a08      	ldr	r2, [pc, #32]	; (40156c <pmc_sleep+0x220>)
  40154a:	6913      	ldr	r3, [r2, #16]
  40154c:	f043 0304 	orr.w	r3, r3, #4
  401550:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  401552:	4a19      	ldr	r2, [pc, #100]	; (4015b8 <pmc_sleep+0x26c>)
  401554:	4b19      	ldr	r3, [pc, #100]	; (4015bc <pmc_sleep+0x270>)
  401556:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401558:	2201      	movs	r2, #1
  40155a:	4b05      	ldr	r3, [pc, #20]	; (401570 <pmc_sleep+0x224>)
  40155c:	701a      	strb	r2, [r3, #0]
  40155e:	f3bf 8f5f 	dmb	sy
  401562:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401564:	bf30      	wfi
  401566:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40156a:	bf00      	nop
  40156c:	e000ed00 	.word	0xe000ed00
  401570:	20400018 	.word	0x20400018
  401574:	004012fd 	.word	0x004012fd
  401578:	20400c68 	.word	0x20400c68
  40157c:	400e0600 	.word	0x400e0600
  401580:	400e0c00 	.word	0x400e0c00
  401584:	00370008 	.word	0x00370008
  401588:	00401289 	.word	0x00401289
  40158c:	fec8ffff 	.word	0xfec8ffff
  401590:	00401301 	.word	0x00401301
  401594:	fec8fffc 	.word	0xfec8fffc
  401598:	01370002 	.word	0x01370002
  40159c:	ffc8ff87 	.word	0xffc8ff87
  4015a0:	07ff0000 	.word	0x07ff0000
  4015a4:	20400c6c 	.word	0x20400c6c
  4015a8:	ffc8fffe 	.word	0xffc8fffe
  4015ac:	ffc8fffc 	.word	0xffc8fffc
  4015b0:	00370001 	.word	0x00370001
  4015b4:	01370000 	.word	0x01370000
  4015b8:	a5000004 	.word	0xa5000004
  4015bc:	400e1810 	.word	0x400e1810

004015c0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4015c0:	e7fe      	b.n	4015c0 <Dummy_Handler>
	...

004015c4 <Reset_Handler>:
{
  4015c4:	b500      	push	{lr}
  4015c6:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  4015c8:	4b25      	ldr	r3, [pc, #148]	; (401660 <Reset_Handler+0x9c>)
  4015ca:	4a26      	ldr	r2, [pc, #152]	; (401664 <Reset_Handler+0xa0>)
  4015cc:	429a      	cmp	r2, r3
  4015ce:	d010      	beq.n	4015f2 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  4015d0:	4b25      	ldr	r3, [pc, #148]	; (401668 <Reset_Handler+0xa4>)
  4015d2:	4a23      	ldr	r2, [pc, #140]	; (401660 <Reset_Handler+0x9c>)
  4015d4:	429a      	cmp	r2, r3
  4015d6:	d20c      	bcs.n	4015f2 <Reset_Handler+0x2e>
  4015d8:	3b01      	subs	r3, #1
  4015da:	1a9b      	subs	r3, r3, r2
  4015dc:	f023 0303 	bic.w	r3, r3, #3
  4015e0:	3304      	adds	r3, #4
  4015e2:	4413      	add	r3, r2
  4015e4:	491f      	ldr	r1, [pc, #124]	; (401664 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4015e6:	f851 0b04 	ldr.w	r0, [r1], #4
  4015ea:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4015ee:	429a      	cmp	r2, r3
  4015f0:	d1f9      	bne.n	4015e6 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4015f2:	4b1e      	ldr	r3, [pc, #120]	; (40166c <Reset_Handler+0xa8>)
  4015f4:	4a1e      	ldr	r2, [pc, #120]	; (401670 <Reset_Handler+0xac>)
  4015f6:	429a      	cmp	r2, r3
  4015f8:	d20a      	bcs.n	401610 <Reset_Handler+0x4c>
  4015fa:	3b01      	subs	r3, #1
  4015fc:	1a9b      	subs	r3, r3, r2
  4015fe:	f023 0303 	bic.w	r3, r3, #3
  401602:	3304      	adds	r3, #4
  401604:	4413      	add	r3, r2
                *pDest++ = 0;
  401606:	2100      	movs	r1, #0
  401608:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  40160c:	4293      	cmp	r3, r2
  40160e:	d1fb      	bne.n	401608 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401610:	4a18      	ldr	r2, [pc, #96]	; (401674 <Reset_Handler+0xb0>)
  401612:	4b19      	ldr	r3, [pc, #100]	; (401678 <Reset_Handler+0xb4>)
  401614:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401618:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40161a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40161e:	fab3 f383 	clz	r3, r3
  401622:	095b      	lsrs	r3, r3, #5
  401624:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401626:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401628:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  40162c:	2200      	movs	r2, #0
  40162e:	4b13      	ldr	r3, [pc, #76]	; (40167c <Reset_Handler+0xb8>)
  401630:	701a      	strb	r2, [r3, #0]
	return flags;
  401632:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401634:	4a12      	ldr	r2, [pc, #72]	; (401680 <Reset_Handler+0xbc>)
  401636:	6813      	ldr	r3, [r2, #0]
  401638:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  40163c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40163e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401642:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401646:	b129      	cbz	r1, 401654 <Reset_Handler+0x90>
		cpu_irq_enable();
  401648:	2201      	movs	r2, #1
  40164a:	4b0c      	ldr	r3, [pc, #48]	; (40167c <Reset_Handler+0xb8>)
  40164c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40164e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401652:	b662      	cpsie	i
        __libc_init_array();
  401654:	4b0b      	ldr	r3, [pc, #44]	; (401684 <Reset_Handler+0xc0>)
  401656:	4798      	blx	r3
        main();
  401658:	4b0b      	ldr	r3, [pc, #44]	; (401688 <Reset_Handler+0xc4>)
  40165a:	4798      	blx	r3
  40165c:	e7fe      	b.n	40165c <Reset_Handler+0x98>
  40165e:	bf00      	nop
  401660:	20400000 	.word	0x20400000
  401664:	004075a4 	.word	0x004075a4
  401668:	204009d0 	.word	0x204009d0
  40166c:	20400ce8 	.word	0x20400ce8
  401670:	204009d0 	.word	0x204009d0
  401674:	e000ed00 	.word	0xe000ed00
  401678:	00400000 	.word	0x00400000
  40167c:	20400018 	.word	0x20400018
  401680:	e000ed88 	.word	0xe000ed88
  401684:	00402261 	.word	0x00402261
  401688:	00401d55 	.word	0x00401d55

0040168c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40168c:	4b3b      	ldr	r3, [pc, #236]	; (40177c <SystemCoreClockUpdate+0xf0>)
  40168e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401690:	f003 0303 	and.w	r3, r3, #3
  401694:	2b01      	cmp	r3, #1
  401696:	d01d      	beq.n	4016d4 <SystemCoreClockUpdate+0x48>
  401698:	b183      	cbz	r3, 4016bc <SystemCoreClockUpdate+0x30>
  40169a:	2b02      	cmp	r3, #2
  40169c:	d036      	beq.n	40170c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40169e:	4b37      	ldr	r3, [pc, #220]	; (40177c <SystemCoreClockUpdate+0xf0>)
  4016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016a6:	2b70      	cmp	r3, #112	; 0x70
  4016a8:	d05f      	beq.n	40176a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4016aa:	4b34      	ldr	r3, [pc, #208]	; (40177c <SystemCoreClockUpdate+0xf0>)
  4016ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4016ae:	4934      	ldr	r1, [pc, #208]	; (401780 <SystemCoreClockUpdate+0xf4>)
  4016b0:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4016b4:	680b      	ldr	r3, [r1, #0]
  4016b6:	40d3      	lsrs	r3, r2
  4016b8:	600b      	str	r3, [r1, #0]
  4016ba:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  4016bc:	4b31      	ldr	r3, [pc, #196]	; (401784 <SystemCoreClockUpdate+0xf8>)
  4016be:	695b      	ldr	r3, [r3, #20]
  4016c0:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4016c4:	bf14      	ite	ne
  4016c6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4016ca:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4016ce:	4b2c      	ldr	r3, [pc, #176]	; (401780 <SystemCoreClockUpdate+0xf4>)
  4016d0:	601a      	str	r2, [r3, #0]
  4016d2:	e7e4      	b.n	40169e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4016d4:	4b29      	ldr	r3, [pc, #164]	; (40177c <SystemCoreClockUpdate+0xf0>)
  4016d6:	6a1b      	ldr	r3, [r3, #32]
  4016d8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4016dc:	d003      	beq.n	4016e6 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4016de:	4a2a      	ldr	r2, [pc, #168]	; (401788 <SystemCoreClockUpdate+0xfc>)
  4016e0:	4b27      	ldr	r3, [pc, #156]	; (401780 <SystemCoreClockUpdate+0xf4>)
  4016e2:	601a      	str	r2, [r3, #0]
  4016e4:	e7db      	b.n	40169e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4016e6:	4a29      	ldr	r2, [pc, #164]	; (40178c <SystemCoreClockUpdate+0x100>)
  4016e8:	4b25      	ldr	r3, [pc, #148]	; (401780 <SystemCoreClockUpdate+0xf4>)
  4016ea:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4016ec:	4b23      	ldr	r3, [pc, #140]	; (40177c <SystemCoreClockUpdate+0xf0>)
  4016ee:	6a1b      	ldr	r3, [r3, #32]
  4016f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016f4:	2b10      	cmp	r3, #16
  4016f6:	d005      	beq.n	401704 <SystemCoreClockUpdate+0x78>
  4016f8:	2b20      	cmp	r3, #32
  4016fa:	d1d0      	bne.n	40169e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4016fc:	4a22      	ldr	r2, [pc, #136]	; (401788 <SystemCoreClockUpdate+0xfc>)
  4016fe:	4b20      	ldr	r3, [pc, #128]	; (401780 <SystemCoreClockUpdate+0xf4>)
  401700:	601a      	str	r2, [r3, #0]
          break;
  401702:	e7cc      	b.n	40169e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401704:	4a22      	ldr	r2, [pc, #136]	; (401790 <SystemCoreClockUpdate+0x104>)
  401706:	4b1e      	ldr	r3, [pc, #120]	; (401780 <SystemCoreClockUpdate+0xf4>)
  401708:	601a      	str	r2, [r3, #0]
          break;
  40170a:	e7c8      	b.n	40169e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40170c:	4b1b      	ldr	r3, [pc, #108]	; (40177c <SystemCoreClockUpdate+0xf0>)
  40170e:	6a1b      	ldr	r3, [r3, #32]
  401710:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401714:	d016      	beq.n	401744 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401716:	4a1c      	ldr	r2, [pc, #112]	; (401788 <SystemCoreClockUpdate+0xfc>)
  401718:	4b19      	ldr	r3, [pc, #100]	; (401780 <SystemCoreClockUpdate+0xf4>)
  40171a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40171c:	4b17      	ldr	r3, [pc, #92]	; (40177c <SystemCoreClockUpdate+0xf0>)
  40171e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401720:	f003 0303 	and.w	r3, r3, #3
  401724:	2b02      	cmp	r3, #2
  401726:	d1ba      	bne.n	40169e <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401728:	4a14      	ldr	r2, [pc, #80]	; (40177c <SystemCoreClockUpdate+0xf0>)
  40172a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40172c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40172e:	4814      	ldr	r0, [pc, #80]	; (401780 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401730:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401734:	6803      	ldr	r3, [r0, #0]
  401736:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40173a:	b2d2      	uxtb	r2, r2
  40173c:	fbb3 f3f2 	udiv	r3, r3, r2
  401740:	6003      	str	r3, [r0, #0]
  401742:	e7ac      	b.n	40169e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401744:	4a11      	ldr	r2, [pc, #68]	; (40178c <SystemCoreClockUpdate+0x100>)
  401746:	4b0e      	ldr	r3, [pc, #56]	; (401780 <SystemCoreClockUpdate+0xf4>)
  401748:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40174a:	4b0c      	ldr	r3, [pc, #48]	; (40177c <SystemCoreClockUpdate+0xf0>)
  40174c:	6a1b      	ldr	r3, [r3, #32]
  40174e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401752:	2b10      	cmp	r3, #16
  401754:	d005      	beq.n	401762 <SystemCoreClockUpdate+0xd6>
  401756:	2b20      	cmp	r3, #32
  401758:	d1e0      	bne.n	40171c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40175a:	4a0b      	ldr	r2, [pc, #44]	; (401788 <SystemCoreClockUpdate+0xfc>)
  40175c:	4b08      	ldr	r3, [pc, #32]	; (401780 <SystemCoreClockUpdate+0xf4>)
  40175e:	601a      	str	r2, [r3, #0]
          break;
  401760:	e7dc      	b.n	40171c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401762:	4a0b      	ldr	r2, [pc, #44]	; (401790 <SystemCoreClockUpdate+0x104>)
  401764:	4b06      	ldr	r3, [pc, #24]	; (401780 <SystemCoreClockUpdate+0xf4>)
  401766:	601a      	str	r2, [r3, #0]
          break;
  401768:	e7d8      	b.n	40171c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40176a:	4a05      	ldr	r2, [pc, #20]	; (401780 <SystemCoreClockUpdate+0xf4>)
  40176c:	6813      	ldr	r3, [r2, #0]
  40176e:	4909      	ldr	r1, [pc, #36]	; (401794 <SystemCoreClockUpdate+0x108>)
  401770:	fba1 1303 	umull	r1, r3, r1, r3
  401774:	085b      	lsrs	r3, r3, #1
  401776:	6013      	str	r3, [r2, #0]
  401778:	4770      	bx	lr
  40177a:	bf00      	nop
  40177c:	400e0600 	.word	0x400e0600
  401780:	2040001c 	.word	0x2040001c
  401784:	400e1810 	.word	0x400e1810
  401788:	00b71b00 	.word	0x00b71b00
  40178c:	003d0900 	.word	0x003d0900
  401790:	007a1200 	.word	0x007a1200
  401794:	aaaaaaab 	.word	0xaaaaaaab

00401798 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401798:	4b16      	ldr	r3, [pc, #88]	; (4017f4 <system_init_flash+0x5c>)
  40179a:	4298      	cmp	r0, r3
  40179c:	d913      	bls.n	4017c6 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40179e:	4b16      	ldr	r3, [pc, #88]	; (4017f8 <system_init_flash+0x60>)
  4017a0:	4298      	cmp	r0, r3
  4017a2:	d915      	bls.n	4017d0 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4017a4:	4b15      	ldr	r3, [pc, #84]	; (4017fc <system_init_flash+0x64>)
  4017a6:	4298      	cmp	r0, r3
  4017a8:	d916      	bls.n	4017d8 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4017aa:	4b15      	ldr	r3, [pc, #84]	; (401800 <system_init_flash+0x68>)
  4017ac:	4298      	cmp	r0, r3
  4017ae:	d917      	bls.n	4017e0 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4017b0:	4b14      	ldr	r3, [pc, #80]	; (401804 <system_init_flash+0x6c>)
  4017b2:	4298      	cmp	r0, r3
  4017b4:	d918      	bls.n	4017e8 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4017b6:	4b14      	ldr	r3, [pc, #80]	; (401808 <system_init_flash+0x70>)
  4017b8:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4017ba:	bf94      	ite	ls
  4017bc:	4a13      	ldrls	r2, [pc, #76]	; (40180c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4017be:	4a14      	ldrhi	r2, [pc, #80]	; (401810 <system_init_flash+0x78>)
  4017c0:	4b14      	ldr	r3, [pc, #80]	; (401814 <system_init_flash+0x7c>)
  4017c2:	601a      	str	r2, [r3, #0]
  4017c4:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4017c6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4017ca:	4b12      	ldr	r3, [pc, #72]	; (401814 <system_init_flash+0x7c>)
  4017cc:	601a      	str	r2, [r3, #0]
  4017ce:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4017d0:	4a11      	ldr	r2, [pc, #68]	; (401818 <system_init_flash+0x80>)
  4017d2:	4b10      	ldr	r3, [pc, #64]	; (401814 <system_init_flash+0x7c>)
  4017d4:	601a      	str	r2, [r3, #0]
  4017d6:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4017d8:	4a10      	ldr	r2, [pc, #64]	; (40181c <system_init_flash+0x84>)
  4017da:	4b0e      	ldr	r3, [pc, #56]	; (401814 <system_init_flash+0x7c>)
  4017dc:	601a      	str	r2, [r3, #0]
  4017de:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4017e0:	4a0f      	ldr	r2, [pc, #60]	; (401820 <system_init_flash+0x88>)
  4017e2:	4b0c      	ldr	r3, [pc, #48]	; (401814 <system_init_flash+0x7c>)
  4017e4:	601a      	str	r2, [r3, #0]
  4017e6:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4017e8:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4017ec:	4b09      	ldr	r3, [pc, #36]	; (401814 <system_init_flash+0x7c>)
  4017ee:	601a      	str	r2, [r3, #0]
  4017f0:	4770      	bx	lr
  4017f2:	bf00      	nop
  4017f4:	015ef3bf 	.word	0x015ef3bf
  4017f8:	02bde77f 	.word	0x02bde77f
  4017fc:	041cdb3f 	.word	0x041cdb3f
  401800:	057bceff 	.word	0x057bceff
  401804:	06dac2bf 	.word	0x06dac2bf
  401808:	0839b67f 	.word	0x0839b67f
  40180c:	04000500 	.word	0x04000500
  401810:	04000600 	.word	0x04000600
  401814:	400e0c00 	.word	0x400e0c00
  401818:	04000100 	.word	0x04000100
  40181c:	04000200 	.word	0x04000200
  401820:	04000300 	.word	0x04000300

00401824 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401824:	4b0a      	ldr	r3, [pc, #40]	; (401850 <_sbrk+0x2c>)
  401826:	681b      	ldr	r3, [r3, #0]
  401828:	b153      	cbz	r3, 401840 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40182a:	4b09      	ldr	r3, [pc, #36]	; (401850 <_sbrk+0x2c>)
  40182c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40182e:	181a      	adds	r2, r3, r0
  401830:	4908      	ldr	r1, [pc, #32]	; (401854 <_sbrk+0x30>)
  401832:	4291      	cmp	r1, r2
  401834:	db08      	blt.n	401848 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401836:	4610      	mov	r0, r2
  401838:	4a05      	ldr	r2, [pc, #20]	; (401850 <_sbrk+0x2c>)
  40183a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  40183c:	4618      	mov	r0, r3
  40183e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401840:	4a05      	ldr	r2, [pc, #20]	; (401858 <_sbrk+0x34>)
  401842:	4b03      	ldr	r3, [pc, #12]	; (401850 <_sbrk+0x2c>)
  401844:	601a      	str	r2, [r3, #0]
  401846:	e7f0      	b.n	40182a <_sbrk+0x6>
		return (caddr_t) -1;	
  401848:	f04f 30ff 	mov.w	r0, #4294967295
}
  40184c:	4770      	bx	lr
  40184e:	bf00      	nop
  401850:	20400c70 	.word	0x20400c70
  401854:	2045fffc 	.word	0x2045fffc
  401858:	20402ee8 	.word	0x20402ee8

0040185c <but1_callback>:
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
}

void but1_callback(){
	flag_but1 = 1;
  40185c:	2201      	movs	r2, #1
  40185e:	4b01      	ldr	r3, [pc, #4]	; (401864 <but1_callback+0x8>)
  401860:	701a      	strb	r2, [r3, #0]
  401862:	4770      	bx	lr
  401864:	20400cb8 	.word	0x20400cb8

00401868 <but3_callback>:
}

void but3_callback(){
	flag_but3 = 1;
  401868:	2201      	movs	r2, #1
  40186a:	4b01      	ldr	r3, [pc, #4]	; (401870 <but3_callback+0x8>)
  40186c:	701a      	strb	r2, [r3, #0]
  40186e:	4770      	bx	lr
  401870:	20400cbb 	.word	0x20400cbb

00401874 <pin_toggle>:
void pin_toggle(Pio *pio, uint32_t mask) {
  401874:	b538      	push	{r3, r4, r5, lr}
  401876:	4604      	mov	r4, r0
  401878:	460d      	mov	r5, r1
	if(pio_get_output_data_status(pio, mask)){
  40187a:	4b06      	ldr	r3, [pc, #24]	; (401894 <pin_toggle+0x20>)
  40187c:	4798      	blx	r3
  40187e:	b920      	cbnz	r0, 40188a <pin_toggle+0x16>
		pio_set(pio,mask);
  401880:	4629      	mov	r1, r5
  401882:	4620      	mov	r0, r4
  401884:	4b04      	ldr	r3, [pc, #16]	; (401898 <pin_toggle+0x24>)
  401886:	4798      	blx	r3
  401888:	bd38      	pop	{r3, r4, r5, pc}
		pio_clear(pio, mask);
  40188a:	4629      	mov	r1, r5
  40188c:	4620      	mov	r0, r4
  40188e:	4b03      	ldr	r3, [pc, #12]	; (40189c <pin_toggle+0x28>)
  401890:	4798      	blx	r3
  401892:	bd38      	pop	{r3, r4, r5, pc}
  401894:	00401019 	.word	0x00401019
  401898:	00400e8f 	.word	0x00400e8f
  40189c:	00400e93 	.word	0x00400e93

004018a0 <pisca_led>:
void pisca_led (int n, int t) {
  4018a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	for (int i=0;i<n;i++){
  4018a4:	f1b0 0800 	subs.w	r8, r0, #0
  4018a8:	dd30      	ble.n	40190c <pisca_led+0x6c>
  4018aa:	460f      	mov	r7, r1
		delay_ms(t);
  4018ac:	17cd      	asrs	r5, r1, #31
  4018ae:	4b18      	ldr	r3, [pc, #96]	; (401910 <pisca_led+0x70>)
  4018b0:	fba1 0103 	umull	r0, r1, r1, r3
  4018b4:	fb03 1105 	mla	r1, r3, r5, r1
  4018b8:	f241 722c 	movw	r2, #5932	; 0x172c
  4018bc:	2300      	movs	r3, #0
  4018be:	f241 742b 	movw	r4, #5931	; 0x172b
  4018c2:	2500      	movs	r5, #0
  4018c4:	1900      	adds	r0, r0, r4
  4018c6:	4169      	adcs	r1, r5
  4018c8:	4c12      	ldr	r4, [pc, #72]	; (401914 <pisca_led+0x74>)
  4018ca:	47a0      	blx	r4
  4018cc:	4682      	mov	sl, r0
  4018ce:	2400      	movs	r4, #0
		pio_clear(OLED_PIO3, OLED_PIO3_IDX_MASK);
  4018d0:	4e11      	ldr	r6, [pc, #68]	; (401918 <pisca_led+0x78>)
  4018d2:	f8df 9050 	ldr.w	r9, [pc, #80]	; 401924 <pisca_led+0x84>
		delay_ms(t);
  4018d6:	4d11      	ldr	r5, [pc, #68]	; (40191c <pisca_led+0x7c>)
  4018d8:	e00a      	b.n	4018f0 <pisca_led+0x50>
  4018da:	2033      	movs	r0, #51	; 0x33
  4018dc:	47a8      	blx	r5
		pio_set(OLED_PIO3, OLED_PIO3_IDX_MASK);
  4018de:	2104      	movs	r1, #4
  4018e0:	4630      	mov	r0, r6
  4018e2:	4b0f      	ldr	r3, [pc, #60]	; (401920 <pisca_led+0x80>)
  4018e4:	4798      	blx	r3
		delay_ms(t);
  4018e6:	2033      	movs	r0, #51	; 0x33
  4018e8:	47a8      	blx	r5
	for (int i=0;i<n;i++){
  4018ea:	3401      	adds	r4, #1
  4018ec:	45a0      	cmp	r8, r4
  4018ee:	d00d      	beq.n	40190c <pisca_led+0x6c>
		pio_clear(OLED_PIO3, OLED_PIO3_IDX_MASK);
  4018f0:	2104      	movs	r1, #4
  4018f2:	4630      	mov	r0, r6
  4018f4:	47c8      	blx	r9
		delay_ms(t);
  4018f6:	2f00      	cmp	r7, #0
  4018f8:	d0ef      	beq.n	4018da <pisca_led+0x3a>
  4018fa:	4650      	mov	r0, sl
  4018fc:	47a8      	blx	r5
		pio_set(OLED_PIO3, OLED_PIO3_IDX_MASK);
  4018fe:	2104      	movs	r1, #4
  401900:	4630      	mov	r0, r6
  401902:	4b07      	ldr	r3, [pc, #28]	; (401920 <pisca_led+0x80>)
  401904:	4798      	blx	r3
		delay_ms(t);
  401906:	4650      	mov	r0, sl
  401908:	47a8      	blx	r5
  40190a:	e7ee      	b.n	4018ea <pisca_led+0x4a>
  40190c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401910:	11e1a300 	.word	0x11e1a300
  401914:	00401f51 	.word	0x00401f51
  401918:	400e1000 	.word	0x400e1000
  40191c:	20400001 	.word	0x20400001
  401920:	00400e8f 	.word	0x00400e8f
  401924:	00400e93 	.word	0x00400e93

00401928 <update_time>:
	seconds++;
  401928:	4b0f      	ldr	r3, [pc, #60]	; (401968 <update_time+0x40>)
  40192a:	681a      	ldr	r2, [r3, #0]
  40192c:	3201      	adds	r2, #1
  40192e:	601a      	str	r2, [r3, #0]
	if (seconds == 60){
  401930:	681b      	ldr	r3, [r3, #0]
  401932:	2b3c      	cmp	r3, #60	; 0x3c
  401934:	d000      	beq.n	401938 <update_time+0x10>
  401936:	4770      	bx	lr
		seconds = 0;
  401938:	2200      	movs	r2, #0
  40193a:	4b0b      	ldr	r3, [pc, #44]	; (401968 <update_time+0x40>)
  40193c:	601a      	str	r2, [r3, #0]
		minutes++;
  40193e:	4b0b      	ldr	r3, [pc, #44]	; (40196c <update_time+0x44>)
  401940:	681a      	ldr	r2, [r3, #0]
  401942:	3201      	adds	r2, #1
  401944:	601a      	str	r2, [r3, #0]
		if(minutes == 60){
  401946:	681b      	ldr	r3, [r3, #0]
  401948:	2b3c      	cmp	r3, #60	; 0x3c
  40194a:	d1f4      	bne.n	401936 <update_time+0xe>
			minutes = 0;
  40194c:	2200      	movs	r2, #0
  40194e:	4b07      	ldr	r3, [pc, #28]	; (40196c <update_time+0x44>)
  401950:	601a      	str	r2, [r3, #0]
			hours++;
  401952:	4b07      	ldr	r3, [pc, #28]	; (401970 <update_time+0x48>)
  401954:	681a      	ldr	r2, [r3, #0]
  401956:	3201      	adds	r2, #1
  401958:	601a      	str	r2, [r3, #0]
			if(hours == 24){
  40195a:	681b      	ldr	r3, [r3, #0]
  40195c:	2b18      	cmp	r3, #24
  40195e:	d1ea      	bne.n	401936 <update_time+0xe>
				hours = 0;
  401960:	2200      	movs	r2, #0
  401962:	4b03      	ldr	r3, [pc, #12]	; (401970 <update_time+0x48>)
  401964:	601a      	str	r2, [r3, #0]
}
  401966:	e7e6      	b.n	401936 <update_time+0xe>
  401968:	20400c80 	.word	0x20400c80
  40196c:	20400c7c 	.word	0x20400c7c
  401970:	20400c78 	.word	0x20400c78

00401974 <display_time>:
void display_time(void){
  401974:	b5f0      	push	{r4, r5, r6, r7, lr}
  401976:	b0e1      	sub	sp, #388	; 0x184
	gfx_mono_draw_string("                    ", 10,8, &sysfont);
  401978:	4d19      	ldr	r5, [pc, #100]	; (4019e0 <display_time+0x6c>)
  40197a:	462b      	mov	r3, r5
  40197c:	2208      	movs	r2, #8
  40197e:	210a      	movs	r1, #10
  401980:	4818      	ldr	r0, [pc, #96]	; (4019e4 <display_time+0x70>)
  401982:	4c19      	ldr	r4, [pc, #100]	; (4019e8 <display_time+0x74>)
  401984:	47a0      	blx	r4
	sprintf(hours_str, "%02d", hours);
  401986:	4b19      	ldr	r3, [pc, #100]	; (4019ec <display_time+0x78>)
  401988:	681a      	ldr	r2, [r3, #0]
  40198a:	4f19      	ldr	r7, [pc, #100]	; (4019f0 <display_time+0x7c>)
  40198c:	4639      	mov	r1, r7
  40198e:	a840      	add	r0, sp, #256	; 0x100
  401990:	4e18      	ldr	r6, [pc, #96]	; (4019f4 <display_time+0x80>)
  401992:	47b0      	blx	r6
	sprintf(minutes_str, "%02d", minutes);
  401994:	4b18      	ldr	r3, [pc, #96]	; (4019f8 <display_time+0x84>)
  401996:	681a      	ldr	r2, [r3, #0]
  401998:	4639      	mov	r1, r7
  40199a:	a820      	add	r0, sp, #128	; 0x80
  40199c:	47b0      	blx	r6
	sprintf(seconds_str, "%02d", seconds);
  40199e:	4b17      	ldr	r3, [pc, #92]	; (4019fc <display_time+0x88>)
  4019a0:	681a      	ldr	r2, [r3, #0]
  4019a2:	4639      	mov	r1, r7
  4019a4:	4668      	mov	r0, sp
  4019a6:	47b0      	blx	r6
	gfx_mono_draw_string(hours_str, 20,8, &sysfont);
  4019a8:	462b      	mov	r3, r5
  4019aa:	2208      	movs	r2, #8
  4019ac:	2114      	movs	r1, #20
  4019ae:	a840      	add	r0, sp, #256	; 0x100
  4019b0:	47a0      	blx	r4
	gfx_mono_draw_string(":", 40,8, &sysfont);
  4019b2:	4e13      	ldr	r6, [pc, #76]	; (401a00 <display_time+0x8c>)
  4019b4:	462b      	mov	r3, r5
  4019b6:	2208      	movs	r2, #8
  4019b8:	2128      	movs	r1, #40	; 0x28
  4019ba:	4630      	mov	r0, r6
  4019bc:	47a0      	blx	r4
	gfx_mono_draw_string(minutes_str, 50,8, &sysfont);
  4019be:	462b      	mov	r3, r5
  4019c0:	2208      	movs	r2, #8
  4019c2:	2132      	movs	r1, #50	; 0x32
  4019c4:	a820      	add	r0, sp, #128	; 0x80
  4019c6:	47a0      	blx	r4
	gfx_mono_draw_string(":", 70,8, &sysfont);
  4019c8:	462b      	mov	r3, r5
  4019ca:	2208      	movs	r2, #8
  4019cc:	2146      	movs	r1, #70	; 0x46
  4019ce:	4630      	mov	r0, r6
  4019d0:	47a0      	blx	r4
	gfx_mono_draw_string(seconds_str, 80,8, &sysfont);
  4019d2:	462b      	mov	r3, r5
  4019d4:	2208      	movs	r2, #8
  4019d6:	2150      	movs	r1, #80	; 0x50
  4019d8:	4668      	mov	r0, sp
  4019da:	47a0      	blx	r4
}
  4019dc:	b061      	add	sp, #388	; 0x184
  4019de:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4019e0:	2040000c 	.word	0x2040000c
  4019e4:	004072c8 	.word	0x004072c8
  4019e8:	0040090d 	.word	0x0040090d
  4019ec:	20400c78 	.word	0x20400c78
  4019f0:	004072e0 	.word	0x004072e0
  4019f4:	0040234d 	.word	0x0040234d
  4019f8:	20400c7c 	.word	0x20400c7c
  4019fc:	20400c80 	.word	0x20400c80
  401a00:	004072e8 	.word	0x004072e8

00401a04 <TC1_Handler>:
void TC1_Handler(void) {
  401a04:	b500      	push	{lr}
  401a06:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 1);
  401a08:	2101      	movs	r1, #1
  401a0a:	4805      	ldr	r0, [pc, #20]	; (401a20 <TC1_Handler+0x1c>)
  401a0c:	4b05      	ldr	r3, [pc, #20]	; (401a24 <TC1_Handler+0x20>)
  401a0e:	4798      	blx	r3
  401a10:	9001      	str	r0, [sp, #4]
	pin_toggle(OLED_PIO1, OLED_PIO1_IDX_MASK);  
  401a12:	2101      	movs	r1, #1
  401a14:	4804      	ldr	r0, [pc, #16]	; (401a28 <TC1_Handler+0x24>)
  401a16:	4b05      	ldr	r3, [pc, #20]	; (401a2c <TC1_Handler+0x28>)
  401a18:	4798      	blx	r3
}
  401a1a:	b003      	add	sp, #12
  401a1c:	f85d fb04 	ldr.w	pc, [sp], #4
  401a20:	4000c000 	.word	0x4000c000
  401a24:	004006b5 	.word	0x004006b5
  401a28:	400e0e00 	.word	0x400e0e00
  401a2c:	00401875 	.word	0x00401875

00401a30 <TC0_Handler>:
void TC0_Handler(void){
  401a30:	b500      	push	{lr}
  401a32:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 0);
  401a34:	2100      	movs	r1, #0
  401a36:	4805      	ldr	r0, [pc, #20]	; (401a4c <TC0_Handler+0x1c>)
  401a38:	4b05      	ldr	r3, [pc, #20]	; (401a50 <TC0_Handler+0x20>)
  401a3a:	4798      	blx	r3
  401a3c:	9001      	str	r0, [sp, #4]
	flag_tc_time = 1;
  401a3e:	2201      	movs	r2, #1
  401a40:	4b04      	ldr	r3, [pc, #16]	; (401a54 <TC0_Handler+0x24>)
  401a42:	701a      	strb	r2, [r3, #0]
}
  401a44:	b003      	add	sp, #12
  401a46:	f85d fb04 	ldr.w	pc, [sp], #4
  401a4a:	bf00      	nop
  401a4c:	4000c000 	.word	0x4000c000
  401a50:	004006b5 	.word	0x004006b5
  401a54:	20400cbc 	.word	0x20400cbc

00401a58 <TC2_Handler>:
void TC2_Handler(void) {
  401a58:	b500      	push	{lr}
  401a5a:	b083      	sub	sp, #12
	volatile uint32_t status = tc_get_status(TC0, 2);
  401a5c:	2102      	movs	r1, #2
  401a5e:	4805      	ldr	r0, [pc, #20]	; (401a74 <TC2_Handler+0x1c>)
  401a60:	4b05      	ldr	r3, [pc, #20]	; (401a78 <TC2_Handler+0x20>)
  401a62:	4798      	blx	r3
  401a64:	9001      	str	r0, [sp, #4]
	flag_tc_led3 = 1;
  401a66:	2201      	movs	r2, #1
  401a68:	4b04      	ldr	r3, [pc, #16]	; (401a7c <TC2_Handler+0x24>)
  401a6a:	701a      	strb	r2, [r3, #0]
}
  401a6c:	b003      	add	sp, #12
  401a6e:	f85d fb04 	ldr.w	pc, [sp], #4
  401a72:	bf00      	nop
  401a74:	4000c000 	.word	0x4000c000
  401a78:	004006b5 	.word	0x004006b5
  401a7c:	20400cba 	.word	0x20400cba

00401a80 <RTT_Handler>:
void RTT_Handler(void) {
  401a80:	b508      	push	{r3, lr}
	ul_status = rtt_get_status(RTT);
  401a82:	4804      	ldr	r0, [pc, #16]	; (401a94 <RTT_Handler+0x14>)
  401a84:	4b04      	ldr	r3, [pc, #16]	; (401a98 <RTT_Handler+0x18>)
  401a86:	4798      	blx	r3
	pin_toggle(OLED_PIO2, OLED_PIO2_IDX_MASK);    // BLINK Led
  401a88:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401a8c:	4803      	ldr	r0, [pc, #12]	; (401a9c <RTT_Handler+0x1c>)
  401a8e:	4b04      	ldr	r3, [pc, #16]	; (401aa0 <RTT_Handler+0x20>)
  401a90:	4798      	blx	r3
  401a92:	bd08      	pop	{r3, pc}
  401a94:	400e1830 	.word	0x400e1830
  401a98:	0040052d 	.word	0x0040052d
  401a9c:	400e1200 	.word	0x400e1200
  401aa0:	00401875 	.word	0x00401875

00401aa4 <RTC_Handler>:
void RTC_Handler(void) {
  401aa4:	b538      	push	{r3, r4, r5, lr}
	uint32_t ul_status = rtc_get_status(RTC);
  401aa6:	480f      	ldr	r0, [pc, #60]	; (401ae4 <RTC_Handler+0x40>)
  401aa8:	4b0f      	ldr	r3, [pc, #60]	; (401ae8 <RTC_Handler+0x44>)
  401aaa:	4798      	blx	r3
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  401aac:	f010 0f02 	tst.w	r0, #2
  401ab0:	d002      	beq.n	401ab8 <RTC_Handler+0x14>
		flag_rtc_alarm = 1;
  401ab2:	2201      	movs	r2, #1
  401ab4:	4b0d      	ldr	r3, [pc, #52]	; (401aec <RTC_Handler+0x48>)
  401ab6:	701a      	strb	r2, [r3, #0]
	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  401ab8:	4d0a      	ldr	r5, [pc, #40]	; (401ae4 <RTC_Handler+0x40>)
  401aba:	2104      	movs	r1, #4
  401abc:	4628      	mov	r0, r5
  401abe:	4c0c      	ldr	r4, [pc, #48]	; (401af0 <RTC_Handler+0x4c>)
  401ac0:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  401ac2:	2102      	movs	r1, #2
  401ac4:	4628      	mov	r0, r5
  401ac6:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  401ac8:	2101      	movs	r1, #1
  401aca:	4628      	mov	r0, r5
  401acc:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  401ace:	2108      	movs	r1, #8
  401ad0:	4628      	mov	r0, r5
  401ad2:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  401ad4:	2110      	movs	r1, #16
  401ad6:	4628      	mov	r0, r5
  401ad8:	47a0      	blx	r4
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  401ada:	2120      	movs	r1, #32
  401adc:	4628      	mov	r0, r5
  401ade:	47a0      	blx	r4
  401ae0:	bd38      	pop	{r3, r4, r5, pc}
  401ae2:	bf00      	nop
  401ae4:	400e1860 	.word	0x400e1860
  401ae8:	004004d1 	.word	0x004004d1
  401aec:	20400cb9 	.word	0x20400cb9
  401af0:	004004d5 	.word	0x004004d5

00401af4 <inits>:
}

/*****************************/
//INITS
void inits(int estado) {
  401af4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401af8:	b082      	sub	sp, #8
  401afa:	4680      	mov	r8, r0
	pmc_enable_periph_clk(OLED_PIO1_ID);
  401afc:	200a      	movs	r0, #10
  401afe:	4e34      	ldr	r6, [pc, #208]	; (401bd0 <inits+0xdc>)
  401b00:	47b0      	blx	r6
	pio_set_output(OLED_PIO1, OLED_PIO1_IDX_MASK, estado, 0, 0);
  401b02:	4c34      	ldr	r4, [pc, #208]	; (401bd4 <inits+0xe0>)
  401b04:	2500      	movs	r5, #0
  401b06:	9500      	str	r5, [sp, #0]
  401b08:	462b      	mov	r3, r5
  401b0a:	4642      	mov	r2, r8
  401b0c:	2101      	movs	r1, #1
  401b0e:	4620      	mov	r0, r4
  401b10:	4f31      	ldr	r7, [pc, #196]	; (401bd8 <inits+0xe4>)
  401b12:	47b8      	blx	r7
	
	pmc_enable_periph_clk(OLED_PIO2_ID);
  401b14:	200c      	movs	r0, #12
  401b16:	47b0      	blx	r6
	pio_set_output(OLED_PIO2, OLED_PIO2_IDX_MASK, estado, 0, 0);
  401b18:	9500      	str	r5, [sp, #0]
  401b1a:	462b      	mov	r3, r5
  401b1c:	4642      	mov	r2, r8
  401b1e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401b22:	482e      	ldr	r0, [pc, #184]	; (401bdc <inits+0xe8>)
  401b24:	47b8      	blx	r7
	
	pmc_enable_periph_clk(OLED_PIO3_ID);
  401b26:	200b      	movs	r0, #11
  401b28:	47b0      	blx	r6
	pio_set_output(OLED_PIO3, OLED_PIO3_IDX_MASK, estado, 0, 0);
  401b2a:	9500      	str	r5, [sp, #0]
  401b2c:	462b      	mov	r3, r5
  401b2e:	4642      	mov	r2, r8
  401b30:	2104      	movs	r1, #4
  401b32:	482b      	ldr	r0, [pc, #172]	; (401be0 <inits+0xec>)
  401b34:	47b8      	blx	r7
	
	//Botao
	pmc_enable_periph_clk(BUT_PIO1_ID);
  401b36:	2010      	movs	r0, #16
  401b38:	47b0      	blx	r6
	pmc_enable_periph_clk(BUT_PIO3_ID);
  401b3a:	200a      	movs	r0, #10
  401b3c:	47b0      	blx	r6

	pio_configure(BUT_PIO1, PIO_INPUT, BUT_PIO1_IDX_MASK, PIO_PULLUP|PIO_DEBOUNCE);
  401b3e:	4d29      	ldr	r5, [pc, #164]	; (401be4 <inits+0xf0>)
  401b40:	2309      	movs	r3, #9
  401b42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401b46:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401b4a:	4628      	mov	r0, r5
  401b4c:	4f26      	ldr	r7, [pc, #152]	; (401be8 <inits+0xf4>)
  401b4e:	47b8      	blx	r7
	pio_set_debounce_filter(BUT_PIO1, BUT_PIO1_IDX_MASK, 60);
  401b50:	223c      	movs	r2, #60	; 0x3c
  401b52:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401b56:	4628      	mov	r0, r5
  401b58:	4e24      	ldr	r6, [pc, #144]	; (401bec <inits+0xf8>)
  401b5a:	47b0      	blx	r6

	pio_configure(BUT_PIO3, PIO_INPUT, BUT_PIO3_IDX_MASK, PIO_PULLUP|PIO_DEBOUNCE);
  401b5c:	2309      	movs	r3, #9
  401b5e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401b62:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401b66:	4620      	mov	r0, r4
  401b68:	47b8      	blx	r7
	pio_set_debounce_filter(BUT_PIO3, BUT_PIO3_IDX_MASK, 60);
  401b6a:	223c      	movs	r2, #60	; 0x3c
  401b6c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401b70:	4620      	mov	r0, r4
  401b72:	47b0      	blx	r6
	
	pio_handler_set(BUT_PIO1,
  401b74:	4b1e      	ldr	r3, [pc, #120]	; (401bf0 <inits+0xfc>)
  401b76:	9300      	str	r3, [sp, #0]
  401b78:	2350      	movs	r3, #80	; 0x50
  401b7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401b7e:	2110      	movs	r1, #16
  401b80:	4628      	mov	r0, r5
  401b82:	4e1c      	ldr	r6, [pc, #112]	; (401bf4 <inits+0x100>)
  401b84:	47b0      	blx	r6
					BUT_PIO1_ID,
					BUT_PIO1_IDX_MASK,
					PIO_IT_FALL_EDGE,
					but1_callback);	
					
	pio_handler_set(BUT_PIO3,
  401b86:	4b1c      	ldr	r3, [pc, #112]	; (401bf8 <inits+0x104>)
  401b88:	9300      	str	r3, [sp, #0]
  401b8a:	2350      	movs	r3, #80	; 0x50
  401b8c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401b90:	210a      	movs	r1, #10
  401b92:	4620      	mov	r0, r4
  401b94:	47b0      	blx	r6
					BUT_PIO3_ID,
					BUT_PIO3_IDX_MASK,
					PIO_IT_FALL_EDGE,
					but3_callback);
					
	pio_enable_interrupt(BUT_PIO1, BUT_PIO1_IDX_MASK);
  401b96:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401b9a:	4628      	mov	r0, r5
  401b9c:	4e17      	ldr	r6, [pc, #92]	; (401bfc <inits+0x108>)
  401b9e:	47b0      	blx	r6
	pio_get_interrupt_status(BUT_PIO1);
  401ba0:	4628      	mov	r0, r5
  401ba2:	4d17      	ldr	r5, [pc, #92]	; (401c00 <inits+0x10c>)
  401ba4:	47a8      	blx	r5
	
	pio_enable_interrupt(BUT_PIO3, BUT_PIO3_IDX_MASK);
  401ba6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401baa:	4620      	mov	r0, r4
  401bac:	47b0      	blx	r6
	pio_get_interrupt_status(BUT_PIO3);
  401bae:	4620      	mov	r0, r4
  401bb0:	47a8      	blx	r5
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401bb2:	4b14      	ldr	r3, [pc, #80]	; (401c04 <inits+0x110>)
  401bb4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401bb8:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401bba:	2280      	movs	r2, #128	; 0x80
  401bbc:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401bc0:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401bc4:	6019      	str	r1, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401bc6:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	NVIC_SetPriority(BUT_PIO1_ID, 4); // Prioridade 4
	
	NVIC_EnableIRQ(BUT_PIO3_ID);
	NVIC_SetPriority(BUT_PIO3_ID, 4); // Prioridade 4
	
};
  401bca:	b002      	add	sp, #8
  401bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401bd0:	004012a9 	.word	0x004012a9
  401bd4:	400e0e00 	.word	0x400e0e00
  401bd8:	00400f5f 	.word	0x00400f5f
  401bdc:	400e1200 	.word	0x400e1200
  401be0:	400e1000 	.word	0x400e1000
  401be4:	400e1400 	.word	0x400e1400
  401be8:	00400f89 	.word	0x00400f89
  401bec:	00400e75 	.word	0x00400e75
  401bf0:	0040185d 	.word	0x0040185d
  401bf4:	004010b5 	.word	0x004010b5
  401bf8:	00401869 	.word	0x00401869
  401bfc:	00401057 	.word	0x00401057
  401c00:	0040105b 	.word	0x0040105b
  401c04:	e000e100 	.word	0xe000e100

00401c08 <TC_init>:

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  401c08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401c0c:	b085      	sub	sp, #20
  401c0e:	4606      	mov	r6, r0
  401c10:	460c      	mov	r4, r1
  401c12:	4617      	mov	r7, r2
  401c14:	4698      	mov	r8, r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC);
  401c16:	4608      	mov	r0, r1
  401c18:	4b1c      	ldr	r3, [pc, #112]	; (401c8c <TC_init+0x84>)
  401c1a:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  401c1c:	4d1c      	ldr	r5, [pc, #112]	; (401c90 <TC_init+0x88>)
  401c1e:	9500      	str	r5, [sp, #0]
  401c20:	ab02      	add	r3, sp, #8
  401c22:	aa03      	add	r2, sp, #12
  401c24:	4629      	mov	r1, r5
  401c26:	4640      	mov	r0, r8
  401c28:	f8df 9080 	ldr.w	r9, [pc, #128]	; 401cac <TC_init+0xa4>
  401c2c:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401c2e:	9a02      	ldr	r2, [sp, #8]
  401c30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401c34:	4639      	mov	r1, r7
  401c36:	4630      	mov	r0, r6
  401c38:	4b16      	ldr	r3, [pc, #88]	; (401c94 <TC_init+0x8c>)
  401c3a:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  401c3c:	9a03      	ldr	r2, [sp, #12]
  401c3e:	fbb5 f2f2 	udiv	r2, r5, r2
  401c42:	fbb2 f2f8 	udiv	r2, r2, r8
  401c46:	4639      	mov	r1, r7
  401c48:	4630      	mov	r0, r6
  401c4a:	4b13      	ldr	r3, [pc, #76]	; (401c98 <TC_init+0x90>)
  401c4c:	4798      	blx	r3

	/* Configura NVIC*/
	NVIC_SetPriority(ID_TC, 4);
  401c4e:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  401c50:	2b00      	cmp	r3, #0
  401c52:	db13      	blt.n	401c7c <TC_init+0x74>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401c54:	4a11      	ldr	r2, [pc, #68]	; (401c9c <TC_init+0x94>)
  401c56:	2180      	movs	r1, #128	; 0x80
  401c58:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401c5a:	095b      	lsrs	r3, r3, #5
  401c5c:	f004 041f 	and.w	r4, r4, #31
  401c60:	2201      	movs	r2, #1
  401c62:	fa02 f404 	lsl.w	r4, r2, r4
  401c66:	4a0e      	ldr	r2, [pc, #56]	; (401ca0 <TC_init+0x98>)
  401c68:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  401c6c:	2210      	movs	r2, #16
  401c6e:	4639      	mov	r1, r7
  401c70:	4630      	mov	r0, r6
  401c72:	4b0c      	ldr	r3, [pc, #48]	; (401ca4 <TC_init+0x9c>)
  401c74:	4798      	blx	r3
}
  401c76:	b005      	add	sp, #20
  401c78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401c7c:	f004 010f 	and.w	r1, r4, #15
  401c80:	4a09      	ldr	r2, [pc, #36]	; (401ca8 <TC_init+0xa0>)
  401c82:	440a      	add	r2, r1
  401c84:	2180      	movs	r1, #128	; 0x80
  401c86:	7611      	strb	r1, [r2, #24]
  401c88:	e7e7      	b.n	401c5a <TC_init+0x52>
  401c8a:	bf00      	nop
  401c8c:	004012a9 	.word	0x004012a9
  401c90:	11e1a300 	.word	0x11e1a300
  401c94:	0040067b 	.word	0x0040067b
  401c98:	004006a5 	.word	0x004006a5
  401c9c:	e000e400 	.word	0xe000e400
  401ca0:	e000e100 	.word	0xe000e100
  401ca4:	004006ad 	.word	0x004006ad
  401ca8:	e000ecfc 	.word	0xe000ecfc
  401cac:	004006bd 	.word	0x004006bd

00401cb0 <RTC_init>:
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
	
}

void RTC_init(Rtc *rtc, uint32_t id_rtc, calendar t, uint32_t irq_type) {
  401cb0:	b082      	sub	sp, #8
  401cb2:	b570      	push	{r4, r5, r6, lr}
  401cb4:	b082      	sub	sp, #8
  401cb6:	4605      	mov	r5, r0
  401cb8:	460c      	mov	r4, r1
  401cba:	a906      	add	r1, sp, #24
  401cbc:	e881 000c 	stmia.w	r1, {r2, r3}
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  401cc0:	2002      	movs	r0, #2
  401cc2:	4b1d      	ldr	r3, [pc, #116]	; (401d38 <RTC_init+0x88>)
  401cc4:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(rtc, 0);
  401cc6:	2100      	movs	r1, #0
  401cc8:	4628      	mov	r0, r5
  401cca:	4b1c      	ldr	r3, [pc, #112]	; (401d3c <RTC_init+0x8c>)
  401ccc:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(rtc, t.year, t.month, t.day, t.week);
  401cce:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401cd0:	9300      	str	r3, [sp, #0]
  401cd2:	9b08      	ldr	r3, [sp, #32]
  401cd4:	9a07      	ldr	r2, [sp, #28]
  401cd6:	9906      	ldr	r1, [sp, #24]
  401cd8:	4628      	mov	r0, r5
  401cda:	4e19      	ldr	r6, [pc, #100]	; (401d40 <RTC_init+0x90>)
  401cdc:	47b0      	blx	r6
	rtc_set_time(rtc, t.hour, t.minute, t.second);
  401cde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  401ce0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  401ce2:	990a      	ldr	r1, [sp, #40]	; 0x28
  401ce4:	4628      	mov	r0, r5
  401ce6:	4e17      	ldr	r6, [pc, #92]	; (401d44 <RTC_init+0x94>)
  401ce8:	47b0      	blx	r6

	/* Configure RTC interrupts */
	NVIC_DisableIRQ(id_rtc);
  401cea:	b262      	sxtb	r2, r4
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401cec:	b2e4      	uxtb	r4, r4
  401cee:	f004 011f 	and.w	r1, r4, #31
  401cf2:	2301      	movs	r3, #1
  401cf4:	408b      	lsls	r3, r1
  401cf6:	0956      	lsrs	r6, r2, #5
  401cf8:	4813      	ldr	r0, [pc, #76]	; (401d48 <RTC_init+0x98>)
  401cfa:	eb00 0186 	add.w	r1, r0, r6, lsl #2
  401cfe:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401d02:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  if(IRQn < 0) {
  401d06:	2a00      	cmp	r2, #0
  401d08:	db0f      	blt.n	401d2a <RTC_init+0x7a>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401d0a:	490f      	ldr	r1, [pc, #60]	; (401d48 <RTC_init+0x98>)
  401d0c:	4411      	add	r1, r2
  401d0e:	2280      	movs	r2, #128	; 0x80
  401d10:	f881 2300 	strb.w	r2, [r1, #768]	; 0x300
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401d14:	f840 3026 	str.w	r3, [r0, r6, lsl #2]
	NVIC_ClearPendingIRQ(id_rtc);
	NVIC_SetPriority(id_rtc, 4);
	NVIC_EnableIRQ(id_rtc);

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(rtc,  irq_type);
  401d18:	990d      	ldr	r1, [sp, #52]	; 0x34
  401d1a:	4628      	mov	r0, r5
  401d1c:	4b0b      	ldr	r3, [pc, #44]	; (401d4c <RTC_init+0x9c>)
  401d1e:	4798      	blx	r3
}
  401d20:	b002      	add	sp, #8
  401d22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  401d26:	b002      	add	sp, #8
  401d28:	4770      	bx	lr
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401d2a:	f004 040f 	and.w	r4, r4, #15
  401d2e:	4a08      	ldr	r2, [pc, #32]	; (401d50 <RTC_init+0xa0>)
  401d30:	2180      	movs	r1, #128	; 0x80
  401d32:	5511      	strb	r1, [r2, r4]
  401d34:	e7ee      	b.n	401d14 <RTC_init+0x64>
  401d36:	bf00      	nop
  401d38:	004012a9 	.word	0x004012a9
  401d3c:	004001ad 	.word	0x004001ad
  401d40:	004003b9 	.word	0x004003b9
  401d44:	00400221 	.word	0x00400221
  401d48:	e000e100 	.word	0xe000e100
  401d4c:	004001c3 	.word	0x004001c3
  401d50:	e000ed14 	.word	0xe000ed14

00401d54 <main>:
/****************************************************************/

int main (void)
{
  401d54:	b580      	push	{r7, lr}
  401d56:	b094      	sub	sp, #80	; 0x50
	board_init();
  401d58:	4b60      	ldr	r3, [pc, #384]	; (401edc <main+0x188>)
  401d5a:	4798      	blx	r3
	sysclk_init();
  401d5c:	4b60      	ldr	r3, [pc, #384]	; (401ee0 <main+0x18c>)
  401d5e:	4798      	blx	r3
	inits(1);
  401d60:	2001      	movs	r0, #1
  401d62:	4b60      	ldr	r3, [pc, #384]	; (401ee4 <main+0x190>)
  401d64:	4798      	blx	r3
	
	//Pisca LED 3
	TC_init(TC0, ID_TC1, 1, 2);
  401d66:	4c60      	ldr	r4, [pc, #384]	; (401ee8 <main+0x194>)
  401d68:	2302      	movs	r3, #2
  401d6a:	2201      	movs	r2, #1
  401d6c:	2118      	movs	r1, #24
  401d6e:	4620      	mov	r0, r4
  401d70:	4e5e      	ldr	r6, [pc, #376]	; (401eec <main+0x198>)
  401d72:	47b0      	blx	r6
	tc_start(TC0, 1);
  401d74:	2101      	movs	r1, #1
  401d76:	4620      	mov	r0, r4
  401d78:	4d5d      	ldr	r5, [pc, #372]	; (401ef0 <main+0x19c>)
  401d7a:	47a8      	blx	r5
	
	//Horario atual
	TC_init(TC0, ID_TC0, 0, 1);
  401d7c:	2301      	movs	r3, #1
  401d7e:	2200      	movs	r2, #0
  401d80:	2117      	movs	r1, #23
  401d82:	4620      	mov	r0, r4
  401d84:	47b0      	blx	r6
	tc_start(TC0, 0);
  401d86:	2100      	movs	r1, #0
  401d88:	4620      	mov	r0, r4
  401d8a:	47a8      	blx	r5
	rtt_sel_source(RTT, false);
  401d8c:	f504 2455 	add.w	r4, r4, #872448	; 0xd5000
  401d90:	f504 6403 	add.w	r4, r4, #2096	; 0x830
  401d94:	2100      	movs	r1, #0
  401d96:	4620      	mov	r0, r4
  401d98:	4b56      	ldr	r3, [pc, #344]	; (401ef4 <main+0x1a0>)
  401d9a:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  401d9c:	2100      	movs	r1, #0
  401d9e:	4620      	mov	r0, r4
  401da0:	4b55      	ldr	r3, [pc, #340]	; (401ef8 <main+0x1a4>)
  401da2:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401da4:	4b55      	ldr	r3, [pc, #340]	; (401efc <main+0x1a8>)
  401da6:	2208      	movs	r2, #8
  401da8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401dac:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401db0:	2180      	movs	r1, #128	; 0x80
  401db2:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401db6:	601a      	str	r2, [r3, #0]
	rtt_enable_interrupt(RTT, rttIRQSource);
  401db8:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  401dbc:	4620      	mov	r0, r4
  401dbe:	4b50      	ldr	r3, [pc, #320]	; (401f00 <main+0x1ac>)
  401dc0:	4798      	blx	r3
	
	RTT_init(0.25, 0, RTT_MR_RTTINCIEN); 
	
	calendar rtc_initial = {2018, 3, 19, 12, 15, 45 ,1};
  401dc2:	ac0d      	add	r4, sp, #52	; 0x34
  401dc4:	4d4f      	ldr	r5, [pc, #316]	; (401f04 <main+0x1b0>)
  401dc6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401dc8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401dca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  401dce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	RTC_init(RTC, ID_RTC, rtc_initial, RTC_IER_ALREN);
  401dd2:	2602      	movs	r6, #2
  401dd4:	9605      	str	r6, [sp, #20]
  401dd6:	466c      	mov	r4, sp
  401dd8:	ad0f      	add	r5, sp, #60	; 0x3c
  401dda:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401ddc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401dde:	682b      	ldr	r3, [r5, #0]
  401de0:	6023      	str	r3, [r4, #0]
  401de2:	ab0d      	add	r3, sp, #52	; 0x34
  401de4:	cb0c      	ldmia	r3, {r2, r3}
  401de6:	4631      	mov	r1, r6
  401de8:	4847      	ldr	r0, [pc, #284]	; (401f08 <main+0x1b4>)
  401dea:	4c48      	ldr	r4, [pc, #288]	; (401f0c <main+0x1b8>)
  401dec:	47a0      	blx	r4
	
	delay_init();

  // Init OLED
	gfx_mono_ssd1306_init();
  401dee:	4b48      	ldr	r3, [pc, #288]	; (401f10 <main+0x1bc>)
  401df0:	4798      	blx	r3
  
  /* Insert application code here, after the board has been initialized. */
	while(1) {
		if(flag_but1){
  401df2:	4c48      	ldr	r4, [pc, #288]	; (401f14 <main+0x1c0>)
			/* Leitura do valor atual do RTC */
			uint32_t current_hour, current_min, current_sec;
			uint32_t current_year, current_month, current_day, current_week;
			rtc_get_time(RTC, &current_hour, &current_min, &current_sec);
  401df4:	4d44      	ldr	r5, [pc, #272]	; (401f08 <main+0x1b4>)
  401df6:	4e48      	ldr	r6, [pc, #288]	; (401f18 <main+0x1c4>)
  401df8:	e04a      	b.n	401e90 <main+0x13c>
  401dfa:	ab08      	add	r3, sp, #32
  401dfc:	aa07      	add	r2, sp, #28
  401dfe:	a906      	add	r1, sp, #24
  401e00:	4628      	mov	r0, r5
  401e02:	47b0      	blx	r6
			rtc_get_date(RTC, &current_year, &current_month, &current_day, &current_week);
  401e04:	ab0c      	add	r3, sp, #48	; 0x30
  401e06:	9300      	str	r3, [sp, #0]
  401e08:	ab0b      	add	r3, sp, #44	; 0x2c
  401e0a:	aa0a      	add	r2, sp, #40	; 0x28
  401e0c:	a909      	add	r1, sp, #36	; 0x24
  401e0e:	4628      	mov	r0, r5
  401e10:	4f42      	ldr	r7, [pc, #264]	; (401f1c <main+0x1c8>)
  401e12:	47b8      	blx	r7
			    
			/* configura alarme do RTC para daqui 20 segundos */
			rtc_set_date_alarm(RTC, 1, current_month, 1, current_day);
  401e14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401e16:	9300      	str	r3, [sp, #0]
  401e18:	2301      	movs	r3, #1
  401e1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401e1c:	4619      	mov	r1, r3
  401e1e:	4628      	mov	r0, r5
  401e20:	4f3f      	ldr	r7, [pc, #252]	; (401f20 <main+0x1cc>)
  401e22:	47b8      	blx	r7
			rtc_set_time_alarm(RTC, 1, current_hour, 1, current_min, 1, current_sec + 20);
  401e24:	9b08      	ldr	r3, [sp, #32]
  401e26:	3314      	adds	r3, #20
  401e28:	9302      	str	r3, [sp, #8]
  401e2a:	2101      	movs	r1, #1
  401e2c:	9101      	str	r1, [sp, #4]
  401e2e:	9b07      	ldr	r3, [sp, #28]
  401e30:	9300      	str	r3, [sp, #0]
  401e32:	460b      	mov	r3, r1
  401e34:	9a06      	ldr	r2, [sp, #24]
  401e36:	4628      	mov	r0, r5
  401e38:	4f3a      	ldr	r7, [pc, #232]	; (401f24 <main+0x1d0>)
  401e3a:	47b8      	blx	r7
			
			flag_but1 = 0;
  401e3c:	2300      	movs	r3, #0
  401e3e:	7023      	strb	r3, [r4, #0]
  401e40:	e029      	b.n	401e96 <main+0x142>
		}
		
		if(flag_rtc_alarm){
			pisca_led(1, 300);
  401e42:	f44f 7196 	mov.w	r1, #300	; 0x12c
  401e46:	2001      	movs	r0, #1
  401e48:	4b37      	ldr	r3, [pc, #220]	; (401f28 <main+0x1d4>)
  401e4a:	4798      	blx	r3
			flag_rtc_alarm = 0;
  401e4c:	2200      	movs	r2, #0
  401e4e:	4b37      	ldr	r3, [pc, #220]	; (401f2c <main+0x1d8>)
  401e50:	701a      	strb	r2, [r3, #0]
  401e52:	e024      	b.n	401e9e <main+0x14a>
		}
		
		if(flag_tc_time){
			update_time();
  401e54:	4b36      	ldr	r3, [pc, #216]	; (401f30 <main+0x1dc>)
  401e56:	4798      	blx	r3
			display_time();
  401e58:	4b36      	ldr	r3, [pc, #216]	; (401f34 <main+0x1e0>)
  401e5a:	4798      	blx	r3
			flag_tc_time = 0;
  401e5c:	2200      	movs	r2, #0
  401e5e:	4b36      	ldr	r3, [pc, #216]	; (401f38 <main+0x1e4>)
  401e60:	701a      	strb	r2, [r3, #0]
  401e62:	e020      	b.n	401ea6 <main+0x152>
		}
		
		if(flag_but3){
			TC_init(TC0, ID_TC2, 2, 1);
  401e64:	4f20      	ldr	r7, [pc, #128]	; (401ee8 <main+0x194>)
  401e66:	2301      	movs	r3, #1
  401e68:	2202      	movs	r2, #2
  401e6a:	2119      	movs	r1, #25
  401e6c:	4638      	mov	r0, r7
  401e6e:	f8df 807c 	ldr.w	r8, [pc, #124]	; 401eec <main+0x198>
  401e72:	47c0      	blx	r8
			tc_start(TC0, 2);
  401e74:	2102      	movs	r1, #2
  401e76:	4638      	mov	r0, r7
  401e78:	4b1d      	ldr	r3, [pc, #116]	; (401ef0 <main+0x19c>)
  401e7a:	4798      	blx	r3
			flag_but3 = 0;
  401e7c:	2200      	movs	r2, #0
  401e7e:	4b2f      	ldr	r3, [pc, #188]	; (401f3c <main+0x1e8>)
  401e80:	701a      	strb	r2, [r3, #0]
  401e82:	e014      	b.n	401eae <main+0x15a>
			if(counter == 20){
				pisca_led(1, 200);    // BLINK Led
				counter = 0;
				tc_stop(TC0, 2);
			}
			flag_tc_led3 = 0;
  401e84:	2200      	movs	r2, #0
  401e86:	4b2e      	ldr	r3, [pc, #184]	; (401f40 <main+0x1ec>)
  401e88:	701a      	strb	r2, [r3, #0]
		}
		
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);			
  401e8a:	2002      	movs	r0, #2
  401e8c:	4b2d      	ldr	r3, [pc, #180]	; (401f44 <main+0x1f0>)
  401e8e:	4798      	blx	r3
		if(flag_but1){
  401e90:	7823      	ldrb	r3, [r4, #0]
  401e92:	2b00      	cmp	r3, #0
  401e94:	d1b1      	bne.n	401dfa <main+0xa6>
		if(flag_rtc_alarm){
  401e96:	4b25      	ldr	r3, [pc, #148]	; (401f2c <main+0x1d8>)
  401e98:	781b      	ldrb	r3, [r3, #0]
  401e9a:	2b00      	cmp	r3, #0
  401e9c:	d1d1      	bne.n	401e42 <main+0xee>
		if(flag_tc_time){
  401e9e:	4b26      	ldr	r3, [pc, #152]	; (401f38 <main+0x1e4>)
  401ea0:	781b      	ldrb	r3, [r3, #0]
  401ea2:	2b00      	cmp	r3, #0
  401ea4:	d1d6      	bne.n	401e54 <main+0x100>
		if(flag_but3){
  401ea6:	4b25      	ldr	r3, [pc, #148]	; (401f3c <main+0x1e8>)
  401ea8:	781b      	ldrb	r3, [r3, #0]
  401eaa:	2b00      	cmp	r3, #0
  401eac:	d1da      	bne.n	401e64 <main+0x110>
		if(flag_tc_led3){
  401eae:	4b24      	ldr	r3, [pc, #144]	; (401f40 <main+0x1ec>)
  401eb0:	781b      	ldrb	r3, [r3, #0]
  401eb2:	2b00      	cmp	r3, #0
  401eb4:	d0e9      	beq.n	401e8a <main+0x136>
			counter++;
  401eb6:	4b24      	ldr	r3, [pc, #144]	; (401f48 <main+0x1f4>)
  401eb8:	681a      	ldr	r2, [r3, #0]
  401eba:	3201      	adds	r2, #1
  401ebc:	601a      	str	r2, [r3, #0]
			if(counter == 20){
  401ebe:	681b      	ldr	r3, [r3, #0]
  401ec0:	2b14      	cmp	r3, #20
  401ec2:	d1df      	bne.n	401e84 <main+0x130>
				pisca_led(1, 200);    // BLINK Led
  401ec4:	21c8      	movs	r1, #200	; 0xc8
  401ec6:	2001      	movs	r0, #1
  401ec8:	4b17      	ldr	r3, [pc, #92]	; (401f28 <main+0x1d4>)
  401eca:	4798      	blx	r3
				counter = 0;
  401ecc:	2200      	movs	r2, #0
  401ece:	4b1e      	ldr	r3, [pc, #120]	; (401f48 <main+0x1f4>)
  401ed0:	601a      	str	r2, [r3, #0]
				tc_stop(TC0, 2);
  401ed2:	2102      	movs	r1, #2
  401ed4:	4804      	ldr	r0, [pc, #16]	; (401ee8 <main+0x194>)
  401ed6:	4b1d      	ldr	r3, [pc, #116]	; (401f4c <main+0x1f8>)
  401ed8:	4798      	blx	r3
  401eda:	e7d3      	b.n	401e84 <main+0x130>
  401edc:	00400d35 	.word	0x00400d35
  401ee0:	00400cc5 	.word	0x00400cc5
  401ee4:	00401af5 	.word	0x00401af5
  401ee8:	4000c000 	.word	0x4000c000
  401eec:	00401c09 	.word	0x00401c09
  401ef0:	00400695 	.word	0x00400695
  401ef4:	004004ed 	.word	0x004004ed
  401ef8:	004004d9 	.word	0x004004d9
  401efc:	e000e100 	.word	0xe000e100
  401f00:	00400519 	.word	0x00400519
  401f04:	004072ac 	.word	0x004072ac
  401f08:	400e1860 	.word	0x400e1860
  401f0c:	00401cb1 	.word	0x00401cb1
  401f10:	004009a5 	.word	0x004009a5
  401f14:	20400cb8 	.word	0x20400cb8
  401f18:	004001c7 	.word	0x004001c7
  401f1c:	00400345 	.word	0x00400345
  401f20:	00400471 	.word	0x00400471
  401f24:	004002b1 	.word	0x004002b1
  401f28:	004018a1 	.word	0x004018a1
  401f2c:	20400cb9 	.word	0x20400cb9
  401f30:	00401929 	.word	0x00401929
  401f34:	00401975 	.word	0x00401975
  401f38:	20400cbc 	.word	0x20400cbc
  401f3c:	20400cbb 	.word	0x20400cbb
  401f40:	20400cba 	.word	0x20400cba
  401f44:	0040134d 	.word	0x0040134d
  401f48:	20400c74 	.word	0x20400c74
  401f4c:	0040069d 	.word	0x0040069d

00401f50 <__aeabi_uldivmod>:
  401f50:	b953      	cbnz	r3, 401f68 <__aeabi_uldivmod+0x18>
  401f52:	b94a      	cbnz	r2, 401f68 <__aeabi_uldivmod+0x18>
  401f54:	2900      	cmp	r1, #0
  401f56:	bf08      	it	eq
  401f58:	2800      	cmpeq	r0, #0
  401f5a:	bf1c      	itt	ne
  401f5c:	f04f 31ff 	movne.w	r1, #4294967295
  401f60:	f04f 30ff 	movne.w	r0, #4294967295
  401f64:	f000 b97a 	b.w	40225c <__aeabi_idiv0>
  401f68:	f1ad 0c08 	sub.w	ip, sp, #8
  401f6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401f70:	f000 f806 	bl	401f80 <__udivmoddi4>
  401f74:	f8dd e004 	ldr.w	lr, [sp, #4]
  401f78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401f7c:	b004      	add	sp, #16
  401f7e:	4770      	bx	lr

00401f80 <__udivmoddi4>:
  401f80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401f84:	468c      	mov	ip, r1
  401f86:	460d      	mov	r5, r1
  401f88:	4604      	mov	r4, r0
  401f8a:	9e08      	ldr	r6, [sp, #32]
  401f8c:	2b00      	cmp	r3, #0
  401f8e:	d151      	bne.n	402034 <__udivmoddi4+0xb4>
  401f90:	428a      	cmp	r2, r1
  401f92:	4617      	mov	r7, r2
  401f94:	d96d      	bls.n	402072 <__udivmoddi4+0xf2>
  401f96:	fab2 fe82 	clz	lr, r2
  401f9a:	f1be 0f00 	cmp.w	lr, #0
  401f9e:	d00b      	beq.n	401fb8 <__udivmoddi4+0x38>
  401fa0:	f1ce 0c20 	rsb	ip, lr, #32
  401fa4:	fa01 f50e 	lsl.w	r5, r1, lr
  401fa8:	fa20 fc0c 	lsr.w	ip, r0, ip
  401fac:	fa02 f70e 	lsl.w	r7, r2, lr
  401fb0:	ea4c 0c05 	orr.w	ip, ip, r5
  401fb4:	fa00 f40e 	lsl.w	r4, r0, lr
  401fb8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401fbc:	0c25      	lsrs	r5, r4, #16
  401fbe:	fbbc f8fa 	udiv	r8, ip, sl
  401fc2:	fa1f f987 	uxth.w	r9, r7
  401fc6:	fb0a cc18 	mls	ip, sl, r8, ip
  401fca:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401fce:	fb08 f309 	mul.w	r3, r8, r9
  401fd2:	42ab      	cmp	r3, r5
  401fd4:	d90a      	bls.n	401fec <__udivmoddi4+0x6c>
  401fd6:	19ed      	adds	r5, r5, r7
  401fd8:	f108 32ff 	add.w	r2, r8, #4294967295
  401fdc:	f080 8123 	bcs.w	402226 <__udivmoddi4+0x2a6>
  401fe0:	42ab      	cmp	r3, r5
  401fe2:	f240 8120 	bls.w	402226 <__udivmoddi4+0x2a6>
  401fe6:	f1a8 0802 	sub.w	r8, r8, #2
  401fea:	443d      	add	r5, r7
  401fec:	1aed      	subs	r5, r5, r3
  401fee:	b2a4      	uxth	r4, r4
  401ff0:	fbb5 f0fa 	udiv	r0, r5, sl
  401ff4:	fb0a 5510 	mls	r5, sl, r0, r5
  401ff8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401ffc:	fb00 f909 	mul.w	r9, r0, r9
  402000:	45a1      	cmp	r9, r4
  402002:	d909      	bls.n	402018 <__udivmoddi4+0x98>
  402004:	19e4      	adds	r4, r4, r7
  402006:	f100 33ff 	add.w	r3, r0, #4294967295
  40200a:	f080 810a 	bcs.w	402222 <__udivmoddi4+0x2a2>
  40200e:	45a1      	cmp	r9, r4
  402010:	f240 8107 	bls.w	402222 <__udivmoddi4+0x2a2>
  402014:	3802      	subs	r0, #2
  402016:	443c      	add	r4, r7
  402018:	eba4 0409 	sub.w	r4, r4, r9
  40201c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402020:	2100      	movs	r1, #0
  402022:	2e00      	cmp	r6, #0
  402024:	d061      	beq.n	4020ea <__udivmoddi4+0x16a>
  402026:	fa24 f40e 	lsr.w	r4, r4, lr
  40202a:	2300      	movs	r3, #0
  40202c:	6034      	str	r4, [r6, #0]
  40202e:	6073      	str	r3, [r6, #4]
  402030:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402034:	428b      	cmp	r3, r1
  402036:	d907      	bls.n	402048 <__udivmoddi4+0xc8>
  402038:	2e00      	cmp	r6, #0
  40203a:	d054      	beq.n	4020e6 <__udivmoddi4+0x166>
  40203c:	2100      	movs	r1, #0
  40203e:	e886 0021 	stmia.w	r6, {r0, r5}
  402042:	4608      	mov	r0, r1
  402044:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402048:	fab3 f183 	clz	r1, r3
  40204c:	2900      	cmp	r1, #0
  40204e:	f040 808e 	bne.w	40216e <__udivmoddi4+0x1ee>
  402052:	42ab      	cmp	r3, r5
  402054:	d302      	bcc.n	40205c <__udivmoddi4+0xdc>
  402056:	4282      	cmp	r2, r0
  402058:	f200 80fa 	bhi.w	402250 <__udivmoddi4+0x2d0>
  40205c:	1a84      	subs	r4, r0, r2
  40205e:	eb65 0503 	sbc.w	r5, r5, r3
  402062:	2001      	movs	r0, #1
  402064:	46ac      	mov	ip, r5
  402066:	2e00      	cmp	r6, #0
  402068:	d03f      	beq.n	4020ea <__udivmoddi4+0x16a>
  40206a:	e886 1010 	stmia.w	r6, {r4, ip}
  40206e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402072:	b912      	cbnz	r2, 40207a <__udivmoddi4+0xfa>
  402074:	2701      	movs	r7, #1
  402076:	fbb7 f7f2 	udiv	r7, r7, r2
  40207a:	fab7 fe87 	clz	lr, r7
  40207e:	f1be 0f00 	cmp.w	lr, #0
  402082:	d134      	bne.n	4020ee <__udivmoddi4+0x16e>
  402084:	1beb      	subs	r3, r5, r7
  402086:	0c3a      	lsrs	r2, r7, #16
  402088:	fa1f fc87 	uxth.w	ip, r7
  40208c:	2101      	movs	r1, #1
  40208e:	fbb3 f8f2 	udiv	r8, r3, r2
  402092:	0c25      	lsrs	r5, r4, #16
  402094:	fb02 3318 	mls	r3, r2, r8, r3
  402098:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40209c:	fb0c f308 	mul.w	r3, ip, r8
  4020a0:	42ab      	cmp	r3, r5
  4020a2:	d907      	bls.n	4020b4 <__udivmoddi4+0x134>
  4020a4:	19ed      	adds	r5, r5, r7
  4020a6:	f108 30ff 	add.w	r0, r8, #4294967295
  4020aa:	d202      	bcs.n	4020b2 <__udivmoddi4+0x132>
  4020ac:	42ab      	cmp	r3, r5
  4020ae:	f200 80d1 	bhi.w	402254 <__udivmoddi4+0x2d4>
  4020b2:	4680      	mov	r8, r0
  4020b4:	1aed      	subs	r5, r5, r3
  4020b6:	b2a3      	uxth	r3, r4
  4020b8:	fbb5 f0f2 	udiv	r0, r5, r2
  4020bc:	fb02 5510 	mls	r5, r2, r0, r5
  4020c0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4020c4:	fb0c fc00 	mul.w	ip, ip, r0
  4020c8:	45a4      	cmp	ip, r4
  4020ca:	d907      	bls.n	4020dc <__udivmoddi4+0x15c>
  4020cc:	19e4      	adds	r4, r4, r7
  4020ce:	f100 33ff 	add.w	r3, r0, #4294967295
  4020d2:	d202      	bcs.n	4020da <__udivmoddi4+0x15a>
  4020d4:	45a4      	cmp	ip, r4
  4020d6:	f200 80b8 	bhi.w	40224a <__udivmoddi4+0x2ca>
  4020da:	4618      	mov	r0, r3
  4020dc:	eba4 040c 	sub.w	r4, r4, ip
  4020e0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4020e4:	e79d      	b.n	402022 <__udivmoddi4+0xa2>
  4020e6:	4631      	mov	r1, r6
  4020e8:	4630      	mov	r0, r6
  4020ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4020ee:	f1ce 0420 	rsb	r4, lr, #32
  4020f2:	fa05 f30e 	lsl.w	r3, r5, lr
  4020f6:	fa07 f70e 	lsl.w	r7, r7, lr
  4020fa:	fa20 f804 	lsr.w	r8, r0, r4
  4020fe:	0c3a      	lsrs	r2, r7, #16
  402100:	fa25 f404 	lsr.w	r4, r5, r4
  402104:	ea48 0803 	orr.w	r8, r8, r3
  402108:	fbb4 f1f2 	udiv	r1, r4, r2
  40210c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402110:	fb02 4411 	mls	r4, r2, r1, r4
  402114:	fa1f fc87 	uxth.w	ip, r7
  402118:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40211c:	fb01 f30c 	mul.w	r3, r1, ip
  402120:	42ab      	cmp	r3, r5
  402122:	fa00 f40e 	lsl.w	r4, r0, lr
  402126:	d909      	bls.n	40213c <__udivmoddi4+0x1bc>
  402128:	19ed      	adds	r5, r5, r7
  40212a:	f101 30ff 	add.w	r0, r1, #4294967295
  40212e:	f080 808a 	bcs.w	402246 <__udivmoddi4+0x2c6>
  402132:	42ab      	cmp	r3, r5
  402134:	f240 8087 	bls.w	402246 <__udivmoddi4+0x2c6>
  402138:	3902      	subs	r1, #2
  40213a:	443d      	add	r5, r7
  40213c:	1aeb      	subs	r3, r5, r3
  40213e:	fa1f f588 	uxth.w	r5, r8
  402142:	fbb3 f0f2 	udiv	r0, r3, r2
  402146:	fb02 3310 	mls	r3, r2, r0, r3
  40214a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40214e:	fb00 f30c 	mul.w	r3, r0, ip
  402152:	42ab      	cmp	r3, r5
  402154:	d907      	bls.n	402166 <__udivmoddi4+0x1e6>
  402156:	19ed      	adds	r5, r5, r7
  402158:	f100 38ff 	add.w	r8, r0, #4294967295
  40215c:	d26f      	bcs.n	40223e <__udivmoddi4+0x2be>
  40215e:	42ab      	cmp	r3, r5
  402160:	d96d      	bls.n	40223e <__udivmoddi4+0x2be>
  402162:	3802      	subs	r0, #2
  402164:	443d      	add	r5, r7
  402166:	1aeb      	subs	r3, r5, r3
  402168:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40216c:	e78f      	b.n	40208e <__udivmoddi4+0x10e>
  40216e:	f1c1 0720 	rsb	r7, r1, #32
  402172:	fa22 f807 	lsr.w	r8, r2, r7
  402176:	408b      	lsls	r3, r1
  402178:	fa05 f401 	lsl.w	r4, r5, r1
  40217c:	ea48 0303 	orr.w	r3, r8, r3
  402180:	fa20 fe07 	lsr.w	lr, r0, r7
  402184:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  402188:	40fd      	lsrs	r5, r7
  40218a:	ea4e 0e04 	orr.w	lr, lr, r4
  40218e:	fbb5 f9fc 	udiv	r9, r5, ip
  402192:	ea4f 441e 	mov.w	r4, lr, lsr #16
  402196:	fb0c 5519 	mls	r5, ip, r9, r5
  40219a:	fa1f f883 	uxth.w	r8, r3
  40219e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4021a2:	fb09 f408 	mul.w	r4, r9, r8
  4021a6:	42ac      	cmp	r4, r5
  4021a8:	fa02 f201 	lsl.w	r2, r2, r1
  4021ac:	fa00 fa01 	lsl.w	sl, r0, r1
  4021b0:	d908      	bls.n	4021c4 <__udivmoddi4+0x244>
  4021b2:	18ed      	adds	r5, r5, r3
  4021b4:	f109 30ff 	add.w	r0, r9, #4294967295
  4021b8:	d243      	bcs.n	402242 <__udivmoddi4+0x2c2>
  4021ba:	42ac      	cmp	r4, r5
  4021bc:	d941      	bls.n	402242 <__udivmoddi4+0x2c2>
  4021be:	f1a9 0902 	sub.w	r9, r9, #2
  4021c2:	441d      	add	r5, r3
  4021c4:	1b2d      	subs	r5, r5, r4
  4021c6:	fa1f fe8e 	uxth.w	lr, lr
  4021ca:	fbb5 f0fc 	udiv	r0, r5, ip
  4021ce:	fb0c 5510 	mls	r5, ip, r0, r5
  4021d2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4021d6:	fb00 f808 	mul.w	r8, r0, r8
  4021da:	45a0      	cmp	r8, r4
  4021dc:	d907      	bls.n	4021ee <__udivmoddi4+0x26e>
  4021de:	18e4      	adds	r4, r4, r3
  4021e0:	f100 35ff 	add.w	r5, r0, #4294967295
  4021e4:	d229      	bcs.n	40223a <__udivmoddi4+0x2ba>
  4021e6:	45a0      	cmp	r8, r4
  4021e8:	d927      	bls.n	40223a <__udivmoddi4+0x2ba>
  4021ea:	3802      	subs	r0, #2
  4021ec:	441c      	add	r4, r3
  4021ee:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4021f2:	eba4 0408 	sub.w	r4, r4, r8
  4021f6:	fba0 8902 	umull	r8, r9, r0, r2
  4021fa:	454c      	cmp	r4, r9
  4021fc:	46c6      	mov	lr, r8
  4021fe:	464d      	mov	r5, r9
  402200:	d315      	bcc.n	40222e <__udivmoddi4+0x2ae>
  402202:	d012      	beq.n	40222a <__udivmoddi4+0x2aa>
  402204:	b156      	cbz	r6, 40221c <__udivmoddi4+0x29c>
  402206:	ebba 030e 	subs.w	r3, sl, lr
  40220a:	eb64 0405 	sbc.w	r4, r4, r5
  40220e:	fa04 f707 	lsl.w	r7, r4, r7
  402212:	40cb      	lsrs	r3, r1
  402214:	431f      	orrs	r7, r3
  402216:	40cc      	lsrs	r4, r1
  402218:	6037      	str	r7, [r6, #0]
  40221a:	6074      	str	r4, [r6, #4]
  40221c:	2100      	movs	r1, #0
  40221e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402222:	4618      	mov	r0, r3
  402224:	e6f8      	b.n	402018 <__udivmoddi4+0x98>
  402226:	4690      	mov	r8, r2
  402228:	e6e0      	b.n	401fec <__udivmoddi4+0x6c>
  40222a:	45c2      	cmp	sl, r8
  40222c:	d2ea      	bcs.n	402204 <__udivmoddi4+0x284>
  40222e:	ebb8 0e02 	subs.w	lr, r8, r2
  402232:	eb69 0503 	sbc.w	r5, r9, r3
  402236:	3801      	subs	r0, #1
  402238:	e7e4      	b.n	402204 <__udivmoddi4+0x284>
  40223a:	4628      	mov	r0, r5
  40223c:	e7d7      	b.n	4021ee <__udivmoddi4+0x26e>
  40223e:	4640      	mov	r0, r8
  402240:	e791      	b.n	402166 <__udivmoddi4+0x1e6>
  402242:	4681      	mov	r9, r0
  402244:	e7be      	b.n	4021c4 <__udivmoddi4+0x244>
  402246:	4601      	mov	r1, r0
  402248:	e778      	b.n	40213c <__udivmoddi4+0x1bc>
  40224a:	3802      	subs	r0, #2
  40224c:	443c      	add	r4, r7
  40224e:	e745      	b.n	4020dc <__udivmoddi4+0x15c>
  402250:	4608      	mov	r0, r1
  402252:	e708      	b.n	402066 <__udivmoddi4+0xe6>
  402254:	f1a8 0802 	sub.w	r8, r8, #2
  402258:	443d      	add	r5, r7
  40225a:	e72b      	b.n	4020b4 <__udivmoddi4+0x134>

0040225c <__aeabi_idiv0>:
  40225c:	4770      	bx	lr
  40225e:	bf00      	nop

00402260 <__libc_init_array>:
  402260:	b570      	push	{r4, r5, r6, lr}
  402262:	4e0f      	ldr	r6, [pc, #60]	; (4022a0 <__libc_init_array+0x40>)
  402264:	4d0f      	ldr	r5, [pc, #60]	; (4022a4 <__libc_init_array+0x44>)
  402266:	1b76      	subs	r6, r6, r5
  402268:	10b6      	asrs	r6, r6, #2
  40226a:	bf18      	it	ne
  40226c:	2400      	movne	r4, #0
  40226e:	d005      	beq.n	40227c <__libc_init_array+0x1c>
  402270:	3401      	adds	r4, #1
  402272:	f855 3b04 	ldr.w	r3, [r5], #4
  402276:	4798      	blx	r3
  402278:	42a6      	cmp	r6, r4
  40227a:	d1f9      	bne.n	402270 <__libc_init_array+0x10>
  40227c:	4e0a      	ldr	r6, [pc, #40]	; (4022a8 <__libc_init_array+0x48>)
  40227e:	4d0b      	ldr	r5, [pc, #44]	; (4022ac <__libc_init_array+0x4c>)
  402280:	1b76      	subs	r6, r6, r5
  402282:	f005 f979 	bl	407578 <_init>
  402286:	10b6      	asrs	r6, r6, #2
  402288:	bf18      	it	ne
  40228a:	2400      	movne	r4, #0
  40228c:	d006      	beq.n	40229c <__libc_init_array+0x3c>
  40228e:	3401      	adds	r4, #1
  402290:	f855 3b04 	ldr.w	r3, [r5], #4
  402294:	4798      	blx	r3
  402296:	42a6      	cmp	r6, r4
  402298:	d1f9      	bne.n	40228e <__libc_init_array+0x2e>
  40229a:	bd70      	pop	{r4, r5, r6, pc}
  40229c:	bd70      	pop	{r4, r5, r6, pc}
  40229e:	bf00      	nop
  4022a0:	00407584 	.word	0x00407584
  4022a4:	00407584 	.word	0x00407584
  4022a8:	0040758c 	.word	0x0040758c
  4022ac:	00407584 	.word	0x00407584

004022b0 <memset>:
  4022b0:	b470      	push	{r4, r5, r6}
  4022b2:	0786      	lsls	r6, r0, #30
  4022b4:	d046      	beq.n	402344 <memset+0x94>
  4022b6:	1e54      	subs	r4, r2, #1
  4022b8:	2a00      	cmp	r2, #0
  4022ba:	d041      	beq.n	402340 <memset+0x90>
  4022bc:	b2ca      	uxtb	r2, r1
  4022be:	4603      	mov	r3, r0
  4022c0:	e002      	b.n	4022c8 <memset+0x18>
  4022c2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4022c6:	d33b      	bcc.n	402340 <memset+0x90>
  4022c8:	f803 2b01 	strb.w	r2, [r3], #1
  4022cc:	079d      	lsls	r5, r3, #30
  4022ce:	d1f8      	bne.n	4022c2 <memset+0x12>
  4022d0:	2c03      	cmp	r4, #3
  4022d2:	d92e      	bls.n	402332 <memset+0x82>
  4022d4:	b2cd      	uxtb	r5, r1
  4022d6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4022da:	2c0f      	cmp	r4, #15
  4022dc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4022e0:	d919      	bls.n	402316 <memset+0x66>
  4022e2:	f103 0210 	add.w	r2, r3, #16
  4022e6:	4626      	mov	r6, r4
  4022e8:	3e10      	subs	r6, #16
  4022ea:	2e0f      	cmp	r6, #15
  4022ec:	f842 5c10 	str.w	r5, [r2, #-16]
  4022f0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4022f4:	f842 5c08 	str.w	r5, [r2, #-8]
  4022f8:	f842 5c04 	str.w	r5, [r2, #-4]
  4022fc:	f102 0210 	add.w	r2, r2, #16
  402300:	d8f2      	bhi.n	4022e8 <memset+0x38>
  402302:	f1a4 0210 	sub.w	r2, r4, #16
  402306:	f022 020f 	bic.w	r2, r2, #15
  40230a:	f004 040f 	and.w	r4, r4, #15
  40230e:	3210      	adds	r2, #16
  402310:	2c03      	cmp	r4, #3
  402312:	4413      	add	r3, r2
  402314:	d90d      	bls.n	402332 <memset+0x82>
  402316:	461e      	mov	r6, r3
  402318:	4622      	mov	r2, r4
  40231a:	3a04      	subs	r2, #4
  40231c:	2a03      	cmp	r2, #3
  40231e:	f846 5b04 	str.w	r5, [r6], #4
  402322:	d8fa      	bhi.n	40231a <memset+0x6a>
  402324:	1f22      	subs	r2, r4, #4
  402326:	f022 0203 	bic.w	r2, r2, #3
  40232a:	3204      	adds	r2, #4
  40232c:	4413      	add	r3, r2
  40232e:	f004 0403 	and.w	r4, r4, #3
  402332:	b12c      	cbz	r4, 402340 <memset+0x90>
  402334:	b2c9      	uxtb	r1, r1
  402336:	441c      	add	r4, r3
  402338:	f803 1b01 	strb.w	r1, [r3], #1
  40233c:	429c      	cmp	r4, r3
  40233e:	d1fb      	bne.n	402338 <memset+0x88>
  402340:	bc70      	pop	{r4, r5, r6}
  402342:	4770      	bx	lr
  402344:	4614      	mov	r4, r2
  402346:	4603      	mov	r3, r0
  402348:	e7c2      	b.n	4022d0 <memset+0x20>
  40234a:	bf00      	nop

0040234c <sprintf>:
  40234c:	b40e      	push	{r1, r2, r3}
  40234e:	b5f0      	push	{r4, r5, r6, r7, lr}
  402350:	b09c      	sub	sp, #112	; 0x70
  402352:	ab21      	add	r3, sp, #132	; 0x84
  402354:	490f      	ldr	r1, [pc, #60]	; (402394 <sprintf+0x48>)
  402356:	f853 2b04 	ldr.w	r2, [r3], #4
  40235a:	9301      	str	r3, [sp, #4]
  40235c:	4605      	mov	r5, r0
  40235e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402362:	6808      	ldr	r0, [r1, #0]
  402364:	9502      	str	r5, [sp, #8]
  402366:	f44f 7702 	mov.w	r7, #520	; 0x208
  40236a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40236e:	a902      	add	r1, sp, #8
  402370:	9506      	str	r5, [sp, #24]
  402372:	f8ad 7014 	strh.w	r7, [sp, #20]
  402376:	9404      	str	r4, [sp, #16]
  402378:	9407      	str	r4, [sp, #28]
  40237a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40237e:	f000 f80b 	bl	402398 <_svfprintf_r>
  402382:	9b02      	ldr	r3, [sp, #8]
  402384:	2200      	movs	r2, #0
  402386:	701a      	strb	r2, [r3, #0]
  402388:	b01c      	add	sp, #112	; 0x70
  40238a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40238e:	b003      	add	sp, #12
  402390:	4770      	bx	lr
  402392:	bf00      	nop
  402394:	20400020 	.word	0x20400020

00402398 <_svfprintf_r>:
  402398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40239c:	b0c3      	sub	sp, #268	; 0x10c
  40239e:	460c      	mov	r4, r1
  4023a0:	910b      	str	r1, [sp, #44]	; 0x2c
  4023a2:	4692      	mov	sl, r2
  4023a4:	930f      	str	r3, [sp, #60]	; 0x3c
  4023a6:	900c      	str	r0, [sp, #48]	; 0x30
  4023a8:	f002 fa0e 	bl	4047c8 <_localeconv_r>
  4023ac:	6803      	ldr	r3, [r0, #0]
  4023ae:	931a      	str	r3, [sp, #104]	; 0x68
  4023b0:	4618      	mov	r0, r3
  4023b2:	f003 f8e5 	bl	405580 <strlen>
  4023b6:	89a3      	ldrh	r3, [r4, #12]
  4023b8:	9019      	str	r0, [sp, #100]	; 0x64
  4023ba:	0619      	lsls	r1, r3, #24
  4023bc:	d503      	bpl.n	4023c6 <_svfprintf_r+0x2e>
  4023be:	6923      	ldr	r3, [r4, #16]
  4023c0:	2b00      	cmp	r3, #0
  4023c2:	f001 8003 	beq.w	4033cc <_svfprintf_r+0x1034>
  4023c6:	2300      	movs	r3, #0
  4023c8:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4023cc:	9313      	str	r3, [sp, #76]	; 0x4c
  4023ce:	9315      	str	r3, [sp, #84]	; 0x54
  4023d0:	9314      	str	r3, [sp, #80]	; 0x50
  4023d2:	9327      	str	r3, [sp, #156]	; 0x9c
  4023d4:	9326      	str	r3, [sp, #152]	; 0x98
  4023d6:	9318      	str	r3, [sp, #96]	; 0x60
  4023d8:	931b      	str	r3, [sp, #108]	; 0x6c
  4023da:	9309      	str	r3, [sp, #36]	; 0x24
  4023dc:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4023e0:	46c8      	mov	r8, r9
  4023e2:	9316      	str	r3, [sp, #88]	; 0x58
  4023e4:	9317      	str	r3, [sp, #92]	; 0x5c
  4023e6:	f89a 3000 	ldrb.w	r3, [sl]
  4023ea:	4654      	mov	r4, sl
  4023ec:	b1e3      	cbz	r3, 402428 <_svfprintf_r+0x90>
  4023ee:	2b25      	cmp	r3, #37	; 0x25
  4023f0:	d102      	bne.n	4023f8 <_svfprintf_r+0x60>
  4023f2:	e019      	b.n	402428 <_svfprintf_r+0x90>
  4023f4:	2b25      	cmp	r3, #37	; 0x25
  4023f6:	d003      	beq.n	402400 <_svfprintf_r+0x68>
  4023f8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4023fc:	2b00      	cmp	r3, #0
  4023fe:	d1f9      	bne.n	4023f4 <_svfprintf_r+0x5c>
  402400:	eba4 050a 	sub.w	r5, r4, sl
  402404:	b185      	cbz	r5, 402428 <_svfprintf_r+0x90>
  402406:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402408:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40240a:	f8c8 a000 	str.w	sl, [r8]
  40240e:	3301      	adds	r3, #1
  402410:	442a      	add	r2, r5
  402412:	2b07      	cmp	r3, #7
  402414:	f8c8 5004 	str.w	r5, [r8, #4]
  402418:	9227      	str	r2, [sp, #156]	; 0x9c
  40241a:	9326      	str	r3, [sp, #152]	; 0x98
  40241c:	dc7f      	bgt.n	40251e <_svfprintf_r+0x186>
  40241e:	f108 0808 	add.w	r8, r8, #8
  402422:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402424:	442b      	add	r3, r5
  402426:	9309      	str	r3, [sp, #36]	; 0x24
  402428:	7823      	ldrb	r3, [r4, #0]
  40242a:	2b00      	cmp	r3, #0
  40242c:	d07f      	beq.n	40252e <_svfprintf_r+0x196>
  40242e:	2300      	movs	r3, #0
  402430:	461a      	mov	r2, r3
  402432:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402436:	4619      	mov	r1, r3
  402438:	930d      	str	r3, [sp, #52]	; 0x34
  40243a:	469b      	mov	fp, r3
  40243c:	f04f 30ff 	mov.w	r0, #4294967295
  402440:	7863      	ldrb	r3, [r4, #1]
  402442:	900a      	str	r0, [sp, #40]	; 0x28
  402444:	f104 0a01 	add.w	sl, r4, #1
  402448:	f10a 0a01 	add.w	sl, sl, #1
  40244c:	f1a3 0020 	sub.w	r0, r3, #32
  402450:	2858      	cmp	r0, #88	; 0x58
  402452:	f200 83c1 	bhi.w	402bd8 <_svfprintf_r+0x840>
  402456:	e8df f010 	tbh	[pc, r0, lsl #1]
  40245a:	0238      	.short	0x0238
  40245c:	03bf03bf 	.word	0x03bf03bf
  402460:	03bf0240 	.word	0x03bf0240
  402464:	03bf03bf 	.word	0x03bf03bf
  402468:	03bf03bf 	.word	0x03bf03bf
  40246c:	024503bf 	.word	0x024503bf
  402470:	03bf0203 	.word	0x03bf0203
  402474:	026b005d 	.word	0x026b005d
  402478:	028603bf 	.word	0x028603bf
  40247c:	039d039d 	.word	0x039d039d
  402480:	039d039d 	.word	0x039d039d
  402484:	039d039d 	.word	0x039d039d
  402488:	039d039d 	.word	0x039d039d
  40248c:	03bf039d 	.word	0x03bf039d
  402490:	03bf03bf 	.word	0x03bf03bf
  402494:	03bf03bf 	.word	0x03bf03bf
  402498:	03bf03bf 	.word	0x03bf03bf
  40249c:	03bf03bf 	.word	0x03bf03bf
  4024a0:	033703bf 	.word	0x033703bf
  4024a4:	03bf0357 	.word	0x03bf0357
  4024a8:	03bf0357 	.word	0x03bf0357
  4024ac:	03bf03bf 	.word	0x03bf03bf
  4024b0:	039803bf 	.word	0x039803bf
  4024b4:	03bf03bf 	.word	0x03bf03bf
  4024b8:	03bf03ad 	.word	0x03bf03ad
  4024bc:	03bf03bf 	.word	0x03bf03bf
  4024c0:	03bf03bf 	.word	0x03bf03bf
  4024c4:	03bf0259 	.word	0x03bf0259
  4024c8:	031e03bf 	.word	0x031e03bf
  4024cc:	03bf03bf 	.word	0x03bf03bf
  4024d0:	03bf03bf 	.word	0x03bf03bf
  4024d4:	03bf03bf 	.word	0x03bf03bf
  4024d8:	03bf03bf 	.word	0x03bf03bf
  4024dc:	03bf03bf 	.word	0x03bf03bf
  4024e0:	02db02c6 	.word	0x02db02c6
  4024e4:	03570357 	.word	0x03570357
  4024e8:	028b0357 	.word	0x028b0357
  4024ec:	03bf02db 	.word	0x03bf02db
  4024f0:	029003bf 	.word	0x029003bf
  4024f4:	029d03bf 	.word	0x029d03bf
  4024f8:	02b401cc 	.word	0x02b401cc
  4024fc:	03bf0208 	.word	0x03bf0208
  402500:	03bf01e1 	.word	0x03bf01e1
  402504:	03bf007e 	.word	0x03bf007e
  402508:	020d03bf 	.word	0x020d03bf
  40250c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40250e:	930f      	str	r3, [sp, #60]	; 0x3c
  402510:	4240      	negs	r0, r0
  402512:	900d      	str	r0, [sp, #52]	; 0x34
  402514:	f04b 0b04 	orr.w	fp, fp, #4
  402518:	f89a 3000 	ldrb.w	r3, [sl]
  40251c:	e794      	b.n	402448 <_svfprintf_r+0xb0>
  40251e:	aa25      	add	r2, sp, #148	; 0x94
  402520:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402522:	980c      	ldr	r0, [sp, #48]	; 0x30
  402524:	f003 f89a 	bl	40565c <__ssprint_r>
  402528:	b940      	cbnz	r0, 40253c <_svfprintf_r+0x1a4>
  40252a:	46c8      	mov	r8, r9
  40252c:	e779      	b.n	402422 <_svfprintf_r+0x8a>
  40252e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402530:	b123      	cbz	r3, 40253c <_svfprintf_r+0x1a4>
  402532:	980c      	ldr	r0, [sp, #48]	; 0x30
  402534:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402536:	aa25      	add	r2, sp, #148	; 0x94
  402538:	f003 f890 	bl	40565c <__ssprint_r>
  40253c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40253e:	899b      	ldrh	r3, [r3, #12]
  402540:	f013 0f40 	tst.w	r3, #64	; 0x40
  402544:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402546:	bf18      	it	ne
  402548:	f04f 33ff 	movne.w	r3, #4294967295
  40254c:	9309      	str	r3, [sp, #36]	; 0x24
  40254e:	9809      	ldr	r0, [sp, #36]	; 0x24
  402550:	b043      	add	sp, #268	; 0x10c
  402552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402556:	f01b 0f20 	tst.w	fp, #32
  40255a:	9311      	str	r3, [sp, #68]	; 0x44
  40255c:	f040 81dd 	bne.w	40291a <_svfprintf_r+0x582>
  402560:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402562:	f01b 0f10 	tst.w	fp, #16
  402566:	4613      	mov	r3, r2
  402568:	f040 856e 	bne.w	403048 <_svfprintf_r+0xcb0>
  40256c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402570:	f000 856a 	beq.w	403048 <_svfprintf_r+0xcb0>
  402574:	8814      	ldrh	r4, [r2, #0]
  402576:	3204      	adds	r2, #4
  402578:	2500      	movs	r5, #0
  40257a:	2301      	movs	r3, #1
  40257c:	920f      	str	r2, [sp, #60]	; 0x3c
  40257e:	2700      	movs	r7, #0
  402580:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402584:	990a      	ldr	r1, [sp, #40]	; 0x28
  402586:	1c4a      	adds	r2, r1, #1
  402588:	f000 8265 	beq.w	402a56 <_svfprintf_r+0x6be>
  40258c:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402590:	9207      	str	r2, [sp, #28]
  402592:	ea54 0205 	orrs.w	r2, r4, r5
  402596:	f040 8264 	bne.w	402a62 <_svfprintf_r+0x6ca>
  40259a:	2900      	cmp	r1, #0
  40259c:	f040 843c 	bne.w	402e18 <_svfprintf_r+0xa80>
  4025a0:	2b00      	cmp	r3, #0
  4025a2:	f040 84d7 	bne.w	402f54 <_svfprintf_r+0xbbc>
  4025a6:	f01b 0301 	ands.w	r3, fp, #1
  4025aa:	930e      	str	r3, [sp, #56]	; 0x38
  4025ac:	f000 8604 	beq.w	4031b8 <_svfprintf_r+0xe20>
  4025b0:	ae42      	add	r6, sp, #264	; 0x108
  4025b2:	2330      	movs	r3, #48	; 0x30
  4025b4:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4025b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4025ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4025bc:	4293      	cmp	r3, r2
  4025be:	bfb8      	it	lt
  4025c0:	4613      	movlt	r3, r2
  4025c2:	9308      	str	r3, [sp, #32]
  4025c4:	2300      	movs	r3, #0
  4025c6:	9312      	str	r3, [sp, #72]	; 0x48
  4025c8:	b117      	cbz	r7, 4025d0 <_svfprintf_r+0x238>
  4025ca:	9b08      	ldr	r3, [sp, #32]
  4025cc:	3301      	adds	r3, #1
  4025ce:	9308      	str	r3, [sp, #32]
  4025d0:	9b07      	ldr	r3, [sp, #28]
  4025d2:	f013 0302 	ands.w	r3, r3, #2
  4025d6:	9310      	str	r3, [sp, #64]	; 0x40
  4025d8:	d002      	beq.n	4025e0 <_svfprintf_r+0x248>
  4025da:	9b08      	ldr	r3, [sp, #32]
  4025dc:	3302      	adds	r3, #2
  4025de:	9308      	str	r3, [sp, #32]
  4025e0:	9b07      	ldr	r3, [sp, #28]
  4025e2:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4025e6:	f040 830e 	bne.w	402c06 <_svfprintf_r+0x86e>
  4025ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4025ec:	9a08      	ldr	r2, [sp, #32]
  4025ee:	eba3 0b02 	sub.w	fp, r3, r2
  4025f2:	f1bb 0f00 	cmp.w	fp, #0
  4025f6:	f340 8306 	ble.w	402c06 <_svfprintf_r+0x86e>
  4025fa:	f1bb 0f10 	cmp.w	fp, #16
  4025fe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402600:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402602:	dd29      	ble.n	402658 <_svfprintf_r+0x2c0>
  402604:	4643      	mov	r3, r8
  402606:	4621      	mov	r1, r4
  402608:	46a8      	mov	r8, r5
  40260a:	2710      	movs	r7, #16
  40260c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40260e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402610:	e006      	b.n	402620 <_svfprintf_r+0x288>
  402612:	f1ab 0b10 	sub.w	fp, fp, #16
  402616:	f1bb 0f10 	cmp.w	fp, #16
  40261a:	f103 0308 	add.w	r3, r3, #8
  40261e:	dd18      	ble.n	402652 <_svfprintf_r+0x2ba>
  402620:	3201      	adds	r2, #1
  402622:	48b7      	ldr	r0, [pc, #732]	; (402900 <_svfprintf_r+0x568>)
  402624:	9226      	str	r2, [sp, #152]	; 0x98
  402626:	3110      	adds	r1, #16
  402628:	2a07      	cmp	r2, #7
  40262a:	9127      	str	r1, [sp, #156]	; 0x9c
  40262c:	e883 0081 	stmia.w	r3, {r0, r7}
  402630:	ddef      	ble.n	402612 <_svfprintf_r+0x27a>
  402632:	aa25      	add	r2, sp, #148	; 0x94
  402634:	4629      	mov	r1, r5
  402636:	4620      	mov	r0, r4
  402638:	f003 f810 	bl	40565c <__ssprint_r>
  40263c:	2800      	cmp	r0, #0
  40263e:	f47f af7d 	bne.w	40253c <_svfprintf_r+0x1a4>
  402642:	f1ab 0b10 	sub.w	fp, fp, #16
  402646:	f1bb 0f10 	cmp.w	fp, #16
  40264a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40264c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40264e:	464b      	mov	r3, r9
  402650:	dce6      	bgt.n	402620 <_svfprintf_r+0x288>
  402652:	4645      	mov	r5, r8
  402654:	460c      	mov	r4, r1
  402656:	4698      	mov	r8, r3
  402658:	3201      	adds	r2, #1
  40265a:	4ba9      	ldr	r3, [pc, #676]	; (402900 <_svfprintf_r+0x568>)
  40265c:	9226      	str	r2, [sp, #152]	; 0x98
  40265e:	445c      	add	r4, fp
  402660:	2a07      	cmp	r2, #7
  402662:	9427      	str	r4, [sp, #156]	; 0x9c
  402664:	e888 0808 	stmia.w	r8, {r3, fp}
  402668:	f300 8498 	bgt.w	402f9c <_svfprintf_r+0xc04>
  40266c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402670:	f108 0808 	add.w	r8, r8, #8
  402674:	b177      	cbz	r7, 402694 <_svfprintf_r+0x2fc>
  402676:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402678:	3301      	adds	r3, #1
  40267a:	3401      	adds	r4, #1
  40267c:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402680:	2201      	movs	r2, #1
  402682:	2b07      	cmp	r3, #7
  402684:	9427      	str	r4, [sp, #156]	; 0x9c
  402686:	9326      	str	r3, [sp, #152]	; 0x98
  402688:	e888 0006 	stmia.w	r8, {r1, r2}
  40268c:	f300 83db 	bgt.w	402e46 <_svfprintf_r+0xaae>
  402690:	f108 0808 	add.w	r8, r8, #8
  402694:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402696:	b16b      	cbz	r3, 4026b4 <_svfprintf_r+0x31c>
  402698:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40269a:	3301      	adds	r3, #1
  40269c:	3402      	adds	r4, #2
  40269e:	a91e      	add	r1, sp, #120	; 0x78
  4026a0:	2202      	movs	r2, #2
  4026a2:	2b07      	cmp	r3, #7
  4026a4:	9427      	str	r4, [sp, #156]	; 0x9c
  4026a6:	9326      	str	r3, [sp, #152]	; 0x98
  4026a8:	e888 0006 	stmia.w	r8, {r1, r2}
  4026ac:	f300 83d6 	bgt.w	402e5c <_svfprintf_r+0xac4>
  4026b0:	f108 0808 	add.w	r8, r8, #8
  4026b4:	2d80      	cmp	r5, #128	; 0x80
  4026b6:	f000 8315 	beq.w	402ce4 <_svfprintf_r+0x94c>
  4026ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4026bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4026be:	1a9f      	subs	r7, r3, r2
  4026c0:	2f00      	cmp	r7, #0
  4026c2:	dd36      	ble.n	402732 <_svfprintf_r+0x39a>
  4026c4:	2f10      	cmp	r7, #16
  4026c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026c8:	4d8e      	ldr	r5, [pc, #568]	; (402904 <_svfprintf_r+0x56c>)
  4026ca:	dd27      	ble.n	40271c <_svfprintf_r+0x384>
  4026cc:	4642      	mov	r2, r8
  4026ce:	4621      	mov	r1, r4
  4026d0:	46b0      	mov	r8, r6
  4026d2:	f04f 0b10 	mov.w	fp, #16
  4026d6:	462e      	mov	r6, r5
  4026d8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4026da:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4026dc:	e004      	b.n	4026e8 <_svfprintf_r+0x350>
  4026de:	3f10      	subs	r7, #16
  4026e0:	2f10      	cmp	r7, #16
  4026e2:	f102 0208 	add.w	r2, r2, #8
  4026e6:	dd15      	ble.n	402714 <_svfprintf_r+0x37c>
  4026e8:	3301      	adds	r3, #1
  4026ea:	3110      	adds	r1, #16
  4026ec:	2b07      	cmp	r3, #7
  4026ee:	9127      	str	r1, [sp, #156]	; 0x9c
  4026f0:	9326      	str	r3, [sp, #152]	; 0x98
  4026f2:	e882 0840 	stmia.w	r2, {r6, fp}
  4026f6:	ddf2      	ble.n	4026de <_svfprintf_r+0x346>
  4026f8:	aa25      	add	r2, sp, #148	; 0x94
  4026fa:	4629      	mov	r1, r5
  4026fc:	4620      	mov	r0, r4
  4026fe:	f002 ffad 	bl	40565c <__ssprint_r>
  402702:	2800      	cmp	r0, #0
  402704:	f47f af1a 	bne.w	40253c <_svfprintf_r+0x1a4>
  402708:	3f10      	subs	r7, #16
  40270a:	2f10      	cmp	r7, #16
  40270c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40270e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402710:	464a      	mov	r2, r9
  402712:	dce9      	bgt.n	4026e8 <_svfprintf_r+0x350>
  402714:	4635      	mov	r5, r6
  402716:	460c      	mov	r4, r1
  402718:	4646      	mov	r6, r8
  40271a:	4690      	mov	r8, r2
  40271c:	3301      	adds	r3, #1
  40271e:	443c      	add	r4, r7
  402720:	2b07      	cmp	r3, #7
  402722:	9427      	str	r4, [sp, #156]	; 0x9c
  402724:	9326      	str	r3, [sp, #152]	; 0x98
  402726:	e888 00a0 	stmia.w	r8, {r5, r7}
  40272a:	f300 8381 	bgt.w	402e30 <_svfprintf_r+0xa98>
  40272e:	f108 0808 	add.w	r8, r8, #8
  402732:	9b07      	ldr	r3, [sp, #28]
  402734:	05df      	lsls	r7, r3, #23
  402736:	f100 8268 	bmi.w	402c0a <_svfprintf_r+0x872>
  40273a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40273c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40273e:	f8c8 6000 	str.w	r6, [r8]
  402742:	3301      	adds	r3, #1
  402744:	440c      	add	r4, r1
  402746:	2b07      	cmp	r3, #7
  402748:	9427      	str	r4, [sp, #156]	; 0x9c
  40274a:	f8c8 1004 	str.w	r1, [r8, #4]
  40274e:	9326      	str	r3, [sp, #152]	; 0x98
  402750:	f300 834d 	bgt.w	402dee <_svfprintf_r+0xa56>
  402754:	f108 0808 	add.w	r8, r8, #8
  402758:	9b07      	ldr	r3, [sp, #28]
  40275a:	075b      	lsls	r3, r3, #29
  40275c:	d53a      	bpl.n	4027d4 <_svfprintf_r+0x43c>
  40275e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402760:	9a08      	ldr	r2, [sp, #32]
  402762:	1a9d      	subs	r5, r3, r2
  402764:	2d00      	cmp	r5, #0
  402766:	dd35      	ble.n	4027d4 <_svfprintf_r+0x43c>
  402768:	2d10      	cmp	r5, #16
  40276a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40276c:	dd20      	ble.n	4027b0 <_svfprintf_r+0x418>
  40276e:	2610      	movs	r6, #16
  402770:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402772:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402776:	e004      	b.n	402782 <_svfprintf_r+0x3ea>
  402778:	3d10      	subs	r5, #16
  40277a:	2d10      	cmp	r5, #16
  40277c:	f108 0808 	add.w	r8, r8, #8
  402780:	dd16      	ble.n	4027b0 <_svfprintf_r+0x418>
  402782:	3301      	adds	r3, #1
  402784:	4a5e      	ldr	r2, [pc, #376]	; (402900 <_svfprintf_r+0x568>)
  402786:	9326      	str	r3, [sp, #152]	; 0x98
  402788:	3410      	adds	r4, #16
  40278a:	2b07      	cmp	r3, #7
  40278c:	9427      	str	r4, [sp, #156]	; 0x9c
  40278e:	e888 0044 	stmia.w	r8, {r2, r6}
  402792:	ddf1      	ble.n	402778 <_svfprintf_r+0x3e0>
  402794:	aa25      	add	r2, sp, #148	; 0x94
  402796:	4659      	mov	r1, fp
  402798:	4638      	mov	r0, r7
  40279a:	f002 ff5f 	bl	40565c <__ssprint_r>
  40279e:	2800      	cmp	r0, #0
  4027a0:	f47f aecc 	bne.w	40253c <_svfprintf_r+0x1a4>
  4027a4:	3d10      	subs	r5, #16
  4027a6:	2d10      	cmp	r5, #16
  4027a8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4027ac:	46c8      	mov	r8, r9
  4027ae:	dce8      	bgt.n	402782 <_svfprintf_r+0x3ea>
  4027b0:	3301      	adds	r3, #1
  4027b2:	4a53      	ldr	r2, [pc, #332]	; (402900 <_svfprintf_r+0x568>)
  4027b4:	9326      	str	r3, [sp, #152]	; 0x98
  4027b6:	442c      	add	r4, r5
  4027b8:	2b07      	cmp	r3, #7
  4027ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4027bc:	e888 0024 	stmia.w	r8, {r2, r5}
  4027c0:	dd08      	ble.n	4027d4 <_svfprintf_r+0x43c>
  4027c2:	aa25      	add	r2, sp, #148	; 0x94
  4027c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4027c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027c8:	f002 ff48 	bl	40565c <__ssprint_r>
  4027cc:	2800      	cmp	r0, #0
  4027ce:	f47f aeb5 	bne.w	40253c <_svfprintf_r+0x1a4>
  4027d2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4027d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4027d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4027d8:	9908      	ldr	r1, [sp, #32]
  4027da:	428a      	cmp	r2, r1
  4027dc:	bfac      	ite	ge
  4027de:	189b      	addge	r3, r3, r2
  4027e0:	185b      	addlt	r3, r3, r1
  4027e2:	9309      	str	r3, [sp, #36]	; 0x24
  4027e4:	2c00      	cmp	r4, #0
  4027e6:	f040 830d 	bne.w	402e04 <_svfprintf_r+0xa6c>
  4027ea:	2300      	movs	r3, #0
  4027ec:	9326      	str	r3, [sp, #152]	; 0x98
  4027ee:	46c8      	mov	r8, r9
  4027f0:	e5f9      	b.n	4023e6 <_svfprintf_r+0x4e>
  4027f2:	9311      	str	r3, [sp, #68]	; 0x44
  4027f4:	f01b 0320 	ands.w	r3, fp, #32
  4027f8:	f040 81e3 	bne.w	402bc2 <_svfprintf_r+0x82a>
  4027fc:	f01b 0210 	ands.w	r2, fp, #16
  402800:	f040 842e 	bne.w	403060 <_svfprintf_r+0xcc8>
  402804:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402808:	f000 842a 	beq.w	403060 <_svfprintf_r+0xcc8>
  40280c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40280e:	4613      	mov	r3, r2
  402810:	460a      	mov	r2, r1
  402812:	3204      	adds	r2, #4
  402814:	880c      	ldrh	r4, [r1, #0]
  402816:	920f      	str	r2, [sp, #60]	; 0x3c
  402818:	2500      	movs	r5, #0
  40281a:	e6b0      	b.n	40257e <_svfprintf_r+0x1e6>
  40281c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40281e:	9311      	str	r3, [sp, #68]	; 0x44
  402820:	6816      	ldr	r6, [r2, #0]
  402822:	2400      	movs	r4, #0
  402824:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402828:	1d15      	adds	r5, r2, #4
  40282a:	2e00      	cmp	r6, #0
  40282c:	f000 86a7 	beq.w	40357e <_svfprintf_r+0x11e6>
  402830:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402832:	1c53      	adds	r3, r2, #1
  402834:	f000 8609 	beq.w	40344a <_svfprintf_r+0x10b2>
  402838:	4621      	mov	r1, r4
  40283a:	4630      	mov	r0, r6
  40283c:	f002 fa88 	bl	404d50 <memchr>
  402840:	2800      	cmp	r0, #0
  402842:	f000 86e1 	beq.w	403608 <_svfprintf_r+0x1270>
  402846:	1b83      	subs	r3, r0, r6
  402848:	930e      	str	r3, [sp, #56]	; 0x38
  40284a:	940a      	str	r4, [sp, #40]	; 0x28
  40284c:	950f      	str	r5, [sp, #60]	; 0x3c
  40284e:	f8cd b01c 	str.w	fp, [sp, #28]
  402852:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402856:	9308      	str	r3, [sp, #32]
  402858:	9412      	str	r4, [sp, #72]	; 0x48
  40285a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40285e:	e6b3      	b.n	4025c8 <_svfprintf_r+0x230>
  402860:	f89a 3000 	ldrb.w	r3, [sl]
  402864:	2201      	movs	r2, #1
  402866:	212b      	movs	r1, #43	; 0x2b
  402868:	e5ee      	b.n	402448 <_svfprintf_r+0xb0>
  40286a:	f04b 0b20 	orr.w	fp, fp, #32
  40286e:	f89a 3000 	ldrb.w	r3, [sl]
  402872:	e5e9      	b.n	402448 <_svfprintf_r+0xb0>
  402874:	9311      	str	r3, [sp, #68]	; 0x44
  402876:	2a00      	cmp	r2, #0
  402878:	f040 8795 	bne.w	4037a6 <_svfprintf_r+0x140e>
  40287c:	4b22      	ldr	r3, [pc, #136]	; (402908 <_svfprintf_r+0x570>)
  40287e:	9318      	str	r3, [sp, #96]	; 0x60
  402880:	f01b 0f20 	tst.w	fp, #32
  402884:	f040 8111 	bne.w	402aaa <_svfprintf_r+0x712>
  402888:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40288a:	f01b 0f10 	tst.w	fp, #16
  40288e:	4613      	mov	r3, r2
  402890:	f040 83e1 	bne.w	403056 <_svfprintf_r+0xcbe>
  402894:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402898:	f000 83dd 	beq.w	403056 <_svfprintf_r+0xcbe>
  40289c:	3304      	adds	r3, #4
  40289e:	8814      	ldrh	r4, [r2, #0]
  4028a0:	930f      	str	r3, [sp, #60]	; 0x3c
  4028a2:	2500      	movs	r5, #0
  4028a4:	f01b 0f01 	tst.w	fp, #1
  4028a8:	f000 810c 	beq.w	402ac4 <_svfprintf_r+0x72c>
  4028ac:	ea54 0305 	orrs.w	r3, r4, r5
  4028b0:	f000 8108 	beq.w	402ac4 <_svfprintf_r+0x72c>
  4028b4:	2330      	movs	r3, #48	; 0x30
  4028b6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4028ba:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4028be:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4028c2:	f04b 0b02 	orr.w	fp, fp, #2
  4028c6:	2302      	movs	r3, #2
  4028c8:	e659      	b.n	40257e <_svfprintf_r+0x1e6>
  4028ca:	f89a 3000 	ldrb.w	r3, [sl]
  4028ce:	2900      	cmp	r1, #0
  4028d0:	f47f adba 	bne.w	402448 <_svfprintf_r+0xb0>
  4028d4:	2201      	movs	r2, #1
  4028d6:	2120      	movs	r1, #32
  4028d8:	e5b6      	b.n	402448 <_svfprintf_r+0xb0>
  4028da:	f04b 0b01 	orr.w	fp, fp, #1
  4028de:	f89a 3000 	ldrb.w	r3, [sl]
  4028e2:	e5b1      	b.n	402448 <_svfprintf_r+0xb0>
  4028e4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4028e6:	6823      	ldr	r3, [r4, #0]
  4028e8:	930d      	str	r3, [sp, #52]	; 0x34
  4028ea:	4618      	mov	r0, r3
  4028ec:	2800      	cmp	r0, #0
  4028ee:	4623      	mov	r3, r4
  4028f0:	f103 0304 	add.w	r3, r3, #4
  4028f4:	f6ff ae0a 	blt.w	40250c <_svfprintf_r+0x174>
  4028f8:	930f      	str	r3, [sp, #60]	; 0x3c
  4028fa:	f89a 3000 	ldrb.w	r3, [sl]
  4028fe:	e5a3      	b.n	402448 <_svfprintf_r+0xb0>
  402900:	00407334 	.word	0x00407334
  402904:	00407344 	.word	0x00407344
  402908:	00407314 	.word	0x00407314
  40290c:	f04b 0b10 	orr.w	fp, fp, #16
  402910:	f01b 0f20 	tst.w	fp, #32
  402914:	9311      	str	r3, [sp, #68]	; 0x44
  402916:	f43f ae23 	beq.w	402560 <_svfprintf_r+0x1c8>
  40291a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40291c:	3507      	adds	r5, #7
  40291e:	f025 0307 	bic.w	r3, r5, #7
  402922:	f103 0208 	add.w	r2, r3, #8
  402926:	e9d3 4500 	ldrd	r4, r5, [r3]
  40292a:	920f      	str	r2, [sp, #60]	; 0x3c
  40292c:	2301      	movs	r3, #1
  40292e:	e626      	b.n	40257e <_svfprintf_r+0x1e6>
  402930:	f89a 3000 	ldrb.w	r3, [sl]
  402934:	2b2a      	cmp	r3, #42	; 0x2a
  402936:	f10a 0401 	add.w	r4, sl, #1
  40293a:	f000 8727 	beq.w	40378c <_svfprintf_r+0x13f4>
  40293e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402942:	2809      	cmp	r0, #9
  402944:	46a2      	mov	sl, r4
  402946:	f200 86ad 	bhi.w	4036a4 <_svfprintf_r+0x130c>
  40294a:	2300      	movs	r3, #0
  40294c:	461c      	mov	r4, r3
  40294e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402952:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402956:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40295a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40295e:	2809      	cmp	r0, #9
  402960:	d9f5      	bls.n	40294e <_svfprintf_r+0x5b6>
  402962:	940a      	str	r4, [sp, #40]	; 0x28
  402964:	e572      	b.n	40244c <_svfprintf_r+0xb4>
  402966:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40296a:	f89a 3000 	ldrb.w	r3, [sl]
  40296e:	e56b      	b.n	402448 <_svfprintf_r+0xb0>
  402970:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402974:	f89a 3000 	ldrb.w	r3, [sl]
  402978:	e566      	b.n	402448 <_svfprintf_r+0xb0>
  40297a:	f89a 3000 	ldrb.w	r3, [sl]
  40297e:	2b6c      	cmp	r3, #108	; 0x6c
  402980:	bf03      	ittte	eq
  402982:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402986:	f04b 0b20 	orreq.w	fp, fp, #32
  40298a:	f10a 0a01 	addeq.w	sl, sl, #1
  40298e:	f04b 0b10 	orrne.w	fp, fp, #16
  402992:	e559      	b.n	402448 <_svfprintf_r+0xb0>
  402994:	2a00      	cmp	r2, #0
  402996:	f040 8711 	bne.w	4037bc <_svfprintf_r+0x1424>
  40299a:	f01b 0f20 	tst.w	fp, #32
  40299e:	f040 84f9 	bne.w	403394 <_svfprintf_r+0xffc>
  4029a2:	f01b 0f10 	tst.w	fp, #16
  4029a6:	f040 84ac 	bne.w	403302 <_svfprintf_r+0xf6a>
  4029aa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4029ae:	f000 84a8 	beq.w	403302 <_svfprintf_r+0xf6a>
  4029b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4029b4:	6813      	ldr	r3, [r2, #0]
  4029b6:	3204      	adds	r2, #4
  4029b8:	920f      	str	r2, [sp, #60]	; 0x3c
  4029ba:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4029be:	801a      	strh	r2, [r3, #0]
  4029c0:	e511      	b.n	4023e6 <_svfprintf_r+0x4e>
  4029c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4029c4:	4bb3      	ldr	r3, [pc, #716]	; (402c94 <_svfprintf_r+0x8fc>)
  4029c6:	680c      	ldr	r4, [r1, #0]
  4029c8:	9318      	str	r3, [sp, #96]	; 0x60
  4029ca:	2230      	movs	r2, #48	; 0x30
  4029cc:	2378      	movs	r3, #120	; 0x78
  4029ce:	3104      	adds	r1, #4
  4029d0:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4029d4:	9311      	str	r3, [sp, #68]	; 0x44
  4029d6:	f04b 0b02 	orr.w	fp, fp, #2
  4029da:	910f      	str	r1, [sp, #60]	; 0x3c
  4029dc:	2500      	movs	r5, #0
  4029de:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4029e2:	2302      	movs	r3, #2
  4029e4:	e5cb      	b.n	40257e <_svfprintf_r+0x1e6>
  4029e6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4029e8:	9311      	str	r3, [sp, #68]	; 0x44
  4029ea:	680a      	ldr	r2, [r1, #0]
  4029ec:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4029f0:	2300      	movs	r3, #0
  4029f2:	460a      	mov	r2, r1
  4029f4:	461f      	mov	r7, r3
  4029f6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4029fa:	3204      	adds	r2, #4
  4029fc:	2301      	movs	r3, #1
  4029fe:	9308      	str	r3, [sp, #32]
  402a00:	f8cd b01c 	str.w	fp, [sp, #28]
  402a04:	970a      	str	r7, [sp, #40]	; 0x28
  402a06:	9712      	str	r7, [sp, #72]	; 0x48
  402a08:	920f      	str	r2, [sp, #60]	; 0x3c
  402a0a:	930e      	str	r3, [sp, #56]	; 0x38
  402a0c:	ae28      	add	r6, sp, #160	; 0xa0
  402a0e:	e5df      	b.n	4025d0 <_svfprintf_r+0x238>
  402a10:	9311      	str	r3, [sp, #68]	; 0x44
  402a12:	2a00      	cmp	r2, #0
  402a14:	f040 86ea 	bne.w	4037ec <_svfprintf_r+0x1454>
  402a18:	f01b 0f20 	tst.w	fp, #32
  402a1c:	d15d      	bne.n	402ada <_svfprintf_r+0x742>
  402a1e:	f01b 0f10 	tst.w	fp, #16
  402a22:	f040 8308 	bne.w	403036 <_svfprintf_r+0xc9e>
  402a26:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402a2a:	f000 8304 	beq.w	403036 <_svfprintf_r+0xc9e>
  402a2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402a30:	f9b1 4000 	ldrsh.w	r4, [r1]
  402a34:	3104      	adds	r1, #4
  402a36:	17e5      	asrs	r5, r4, #31
  402a38:	4622      	mov	r2, r4
  402a3a:	462b      	mov	r3, r5
  402a3c:	910f      	str	r1, [sp, #60]	; 0x3c
  402a3e:	2a00      	cmp	r2, #0
  402a40:	f173 0300 	sbcs.w	r3, r3, #0
  402a44:	db58      	blt.n	402af8 <_svfprintf_r+0x760>
  402a46:	990a      	ldr	r1, [sp, #40]	; 0x28
  402a48:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a4c:	1c4a      	adds	r2, r1, #1
  402a4e:	f04f 0301 	mov.w	r3, #1
  402a52:	f47f ad9b 	bne.w	40258c <_svfprintf_r+0x1f4>
  402a56:	ea54 0205 	orrs.w	r2, r4, r5
  402a5a:	f000 81df 	beq.w	402e1c <_svfprintf_r+0xa84>
  402a5e:	f8cd b01c 	str.w	fp, [sp, #28]
  402a62:	2b01      	cmp	r3, #1
  402a64:	f000 827b 	beq.w	402f5e <_svfprintf_r+0xbc6>
  402a68:	2b02      	cmp	r3, #2
  402a6a:	f040 8206 	bne.w	402e7a <_svfprintf_r+0xae2>
  402a6e:	9818      	ldr	r0, [sp, #96]	; 0x60
  402a70:	464e      	mov	r6, r9
  402a72:	0923      	lsrs	r3, r4, #4
  402a74:	f004 010f 	and.w	r1, r4, #15
  402a78:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402a7c:	092a      	lsrs	r2, r5, #4
  402a7e:	461c      	mov	r4, r3
  402a80:	4615      	mov	r5, r2
  402a82:	5c43      	ldrb	r3, [r0, r1]
  402a84:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402a88:	ea54 0305 	orrs.w	r3, r4, r5
  402a8c:	d1f1      	bne.n	402a72 <_svfprintf_r+0x6da>
  402a8e:	eba9 0306 	sub.w	r3, r9, r6
  402a92:	930e      	str	r3, [sp, #56]	; 0x38
  402a94:	e590      	b.n	4025b8 <_svfprintf_r+0x220>
  402a96:	9311      	str	r3, [sp, #68]	; 0x44
  402a98:	2a00      	cmp	r2, #0
  402a9a:	f040 86a3 	bne.w	4037e4 <_svfprintf_r+0x144c>
  402a9e:	4b7e      	ldr	r3, [pc, #504]	; (402c98 <_svfprintf_r+0x900>)
  402aa0:	9318      	str	r3, [sp, #96]	; 0x60
  402aa2:	f01b 0f20 	tst.w	fp, #32
  402aa6:	f43f aeef 	beq.w	402888 <_svfprintf_r+0x4f0>
  402aaa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402aac:	3507      	adds	r5, #7
  402aae:	f025 0307 	bic.w	r3, r5, #7
  402ab2:	f103 0208 	add.w	r2, r3, #8
  402ab6:	f01b 0f01 	tst.w	fp, #1
  402aba:	920f      	str	r2, [sp, #60]	; 0x3c
  402abc:	e9d3 4500 	ldrd	r4, r5, [r3]
  402ac0:	f47f aef4 	bne.w	4028ac <_svfprintf_r+0x514>
  402ac4:	2302      	movs	r3, #2
  402ac6:	e55a      	b.n	40257e <_svfprintf_r+0x1e6>
  402ac8:	9311      	str	r3, [sp, #68]	; 0x44
  402aca:	2a00      	cmp	r2, #0
  402acc:	f040 8686 	bne.w	4037dc <_svfprintf_r+0x1444>
  402ad0:	f04b 0b10 	orr.w	fp, fp, #16
  402ad4:	f01b 0f20 	tst.w	fp, #32
  402ad8:	d0a1      	beq.n	402a1e <_svfprintf_r+0x686>
  402ada:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402adc:	3507      	adds	r5, #7
  402ade:	f025 0507 	bic.w	r5, r5, #7
  402ae2:	e9d5 2300 	ldrd	r2, r3, [r5]
  402ae6:	2a00      	cmp	r2, #0
  402ae8:	f105 0108 	add.w	r1, r5, #8
  402aec:	461d      	mov	r5, r3
  402aee:	f173 0300 	sbcs.w	r3, r3, #0
  402af2:	910f      	str	r1, [sp, #60]	; 0x3c
  402af4:	4614      	mov	r4, r2
  402af6:	daa6      	bge.n	402a46 <_svfprintf_r+0x6ae>
  402af8:	272d      	movs	r7, #45	; 0x2d
  402afa:	4264      	negs	r4, r4
  402afc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402b00:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402b04:	2301      	movs	r3, #1
  402b06:	e53d      	b.n	402584 <_svfprintf_r+0x1ec>
  402b08:	9311      	str	r3, [sp, #68]	; 0x44
  402b0a:	2a00      	cmp	r2, #0
  402b0c:	f040 8662 	bne.w	4037d4 <_svfprintf_r+0x143c>
  402b10:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402b12:	3507      	adds	r5, #7
  402b14:	f025 0307 	bic.w	r3, r5, #7
  402b18:	f103 0208 	add.w	r2, r3, #8
  402b1c:	920f      	str	r2, [sp, #60]	; 0x3c
  402b1e:	681a      	ldr	r2, [r3, #0]
  402b20:	9215      	str	r2, [sp, #84]	; 0x54
  402b22:	685b      	ldr	r3, [r3, #4]
  402b24:	9314      	str	r3, [sp, #80]	; 0x50
  402b26:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402b28:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402b2a:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402b2e:	4628      	mov	r0, r5
  402b30:	4621      	mov	r1, r4
  402b32:	f04f 32ff 	mov.w	r2, #4294967295
  402b36:	4b59      	ldr	r3, [pc, #356]	; (402c9c <_svfprintf_r+0x904>)
  402b38:	f003 fe56 	bl	4067e8 <__aeabi_dcmpun>
  402b3c:	2800      	cmp	r0, #0
  402b3e:	f040 834a 	bne.w	4031d6 <_svfprintf_r+0xe3e>
  402b42:	4628      	mov	r0, r5
  402b44:	4621      	mov	r1, r4
  402b46:	f04f 32ff 	mov.w	r2, #4294967295
  402b4a:	4b54      	ldr	r3, [pc, #336]	; (402c9c <_svfprintf_r+0x904>)
  402b4c:	f003 fe2e 	bl	4067ac <__aeabi_dcmple>
  402b50:	2800      	cmp	r0, #0
  402b52:	f040 8340 	bne.w	4031d6 <_svfprintf_r+0xe3e>
  402b56:	a815      	add	r0, sp, #84	; 0x54
  402b58:	c80d      	ldmia	r0, {r0, r2, r3}
  402b5a:	9914      	ldr	r1, [sp, #80]	; 0x50
  402b5c:	f003 fe1c 	bl	406798 <__aeabi_dcmplt>
  402b60:	2800      	cmp	r0, #0
  402b62:	f040 8530 	bne.w	4035c6 <_svfprintf_r+0x122e>
  402b66:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402b6a:	4e4d      	ldr	r6, [pc, #308]	; (402ca0 <_svfprintf_r+0x908>)
  402b6c:	4b4d      	ldr	r3, [pc, #308]	; (402ca4 <_svfprintf_r+0x90c>)
  402b6e:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402b72:	9007      	str	r0, [sp, #28]
  402b74:	9811      	ldr	r0, [sp, #68]	; 0x44
  402b76:	2203      	movs	r2, #3
  402b78:	2100      	movs	r1, #0
  402b7a:	9208      	str	r2, [sp, #32]
  402b7c:	910a      	str	r1, [sp, #40]	; 0x28
  402b7e:	2847      	cmp	r0, #71	; 0x47
  402b80:	bfd8      	it	le
  402b82:	461e      	movle	r6, r3
  402b84:	920e      	str	r2, [sp, #56]	; 0x38
  402b86:	9112      	str	r1, [sp, #72]	; 0x48
  402b88:	e51e      	b.n	4025c8 <_svfprintf_r+0x230>
  402b8a:	f04b 0b08 	orr.w	fp, fp, #8
  402b8e:	f89a 3000 	ldrb.w	r3, [sl]
  402b92:	e459      	b.n	402448 <_svfprintf_r+0xb0>
  402b94:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402b98:	2300      	movs	r3, #0
  402b9a:	461c      	mov	r4, r3
  402b9c:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402ba0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402ba4:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402ba8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402bac:	2809      	cmp	r0, #9
  402bae:	d9f5      	bls.n	402b9c <_svfprintf_r+0x804>
  402bb0:	940d      	str	r4, [sp, #52]	; 0x34
  402bb2:	e44b      	b.n	40244c <_svfprintf_r+0xb4>
  402bb4:	f04b 0b10 	orr.w	fp, fp, #16
  402bb8:	9311      	str	r3, [sp, #68]	; 0x44
  402bba:	f01b 0320 	ands.w	r3, fp, #32
  402bbe:	f43f ae1d 	beq.w	4027fc <_svfprintf_r+0x464>
  402bc2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402bc4:	3507      	adds	r5, #7
  402bc6:	f025 0307 	bic.w	r3, r5, #7
  402bca:	f103 0208 	add.w	r2, r3, #8
  402bce:	e9d3 4500 	ldrd	r4, r5, [r3]
  402bd2:	920f      	str	r2, [sp, #60]	; 0x3c
  402bd4:	2300      	movs	r3, #0
  402bd6:	e4d2      	b.n	40257e <_svfprintf_r+0x1e6>
  402bd8:	9311      	str	r3, [sp, #68]	; 0x44
  402bda:	2a00      	cmp	r2, #0
  402bdc:	f040 85e7 	bne.w	4037ae <_svfprintf_r+0x1416>
  402be0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402be2:	2a00      	cmp	r2, #0
  402be4:	f43f aca3 	beq.w	40252e <_svfprintf_r+0x196>
  402be8:	2300      	movs	r3, #0
  402bea:	2101      	movs	r1, #1
  402bec:	461f      	mov	r7, r3
  402bee:	9108      	str	r1, [sp, #32]
  402bf0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402bf4:	f8cd b01c 	str.w	fp, [sp, #28]
  402bf8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402bfc:	930a      	str	r3, [sp, #40]	; 0x28
  402bfe:	9312      	str	r3, [sp, #72]	; 0x48
  402c00:	910e      	str	r1, [sp, #56]	; 0x38
  402c02:	ae28      	add	r6, sp, #160	; 0xa0
  402c04:	e4e4      	b.n	4025d0 <_svfprintf_r+0x238>
  402c06:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c08:	e534      	b.n	402674 <_svfprintf_r+0x2dc>
  402c0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402c0c:	2b65      	cmp	r3, #101	; 0x65
  402c0e:	f340 80a7 	ble.w	402d60 <_svfprintf_r+0x9c8>
  402c12:	a815      	add	r0, sp, #84	; 0x54
  402c14:	c80d      	ldmia	r0, {r0, r2, r3}
  402c16:	9914      	ldr	r1, [sp, #80]	; 0x50
  402c18:	f003 fdb4 	bl	406784 <__aeabi_dcmpeq>
  402c1c:	2800      	cmp	r0, #0
  402c1e:	f000 8150 	beq.w	402ec2 <_svfprintf_r+0xb2a>
  402c22:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c24:	4a20      	ldr	r2, [pc, #128]	; (402ca8 <_svfprintf_r+0x910>)
  402c26:	f8c8 2000 	str.w	r2, [r8]
  402c2a:	3301      	adds	r3, #1
  402c2c:	3401      	adds	r4, #1
  402c2e:	2201      	movs	r2, #1
  402c30:	2b07      	cmp	r3, #7
  402c32:	9427      	str	r4, [sp, #156]	; 0x9c
  402c34:	9326      	str	r3, [sp, #152]	; 0x98
  402c36:	f8c8 2004 	str.w	r2, [r8, #4]
  402c3a:	f300 836a 	bgt.w	403312 <_svfprintf_r+0xf7a>
  402c3e:	f108 0808 	add.w	r8, r8, #8
  402c42:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402c44:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402c46:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c48:	4293      	cmp	r3, r2
  402c4a:	db03      	blt.n	402c54 <_svfprintf_r+0x8bc>
  402c4c:	9b07      	ldr	r3, [sp, #28]
  402c4e:	07dd      	lsls	r5, r3, #31
  402c50:	f57f ad82 	bpl.w	402758 <_svfprintf_r+0x3c0>
  402c54:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c56:	9919      	ldr	r1, [sp, #100]	; 0x64
  402c58:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402c5a:	f8c8 2000 	str.w	r2, [r8]
  402c5e:	3301      	adds	r3, #1
  402c60:	440c      	add	r4, r1
  402c62:	2b07      	cmp	r3, #7
  402c64:	f8c8 1004 	str.w	r1, [r8, #4]
  402c68:	9427      	str	r4, [sp, #156]	; 0x9c
  402c6a:	9326      	str	r3, [sp, #152]	; 0x98
  402c6c:	f300 839e 	bgt.w	4033ac <_svfprintf_r+0x1014>
  402c70:	f108 0808 	add.w	r8, r8, #8
  402c74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402c76:	1e5e      	subs	r6, r3, #1
  402c78:	2e00      	cmp	r6, #0
  402c7a:	f77f ad6d 	ble.w	402758 <_svfprintf_r+0x3c0>
  402c7e:	2e10      	cmp	r6, #16
  402c80:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c82:	4d0a      	ldr	r5, [pc, #40]	; (402cac <_svfprintf_r+0x914>)
  402c84:	f340 81f5 	ble.w	403072 <_svfprintf_r+0xcda>
  402c88:	4622      	mov	r2, r4
  402c8a:	2710      	movs	r7, #16
  402c8c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402c90:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402c92:	e013      	b.n	402cbc <_svfprintf_r+0x924>
  402c94:	00407314 	.word	0x00407314
  402c98:	00407300 	.word	0x00407300
  402c9c:	7fefffff 	.word	0x7fefffff
  402ca0:	004072f4 	.word	0x004072f4
  402ca4:	004072f0 	.word	0x004072f0
  402ca8:	00407330 	.word	0x00407330
  402cac:	00407344 	.word	0x00407344
  402cb0:	f108 0808 	add.w	r8, r8, #8
  402cb4:	3e10      	subs	r6, #16
  402cb6:	2e10      	cmp	r6, #16
  402cb8:	f340 81da 	ble.w	403070 <_svfprintf_r+0xcd8>
  402cbc:	3301      	adds	r3, #1
  402cbe:	3210      	adds	r2, #16
  402cc0:	2b07      	cmp	r3, #7
  402cc2:	9227      	str	r2, [sp, #156]	; 0x9c
  402cc4:	9326      	str	r3, [sp, #152]	; 0x98
  402cc6:	e888 00a0 	stmia.w	r8, {r5, r7}
  402cca:	ddf1      	ble.n	402cb0 <_svfprintf_r+0x918>
  402ccc:	aa25      	add	r2, sp, #148	; 0x94
  402cce:	4621      	mov	r1, r4
  402cd0:	4658      	mov	r0, fp
  402cd2:	f002 fcc3 	bl	40565c <__ssprint_r>
  402cd6:	2800      	cmp	r0, #0
  402cd8:	f47f ac30 	bne.w	40253c <_svfprintf_r+0x1a4>
  402cdc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402cde:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ce0:	46c8      	mov	r8, r9
  402ce2:	e7e7      	b.n	402cb4 <_svfprintf_r+0x91c>
  402ce4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402ce6:	9a08      	ldr	r2, [sp, #32]
  402ce8:	1a9f      	subs	r7, r3, r2
  402cea:	2f00      	cmp	r7, #0
  402cec:	f77f ace5 	ble.w	4026ba <_svfprintf_r+0x322>
  402cf0:	2f10      	cmp	r7, #16
  402cf2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cf4:	4db6      	ldr	r5, [pc, #728]	; (402fd0 <_svfprintf_r+0xc38>)
  402cf6:	dd27      	ble.n	402d48 <_svfprintf_r+0x9b0>
  402cf8:	4642      	mov	r2, r8
  402cfa:	4621      	mov	r1, r4
  402cfc:	46b0      	mov	r8, r6
  402cfe:	f04f 0b10 	mov.w	fp, #16
  402d02:	462e      	mov	r6, r5
  402d04:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402d06:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402d08:	e004      	b.n	402d14 <_svfprintf_r+0x97c>
  402d0a:	3f10      	subs	r7, #16
  402d0c:	2f10      	cmp	r7, #16
  402d0e:	f102 0208 	add.w	r2, r2, #8
  402d12:	dd15      	ble.n	402d40 <_svfprintf_r+0x9a8>
  402d14:	3301      	adds	r3, #1
  402d16:	3110      	adds	r1, #16
  402d18:	2b07      	cmp	r3, #7
  402d1a:	9127      	str	r1, [sp, #156]	; 0x9c
  402d1c:	9326      	str	r3, [sp, #152]	; 0x98
  402d1e:	e882 0840 	stmia.w	r2, {r6, fp}
  402d22:	ddf2      	ble.n	402d0a <_svfprintf_r+0x972>
  402d24:	aa25      	add	r2, sp, #148	; 0x94
  402d26:	4629      	mov	r1, r5
  402d28:	4620      	mov	r0, r4
  402d2a:	f002 fc97 	bl	40565c <__ssprint_r>
  402d2e:	2800      	cmp	r0, #0
  402d30:	f47f ac04 	bne.w	40253c <_svfprintf_r+0x1a4>
  402d34:	3f10      	subs	r7, #16
  402d36:	2f10      	cmp	r7, #16
  402d38:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402d3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402d3c:	464a      	mov	r2, r9
  402d3e:	dce9      	bgt.n	402d14 <_svfprintf_r+0x97c>
  402d40:	4635      	mov	r5, r6
  402d42:	460c      	mov	r4, r1
  402d44:	4646      	mov	r6, r8
  402d46:	4690      	mov	r8, r2
  402d48:	3301      	adds	r3, #1
  402d4a:	443c      	add	r4, r7
  402d4c:	2b07      	cmp	r3, #7
  402d4e:	9427      	str	r4, [sp, #156]	; 0x9c
  402d50:	9326      	str	r3, [sp, #152]	; 0x98
  402d52:	e888 00a0 	stmia.w	r8, {r5, r7}
  402d56:	f300 8232 	bgt.w	4031be <_svfprintf_r+0xe26>
  402d5a:	f108 0808 	add.w	r8, r8, #8
  402d5e:	e4ac      	b.n	4026ba <_svfprintf_r+0x322>
  402d60:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d62:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d64:	2b01      	cmp	r3, #1
  402d66:	f340 81fe 	ble.w	403166 <_svfprintf_r+0xdce>
  402d6a:	3701      	adds	r7, #1
  402d6c:	3401      	adds	r4, #1
  402d6e:	2301      	movs	r3, #1
  402d70:	2f07      	cmp	r7, #7
  402d72:	9427      	str	r4, [sp, #156]	; 0x9c
  402d74:	9726      	str	r7, [sp, #152]	; 0x98
  402d76:	f8c8 6000 	str.w	r6, [r8]
  402d7a:	f8c8 3004 	str.w	r3, [r8, #4]
  402d7e:	f300 8203 	bgt.w	403188 <_svfprintf_r+0xdf0>
  402d82:	f108 0808 	add.w	r8, r8, #8
  402d86:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402d88:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402d8a:	f8c8 3000 	str.w	r3, [r8]
  402d8e:	3701      	adds	r7, #1
  402d90:	4414      	add	r4, r2
  402d92:	2f07      	cmp	r7, #7
  402d94:	9427      	str	r4, [sp, #156]	; 0x9c
  402d96:	9726      	str	r7, [sp, #152]	; 0x98
  402d98:	f8c8 2004 	str.w	r2, [r8, #4]
  402d9c:	f300 8200 	bgt.w	4031a0 <_svfprintf_r+0xe08>
  402da0:	f108 0808 	add.w	r8, r8, #8
  402da4:	a815      	add	r0, sp, #84	; 0x54
  402da6:	c80d      	ldmia	r0, {r0, r2, r3}
  402da8:	9914      	ldr	r1, [sp, #80]	; 0x50
  402daa:	f003 fceb 	bl	406784 <__aeabi_dcmpeq>
  402dae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402db0:	2800      	cmp	r0, #0
  402db2:	f040 8101 	bne.w	402fb8 <_svfprintf_r+0xc20>
  402db6:	3b01      	subs	r3, #1
  402db8:	3701      	adds	r7, #1
  402dba:	3601      	adds	r6, #1
  402dbc:	441c      	add	r4, r3
  402dbe:	2f07      	cmp	r7, #7
  402dc0:	9726      	str	r7, [sp, #152]	; 0x98
  402dc2:	9427      	str	r4, [sp, #156]	; 0x9c
  402dc4:	f8c8 6000 	str.w	r6, [r8]
  402dc8:	f8c8 3004 	str.w	r3, [r8, #4]
  402dcc:	f300 8127 	bgt.w	40301e <_svfprintf_r+0xc86>
  402dd0:	f108 0808 	add.w	r8, r8, #8
  402dd4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402dd6:	f8c8 2004 	str.w	r2, [r8, #4]
  402dda:	3701      	adds	r7, #1
  402ddc:	4414      	add	r4, r2
  402dde:	ab21      	add	r3, sp, #132	; 0x84
  402de0:	2f07      	cmp	r7, #7
  402de2:	9427      	str	r4, [sp, #156]	; 0x9c
  402de4:	9726      	str	r7, [sp, #152]	; 0x98
  402de6:	f8c8 3000 	str.w	r3, [r8]
  402dea:	f77f acb3 	ble.w	402754 <_svfprintf_r+0x3bc>
  402dee:	aa25      	add	r2, sp, #148	; 0x94
  402df0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402df2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402df4:	f002 fc32 	bl	40565c <__ssprint_r>
  402df8:	2800      	cmp	r0, #0
  402dfa:	f47f ab9f 	bne.w	40253c <_svfprintf_r+0x1a4>
  402dfe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e00:	46c8      	mov	r8, r9
  402e02:	e4a9      	b.n	402758 <_svfprintf_r+0x3c0>
  402e04:	aa25      	add	r2, sp, #148	; 0x94
  402e06:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e08:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e0a:	f002 fc27 	bl	40565c <__ssprint_r>
  402e0e:	2800      	cmp	r0, #0
  402e10:	f43f aceb 	beq.w	4027ea <_svfprintf_r+0x452>
  402e14:	f7ff bb92 	b.w	40253c <_svfprintf_r+0x1a4>
  402e18:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402e1c:	2b01      	cmp	r3, #1
  402e1e:	f000 8134 	beq.w	40308a <_svfprintf_r+0xcf2>
  402e22:	2b02      	cmp	r3, #2
  402e24:	d125      	bne.n	402e72 <_svfprintf_r+0xada>
  402e26:	f8cd b01c 	str.w	fp, [sp, #28]
  402e2a:	2400      	movs	r4, #0
  402e2c:	2500      	movs	r5, #0
  402e2e:	e61e      	b.n	402a6e <_svfprintf_r+0x6d6>
  402e30:	aa25      	add	r2, sp, #148	; 0x94
  402e32:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e34:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e36:	f002 fc11 	bl	40565c <__ssprint_r>
  402e3a:	2800      	cmp	r0, #0
  402e3c:	f47f ab7e 	bne.w	40253c <_svfprintf_r+0x1a4>
  402e40:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e42:	46c8      	mov	r8, r9
  402e44:	e475      	b.n	402732 <_svfprintf_r+0x39a>
  402e46:	aa25      	add	r2, sp, #148	; 0x94
  402e48:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e4a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e4c:	f002 fc06 	bl	40565c <__ssprint_r>
  402e50:	2800      	cmp	r0, #0
  402e52:	f47f ab73 	bne.w	40253c <_svfprintf_r+0x1a4>
  402e56:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e58:	46c8      	mov	r8, r9
  402e5a:	e41b      	b.n	402694 <_svfprintf_r+0x2fc>
  402e5c:	aa25      	add	r2, sp, #148	; 0x94
  402e5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e60:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e62:	f002 fbfb 	bl	40565c <__ssprint_r>
  402e66:	2800      	cmp	r0, #0
  402e68:	f47f ab68 	bne.w	40253c <_svfprintf_r+0x1a4>
  402e6c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e6e:	46c8      	mov	r8, r9
  402e70:	e420      	b.n	4026b4 <_svfprintf_r+0x31c>
  402e72:	f8cd b01c 	str.w	fp, [sp, #28]
  402e76:	2400      	movs	r4, #0
  402e78:	2500      	movs	r5, #0
  402e7a:	4649      	mov	r1, r9
  402e7c:	e000      	b.n	402e80 <_svfprintf_r+0xae8>
  402e7e:	4631      	mov	r1, r6
  402e80:	08e2      	lsrs	r2, r4, #3
  402e82:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402e86:	08e8      	lsrs	r0, r5, #3
  402e88:	f004 0307 	and.w	r3, r4, #7
  402e8c:	4605      	mov	r5, r0
  402e8e:	4614      	mov	r4, r2
  402e90:	3330      	adds	r3, #48	; 0x30
  402e92:	ea54 0205 	orrs.w	r2, r4, r5
  402e96:	f801 3c01 	strb.w	r3, [r1, #-1]
  402e9a:	f101 36ff 	add.w	r6, r1, #4294967295
  402e9e:	d1ee      	bne.n	402e7e <_svfprintf_r+0xae6>
  402ea0:	9a07      	ldr	r2, [sp, #28]
  402ea2:	07d2      	lsls	r2, r2, #31
  402ea4:	f57f adf3 	bpl.w	402a8e <_svfprintf_r+0x6f6>
  402ea8:	2b30      	cmp	r3, #48	; 0x30
  402eaa:	f43f adf0 	beq.w	402a8e <_svfprintf_r+0x6f6>
  402eae:	3902      	subs	r1, #2
  402eb0:	2330      	movs	r3, #48	; 0x30
  402eb2:	f806 3c01 	strb.w	r3, [r6, #-1]
  402eb6:	eba9 0301 	sub.w	r3, r9, r1
  402eba:	930e      	str	r3, [sp, #56]	; 0x38
  402ebc:	460e      	mov	r6, r1
  402ebe:	f7ff bb7b 	b.w	4025b8 <_svfprintf_r+0x220>
  402ec2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402ec4:	2900      	cmp	r1, #0
  402ec6:	f340 822e 	ble.w	403326 <_svfprintf_r+0xf8e>
  402eca:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402ecc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402ece:	4293      	cmp	r3, r2
  402ed0:	bfa8      	it	ge
  402ed2:	4613      	movge	r3, r2
  402ed4:	2b00      	cmp	r3, #0
  402ed6:	461f      	mov	r7, r3
  402ed8:	dd0d      	ble.n	402ef6 <_svfprintf_r+0xb5e>
  402eda:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402edc:	f8c8 6000 	str.w	r6, [r8]
  402ee0:	3301      	adds	r3, #1
  402ee2:	443c      	add	r4, r7
  402ee4:	2b07      	cmp	r3, #7
  402ee6:	9427      	str	r4, [sp, #156]	; 0x9c
  402ee8:	f8c8 7004 	str.w	r7, [r8, #4]
  402eec:	9326      	str	r3, [sp, #152]	; 0x98
  402eee:	f300 831f 	bgt.w	403530 <_svfprintf_r+0x1198>
  402ef2:	f108 0808 	add.w	r8, r8, #8
  402ef6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402ef8:	2f00      	cmp	r7, #0
  402efa:	bfa8      	it	ge
  402efc:	1bdb      	subge	r3, r3, r7
  402efe:	2b00      	cmp	r3, #0
  402f00:	461f      	mov	r7, r3
  402f02:	f340 80d6 	ble.w	4030b2 <_svfprintf_r+0xd1a>
  402f06:	2f10      	cmp	r7, #16
  402f08:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f0a:	4d31      	ldr	r5, [pc, #196]	; (402fd0 <_svfprintf_r+0xc38>)
  402f0c:	f340 81ed 	ble.w	4032ea <_svfprintf_r+0xf52>
  402f10:	4642      	mov	r2, r8
  402f12:	4621      	mov	r1, r4
  402f14:	46b0      	mov	r8, r6
  402f16:	f04f 0b10 	mov.w	fp, #16
  402f1a:	462e      	mov	r6, r5
  402f1c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402f1e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402f20:	e004      	b.n	402f2c <_svfprintf_r+0xb94>
  402f22:	3208      	adds	r2, #8
  402f24:	3f10      	subs	r7, #16
  402f26:	2f10      	cmp	r7, #16
  402f28:	f340 81db 	ble.w	4032e2 <_svfprintf_r+0xf4a>
  402f2c:	3301      	adds	r3, #1
  402f2e:	3110      	adds	r1, #16
  402f30:	2b07      	cmp	r3, #7
  402f32:	9127      	str	r1, [sp, #156]	; 0x9c
  402f34:	9326      	str	r3, [sp, #152]	; 0x98
  402f36:	e882 0840 	stmia.w	r2, {r6, fp}
  402f3a:	ddf2      	ble.n	402f22 <_svfprintf_r+0xb8a>
  402f3c:	aa25      	add	r2, sp, #148	; 0x94
  402f3e:	4629      	mov	r1, r5
  402f40:	4620      	mov	r0, r4
  402f42:	f002 fb8b 	bl	40565c <__ssprint_r>
  402f46:	2800      	cmp	r0, #0
  402f48:	f47f aaf8 	bne.w	40253c <_svfprintf_r+0x1a4>
  402f4c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402f4e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402f50:	464a      	mov	r2, r9
  402f52:	e7e7      	b.n	402f24 <_svfprintf_r+0xb8c>
  402f54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f56:	930e      	str	r3, [sp, #56]	; 0x38
  402f58:	464e      	mov	r6, r9
  402f5a:	f7ff bb2d 	b.w	4025b8 <_svfprintf_r+0x220>
  402f5e:	2d00      	cmp	r5, #0
  402f60:	bf08      	it	eq
  402f62:	2c0a      	cmpeq	r4, #10
  402f64:	f0c0 808f 	bcc.w	403086 <_svfprintf_r+0xcee>
  402f68:	464e      	mov	r6, r9
  402f6a:	4620      	mov	r0, r4
  402f6c:	4629      	mov	r1, r5
  402f6e:	220a      	movs	r2, #10
  402f70:	2300      	movs	r3, #0
  402f72:	f7fe ffed 	bl	401f50 <__aeabi_uldivmod>
  402f76:	3230      	adds	r2, #48	; 0x30
  402f78:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402f7c:	4620      	mov	r0, r4
  402f7e:	4629      	mov	r1, r5
  402f80:	2300      	movs	r3, #0
  402f82:	220a      	movs	r2, #10
  402f84:	f7fe ffe4 	bl	401f50 <__aeabi_uldivmod>
  402f88:	4604      	mov	r4, r0
  402f8a:	460d      	mov	r5, r1
  402f8c:	ea54 0305 	orrs.w	r3, r4, r5
  402f90:	d1eb      	bne.n	402f6a <_svfprintf_r+0xbd2>
  402f92:	eba9 0306 	sub.w	r3, r9, r6
  402f96:	930e      	str	r3, [sp, #56]	; 0x38
  402f98:	f7ff bb0e 	b.w	4025b8 <_svfprintf_r+0x220>
  402f9c:	aa25      	add	r2, sp, #148	; 0x94
  402f9e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fa0:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fa2:	f002 fb5b 	bl	40565c <__ssprint_r>
  402fa6:	2800      	cmp	r0, #0
  402fa8:	f47f aac8 	bne.w	40253c <_svfprintf_r+0x1a4>
  402fac:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402fb0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fb2:	46c8      	mov	r8, r9
  402fb4:	f7ff bb5e 	b.w	402674 <_svfprintf_r+0x2dc>
  402fb8:	1e5e      	subs	r6, r3, #1
  402fba:	2e00      	cmp	r6, #0
  402fbc:	f77f af0a 	ble.w	402dd4 <_svfprintf_r+0xa3c>
  402fc0:	2e10      	cmp	r6, #16
  402fc2:	4d03      	ldr	r5, [pc, #12]	; (402fd0 <_svfprintf_r+0xc38>)
  402fc4:	dd22      	ble.n	40300c <_svfprintf_r+0xc74>
  402fc6:	4622      	mov	r2, r4
  402fc8:	f04f 0b10 	mov.w	fp, #16
  402fcc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402fce:	e006      	b.n	402fde <_svfprintf_r+0xc46>
  402fd0:	00407344 	.word	0x00407344
  402fd4:	3e10      	subs	r6, #16
  402fd6:	2e10      	cmp	r6, #16
  402fd8:	f108 0808 	add.w	r8, r8, #8
  402fdc:	dd15      	ble.n	40300a <_svfprintf_r+0xc72>
  402fde:	3701      	adds	r7, #1
  402fe0:	3210      	adds	r2, #16
  402fe2:	2f07      	cmp	r7, #7
  402fe4:	9227      	str	r2, [sp, #156]	; 0x9c
  402fe6:	9726      	str	r7, [sp, #152]	; 0x98
  402fe8:	e888 0820 	stmia.w	r8, {r5, fp}
  402fec:	ddf2      	ble.n	402fd4 <_svfprintf_r+0xc3c>
  402fee:	aa25      	add	r2, sp, #148	; 0x94
  402ff0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ff2:	4620      	mov	r0, r4
  402ff4:	f002 fb32 	bl	40565c <__ssprint_r>
  402ff8:	2800      	cmp	r0, #0
  402ffa:	f47f aa9f 	bne.w	40253c <_svfprintf_r+0x1a4>
  402ffe:	3e10      	subs	r6, #16
  403000:	2e10      	cmp	r6, #16
  403002:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403004:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403006:	46c8      	mov	r8, r9
  403008:	dce9      	bgt.n	402fde <_svfprintf_r+0xc46>
  40300a:	4614      	mov	r4, r2
  40300c:	3701      	adds	r7, #1
  40300e:	4434      	add	r4, r6
  403010:	2f07      	cmp	r7, #7
  403012:	9427      	str	r4, [sp, #156]	; 0x9c
  403014:	9726      	str	r7, [sp, #152]	; 0x98
  403016:	e888 0060 	stmia.w	r8, {r5, r6}
  40301a:	f77f aed9 	ble.w	402dd0 <_svfprintf_r+0xa38>
  40301e:	aa25      	add	r2, sp, #148	; 0x94
  403020:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403022:	980c      	ldr	r0, [sp, #48]	; 0x30
  403024:	f002 fb1a 	bl	40565c <__ssprint_r>
  403028:	2800      	cmp	r0, #0
  40302a:	f47f aa87 	bne.w	40253c <_svfprintf_r+0x1a4>
  40302e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403030:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403032:	46c8      	mov	r8, r9
  403034:	e6ce      	b.n	402dd4 <_svfprintf_r+0xa3c>
  403036:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403038:	6814      	ldr	r4, [r2, #0]
  40303a:	4613      	mov	r3, r2
  40303c:	3304      	adds	r3, #4
  40303e:	17e5      	asrs	r5, r4, #31
  403040:	930f      	str	r3, [sp, #60]	; 0x3c
  403042:	4622      	mov	r2, r4
  403044:	462b      	mov	r3, r5
  403046:	e4fa      	b.n	402a3e <_svfprintf_r+0x6a6>
  403048:	3204      	adds	r2, #4
  40304a:	681c      	ldr	r4, [r3, #0]
  40304c:	920f      	str	r2, [sp, #60]	; 0x3c
  40304e:	2301      	movs	r3, #1
  403050:	2500      	movs	r5, #0
  403052:	f7ff ba94 	b.w	40257e <_svfprintf_r+0x1e6>
  403056:	681c      	ldr	r4, [r3, #0]
  403058:	3304      	adds	r3, #4
  40305a:	930f      	str	r3, [sp, #60]	; 0x3c
  40305c:	2500      	movs	r5, #0
  40305e:	e421      	b.n	4028a4 <_svfprintf_r+0x50c>
  403060:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403062:	460a      	mov	r2, r1
  403064:	3204      	adds	r2, #4
  403066:	680c      	ldr	r4, [r1, #0]
  403068:	920f      	str	r2, [sp, #60]	; 0x3c
  40306a:	2500      	movs	r5, #0
  40306c:	f7ff ba87 	b.w	40257e <_svfprintf_r+0x1e6>
  403070:	4614      	mov	r4, r2
  403072:	3301      	adds	r3, #1
  403074:	4434      	add	r4, r6
  403076:	2b07      	cmp	r3, #7
  403078:	9427      	str	r4, [sp, #156]	; 0x9c
  40307a:	9326      	str	r3, [sp, #152]	; 0x98
  40307c:	e888 0060 	stmia.w	r8, {r5, r6}
  403080:	f77f ab68 	ble.w	402754 <_svfprintf_r+0x3bc>
  403084:	e6b3      	b.n	402dee <_svfprintf_r+0xa56>
  403086:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40308a:	f8cd b01c 	str.w	fp, [sp, #28]
  40308e:	ae42      	add	r6, sp, #264	; 0x108
  403090:	3430      	adds	r4, #48	; 0x30
  403092:	2301      	movs	r3, #1
  403094:	f806 4d41 	strb.w	r4, [r6, #-65]!
  403098:	930e      	str	r3, [sp, #56]	; 0x38
  40309a:	f7ff ba8d 	b.w	4025b8 <_svfprintf_r+0x220>
  40309e:	aa25      	add	r2, sp, #148	; 0x94
  4030a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030a2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030a4:	f002 fada 	bl	40565c <__ssprint_r>
  4030a8:	2800      	cmp	r0, #0
  4030aa:	f47f aa47 	bne.w	40253c <_svfprintf_r+0x1a4>
  4030ae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030b0:	46c8      	mov	r8, r9
  4030b2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4030b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4030b6:	429a      	cmp	r2, r3
  4030b8:	db44      	blt.n	403144 <_svfprintf_r+0xdac>
  4030ba:	9b07      	ldr	r3, [sp, #28]
  4030bc:	07d9      	lsls	r1, r3, #31
  4030be:	d441      	bmi.n	403144 <_svfprintf_r+0xdac>
  4030c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4030c2:	9812      	ldr	r0, [sp, #72]	; 0x48
  4030c4:	1a9a      	subs	r2, r3, r2
  4030c6:	1a1d      	subs	r5, r3, r0
  4030c8:	4295      	cmp	r5, r2
  4030ca:	bfa8      	it	ge
  4030cc:	4615      	movge	r5, r2
  4030ce:	2d00      	cmp	r5, #0
  4030d0:	dd0e      	ble.n	4030f0 <_svfprintf_r+0xd58>
  4030d2:	9926      	ldr	r1, [sp, #152]	; 0x98
  4030d4:	f8c8 5004 	str.w	r5, [r8, #4]
  4030d8:	3101      	adds	r1, #1
  4030da:	4406      	add	r6, r0
  4030dc:	442c      	add	r4, r5
  4030de:	2907      	cmp	r1, #7
  4030e0:	f8c8 6000 	str.w	r6, [r8]
  4030e4:	9427      	str	r4, [sp, #156]	; 0x9c
  4030e6:	9126      	str	r1, [sp, #152]	; 0x98
  4030e8:	f300 823b 	bgt.w	403562 <_svfprintf_r+0x11ca>
  4030ec:	f108 0808 	add.w	r8, r8, #8
  4030f0:	2d00      	cmp	r5, #0
  4030f2:	bfac      	ite	ge
  4030f4:	1b56      	subge	r6, r2, r5
  4030f6:	4616      	movlt	r6, r2
  4030f8:	2e00      	cmp	r6, #0
  4030fa:	f77f ab2d 	ble.w	402758 <_svfprintf_r+0x3c0>
  4030fe:	2e10      	cmp	r6, #16
  403100:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403102:	4db0      	ldr	r5, [pc, #704]	; (4033c4 <_svfprintf_r+0x102c>)
  403104:	ddb5      	ble.n	403072 <_svfprintf_r+0xcda>
  403106:	4622      	mov	r2, r4
  403108:	2710      	movs	r7, #16
  40310a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40310e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403110:	e004      	b.n	40311c <_svfprintf_r+0xd84>
  403112:	f108 0808 	add.w	r8, r8, #8
  403116:	3e10      	subs	r6, #16
  403118:	2e10      	cmp	r6, #16
  40311a:	dda9      	ble.n	403070 <_svfprintf_r+0xcd8>
  40311c:	3301      	adds	r3, #1
  40311e:	3210      	adds	r2, #16
  403120:	2b07      	cmp	r3, #7
  403122:	9227      	str	r2, [sp, #156]	; 0x9c
  403124:	9326      	str	r3, [sp, #152]	; 0x98
  403126:	e888 00a0 	stmia.w	r8, {r5, r7}
  40312a:	ddf2      	ble.n	403112 <_svfprintf_r+0xd7a>
  40312c:	aa25      	add	r2, sp, #148	; 0x94
  40312e:	4621      	mov	r1, r4
  403130:	4658      	mov	r0, fp
  403132:	f002 fa93 	bl	40565c <__ssprint_r>
  403136:	2800      	cmp	r0, #0
  403138:	f47f aa00 	bne.w	40253c <_svfprintf_r+0x1a4>
  40313c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40313e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403140:	46c8      	mov	r8, r9
  403142:	e7e8      	b.n	403116 <_svfprintf_r+0xd7e>
  403144:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403146:	9819      	ldr	r0, [sp, #100]	; 0x64
  403148:	991a      	ldr	r1, [sp, #104]	; 0x68
  40314a:	f8c8 1000 	str.w	r1, [r8]
  40314e:	3301      	adds	r3, #1
  403150:	4404      	add	r4, r0
  403152:	2b07      	cmp	r3, #7
  403154:	9427      	str	r4, [sp, #156]	; 0x9c
  403156:	f8c8 0004 	str.w	r0, [r8, #4]
  40315a:	9326      	str	r3, [sp, #152]	; 0x98
  40315c:	f300 81f5 	bgt.w	40354a <_svfprintf_r+0x11b2>
  403160:	f108 0808 	add.w	r8, r8, #8
  403164:	e7ac      	b.n	4030c0 <_svfprintf_r+0xd28>
  403166:	9b07      	ldr	r3, [sp, #28]
  403168:	07da      	lsls	r2, r3, #31
  40316a:	f53f adfe 	bmi.w	402d6a <_svfprintf_r+0x9d2>
  40316e:	3701      	adds	r7, #1
  403170:	3401      	adds	r4, #1
  403172:	2301      	movs	r3, #1
  403174:	2f07      	cmp	r7, #7
  403176:	9427      	str	r4, [sp, #156]	; 0x9c
  403178:	9726      	str	r7, [sp, #152]	; 0x98
  40317a:	f8c8 6000 	str.w	r6, [r8]
  40317e:	f8c8 3004 	str.w	r3, [r8, #4]
  403182:	f77f ae25 	ble.w	402dd0 <_svfprintf_r+0xa38>
  403186:	e74a      	b.n	40301e <_svfprintf_r+0xc86>
  403188:	aa25      	add	r2, sp, #148	; 0x94
  40318a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40318c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40318e:	f002 fa65 	bl	40565c <__ssprint_r>
  403192:	2800      	cmp	r0, #0
  403194:	f47f a9d2 	bne.w	40253c <_svfprintf_r+0x1a4>
  403198:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40319a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40319c:	46c8      	mov	r8, r9
  40319e:	e5f2      	b.n	402d86 <_svfprintf_r+0x9ee>
  4031a0:	aa25      	add	r2, sp, #148	; 0x94
  4031a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031a4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031a6:	f002 fa59 	bl	40565c <__ssprint_r>
  4031aa:	2800      	cmp	r0, #0
  4031ac:	f47f a9c6 	bne.w	40253c <_svfprintf_r+0x1a4>
  4031b0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4031b2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4031b4:	46c8      	mov	r8, r9
  4031b6:	e5f5      	b.n	402da4 <_svfprintf_r+0xa0c>
  4031b8:	464e      	mov	r6, r9
  4031ba:	f7ff b9fd 	b.w	4025b8 <_svfprintf_r+0x220>
  4031be:	aa25      	add	r2, sp, #148	; 0x94
  4031c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031c4:	f002 fa4a 	bl	40565c <__ssprint_r>
  4031c8:	2800      	cmp	r0, #0
  4031ca:	f47f a9b7 	bne.w	40253c <_svfprintf_r+0x1a4>
  4031ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4031d0:	46c8      	mov	r8, r9
  4031d2:	f7ff ba72 	b.w	4026ba <_svfprintf_r+0x322>
  4031d6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4031d8:	4622      	mov	r2, r4
  4031da:	4620      	mov	r0, r4
  4031dc:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4031de:	4623      	mov	r3, r4
  4031e0:	4621      	mov	r1, r4
  4031e2:	f003 fb01 	bl	4067e8 <__aeabi_dcmpun>
  4031e6:	2800      	cmp	r0, #0
  4031e8:	f040 8286 	bne.w	4036f8 <_svfprintf_r+0x1360>
  4031ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4031ee:	3301      	adds	r3, #1
  4031f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4031f2:	f023 0320 	bic.w	r3, r3, #32
  4031f6:	930e      	str	r3, [sp, #56]	; 0x38
  4031f8:	f000 81e2 	beq.w	4035c0 <_svfprintf_r+0x1228>
  4031fc:	2b47      	cmp	r3, #71	; 0x47
  4031fe:	f000 811e 	beq.w	40343e <_svfprintf_r+0x10a6>
  403202:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  403206:	9307      	str	r3, [sp, #28]
  403208:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40320a:	1e1f      	subs	r7, r3, #0
  40320c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40320e:	9308      	str	r3, [sp, #32]
  403210:	bfbb      	ittet	lt
  403212:	463b      	movlt	r3, r7
  403214:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403218:	2300      	movge	r3, #0
  40321a:	232d      	movlt	r3, #45	; 0x2d
  40321c:	9310      	str	r3, [sp, #64]	; 0x40
  40321e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403220:	2b66      	cmp	r3, #102	; 0x66
  403222:	f000 81bb 	beq.w	40359c <_svfprintf_r+0x1204>
  403226:	2b46      	cmp	r3, #70	; 0x46
  403228:	f000 80df 	beq.w	4033ea <_svfprintf_r+0x1052>
  40322c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40322e:	9a08      	ldr	r2, [sp, #32]
  403230:	2b45      	cmp	r3, #69	; 0x45
  403232:	bf0c      	ite	eq
  403234:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  403236:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403238:	a823      	add	r0, sp, #140	; 0x8c
  40323a:	a920      	add	r1, sp, #128	; 0x80
  40323c:	bf08      	it	eq
  40323e:	1c5d      	addeq	r5, r3, #1
  403240:	9004      	str	r0, [sp, #16]
  403242:	9103      	str	r1, [sp, #12]
  403244:	a81f      	add	r0, sp, #124	; 0x7c
  403246:	2102      	movs	r1, #2
  403248:	463b      	mov	r3, r7
  40324a:	9002      	str	r0, [sp, #8]
  40324c:	9501      	str	r5, [sp, #4]
  40324e:	9100      	str	r1, [sp, #0]
  403250:	980c      	ldr	r0, [sp, #48]	; 0x30
  403252:	f000 fb75 	bl	403940 <_dtoa_r>
  403256:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403258:	2b67      	cmp	r3, #103	; 0x67
  40325a:	4606      	mov	r6, r0
  40325c:	f040 81e0 	bne.w	403620 <_svfprintf_r+0x1288>
  403260:	f01b 0f01 	tst.w	fp, #1
  403264:	f000 8246 	beq.w	4036f4 <_svfprintf_r+0x135c>
  403268:	1974      	adds	r4, r6, r5
  40326a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40326c:	9808      	ldr	r0, [sp, #32]
  40326e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403270:	4639      	mov	r1, r7
  403272:	f003 fa87 	bl	406784 <__aeabi_dcmpeq>
  403276:	2800      	cmp	r0, #0
  403278:	f040 8165 	bne.w	403546 <_svfprintf_r+0x11ae>
  40327c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40327e:	42a3      	cmp	r3, r4
  403280:	d206      	bcs.n	403290 <_svfprintf_r+0xef8>
  403282:	2130      	movs	r1, #48	; 0x30
  403284:	1c5a      	adds	r2, r3, #1
  403286:	9223      	str	r2, [sp, #140]	; 0x8c
  403288:	7019      	strb	r1, [r3, #0]
  40328a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40328c:	429c      	cmp	r4, r3
  40328e:	d8f9      	bhi.n	403284 <_svfprintf_r+0xeec>
  403290:	1b9b      	subs	r3, r3, r6
  403292:	9313      	str	r3, [sp, #76]	; 0x4c
  403294:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403296:	2b47      	cmp	r3, #71	; 0x47
  403298:	f000 80e9 	beq.w	40346e <_svfprintf_r+0x10d6>
  40329c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40329e:	2b65      	cmp	r3, #101	; 0x65
  4032a0:	f340 81cd 	ble.w	40363e <_svfprintf_r+0x12a6>
  4032a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032a6:	2b66      	cmp	r3, #102	; 0x66
  4032a8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4032aa:	9312      	str	r3, [sp, #72]	; 0x48
  4032ac:	f000 819e 	beq.w	4035ec <_svfprintf_r+0x1254>
  4032b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4032b2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4032b4:	4619      	mov	r1, r3
  4032b6:	4291      	cmp	r1, r2
  4032b8:	f300 818a 	bgt.w	4035d0 <_svfprintf_r+0x1238>
  4032bc:	f01b 0f01 	tst.w	fp, #1
  4032c0:	f040 8213 	bne.w	4036ea <_svfprintf_r+0x1352>
  4032c4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4032c8:	9308      	str	r3, [sp, #32]
  4032ca:	2367      	movs	r3, #103	; 0x67
  4032cc:	920e      	str	r2, [sp, #56]	; 0x38
  4032ce:	9311      	str	r3, [sp, #68]	; 0x44
  4032d0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4032d2:	2b00      	cmp	r3, #0
  4032d4:	f040 80c4 	bne.w	403460 <_svfprintf_r+0x10c8>
  4032d8:	930a      	str	r3, [sp, #40]	; 0x28
  4032da:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4032de:	f7ff b973 	b.w	4025c8 <_svfprintf_r+0x230>
  4032e2:	4635      	mov	r5, r6
  4032e4:	460c      	mov	r4, r1
  4032e6:	4646      	mov	r6, r8
  4032e8:	4690      	mov	r8, r2
  4032ea:	3301      	adds	r3, #1
  4032ec:	443c      	add	r4, r7
  4032ee:	2b07      	cmp	r3, #7
  4032f0:	9427      	str	r4, [sp, #156]	; 0x9c
  4032f2:	9326      	str	r3, [sp, #152]	; 0x98
  4032f4:	e888 00a0 	stmia.w	r8, {r5, r7}
  4032f8:	f73f aed1 	bgt.w	40309e <_svfprintf_r+0xd06>
  4032fc:	f108 0808 	add.w	r8, r8, #8
  403300:	e6d7      	b.n	4030b2 <_svfprintf_r+0xd1a>
  403302:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403304:	6813      	ldr	r3, [r2, #0]
  403306:	3204      	adds	r2, #4
  403308:	920f      	str	r2, [sp, #60]	; 0x3c
  40330a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40330c:	601a      	str	r2, [r3, #0]
  40330e:	f7ff b86a 	b.w	4023e6 <_svfprintf_r+0x4e>
  403312:	aa25      	add	r2, sp, #148	; 0x94
  403314:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403316:	980c      	ldr	r0, [sp, #48]	; 0x30
  403318:	f002 f9a0 	bl	40565c <__ssprint_r>
  40331c:	2800      	cmp	r0, #0
  40331e:	f47f a90d 	bne.w	40253c <_svfprintf_r+0x1a4>
  403322:	46c8      	mov	r8, r9
  403324:	e48d      	b.n	402c42 <_svfprintf_r+0x8aa>
  403326:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403328:	4a27      	ldr	r2, [pc, #156]	; (4033c8 <_svfprintf_r+0x1030>)
  40332a:	f8c8 2000 	str.w	r2, [r8]
  40332e:	3301      	adds	r3, #1
  403330:	3401      	adds	r4, #1
  403332:	2201      	movs	r2, #1
  403334:	2b07      	cmp	r3, #7
  403336:	9427      	str	r4, [sp, #156]	; 0x9c
  403338:	9326      	str	r3, [sp, #152]	; 0x98
  40333a:	f8c8 2004 	str.w	r2, [r8, #4]
  40333e:	dc72      	bgt.n	403426 <_svfprintf_r+0x108e>
  403340:	f108 0808 	add.w	r8, r8, #8
  403344:	b929      	cbnz	r1, 403352 <_svfprintf_r+0xfba>
  403346:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403348:	b91b      	cbnz	r3, 403352 <_svfprintf_r+0xfba>
  40334a:	9b07      	ldr	r3, [sp, #28]
  40334c:	07d8      	lsls	r0, r3, #31
  40334e:	f57f aa03 	bpl.w	402758 <_svfprintf_r+0x3c0>
  403352:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403354:	9819      	ldr	r0, [sp, #100]	; 0x64
  403356:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403358:	f8c8 2000 	str.w	r2, [r8]
  40335c:	3301      	adds	r3, #1
  40335e:	4602      	mov	r2, r0
  403360:	4422      	add	r2, r4
  403362:	2b07      	cmp	r3, #7
  403364:	9227      	str	r2, [sp, #156]	; 0x9c
  403366:	f8c8 0004 	str.w	r0, [r8, #4]
  40336a:	9326      	str	r3, [sp, #152]	; 0x98
  40336c:	f300 818d 	bgt.w	40368a <_svfprintf_r+0x12f2>
  403370:	f108 0808 	add.w	r8, r8, #8
  403374:	2900      	cmp	r1, #0
  403376:	f2c0 8165 	blt.w	403644 <_svfprintf_r+0x12ac>
  40337a:	9913      	ldr	r1, [sp, #76]	; 0x4c
  40337c:	f8c8 6000 	str.w	r6, [r8]
  403380:	3301      	adds	r3, #1
  403382:	188c      	adds	r4, r1, r2
  403384:	2b07      	cmp	r3, #7
  403386:	9427      	str	r4, [sp, #156]	; 0x9c
  403388:	9326      	str	r3, [sp, #152]	; 0x98
  40338a:	f8c8 1004 	str.w	r1, [r8, #4]
  40338e:	f77f a9e1 	ble.w	402754 <_svfprintf_r+0x3bc>
  403392:	e52c      	b.n	402dee <_svfprintf_r+0xa56>
  403394:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403396:	9909      	ldr	r1, [sp, #36]	; 0x24
  403398:	6813      	ldr	r3, [r2, #0]
  40339a:	17cd      	asrs	r5, r1, #31
  40339c:	4608      	mov	r0, r1
  40339e:	3204      	adds	r2, #4
  4033a0:	4629      	mov	r1, r5
  4033a2:	920f      	str	r2, [sp, #60]	; 0x3c
  4033a4:	e9c3 0100 	strd	r0, r1, [r3]
  4033a8:	f7ff b81d 	b.w	4023e6 <_svfprintf_r+0x4e>
  4033ac:	aa25      	add	r2, sp, #148	; 0x94
  4033ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033b0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033b2:	f002 f953 	bl	40565c <__ssprint_r>
  4033b6:	2800      	cmp	r0, #0
  4033b8:	f47f a8c0 	bne.w	40253c <_svfprintf_r+0x1a4>
  4033bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033be:	46c8      	mov	r8, r9
  4033c0:	e458      	b.n	402c74 <_svfprintf_r+0x8dc>
  4033c2:	bf00      	nop
  4033c4:	00407344 	.word	0x00407344
  4033c8:	00407330 	.word	0x00407330
  4033cc:	2140      	movs	r1, #64	; 0x40
  4033ce:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033d0:	f001 fa0c 	bl	4047ec <_malloc_r>
  4033d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4033d6:	6010      	str	r0, [r2, #0]
  4033d8:	6110      	str	r0, [r2, #16]
  4033da:	2800      	cmp	r0, #0
  4033dc:	f000 81f2 	beq.w	4037c4 <_svfprintf_r+0x142c>
  4033e0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4033e2:	2340      	movs	r3, #64	; 0x40
  4033e4:	6153      	str	r3, [r2, #20]
  4033e6:	f7fe bfee 	b.w	4023c6 <_svfprintf_r+0x2e>
  4033ea:	a823      	add	r0, sp, #140	; 0x8c
  4033ec:	a920      	add	r1, sp, #128	; 0x80
  4033ee:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4033f0:	9004      	str	r0, [sp, #16]
  4033f2:	9103      	str	r1, [sp, #12]
  4033f4:	a81f      	add	r0, sp, #124	; 0x7c
  4033f6:	2103      	movs	r1, #3
  4033f8:	9002      	str	r0, [sp, #8]
  4033fa:	9a08      	ldr	r2, [sp, #32]
  4033fc:	9401      	str	r4, [sp, #4]
  4033fe:	463b      	mov	r3, r7
  403400:	9100      	str	r1, [sp, #0]
  403402:	980c      	ldr	r0, [sp, #48]	; 0x30
  403404:	f000 fa9c 	bl	403940 <_dtoa_r>
  403408:	4625      	mov	r5, r4
  40340a:	4606      	mov	r6, r0
  40340c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40340e:	2b46      	cmp	r3, #70	; 0x46
  403410:	eb06 0405 	add.w	r4, r6, r5
  403414:	f47f af29 	bne.w	40326a <_svfprintf_r+0xed2>
  403418:	7833      	ldrb	r3, [r6, #0]
  40341a:	2b30      	cmp	r3, #48	; 0x30
  40341c:	f000 8178 	beq.w	403710 <_svfprintf_r+0x1378>
  403420:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  403422:	442c      	add	r4, r5
  403424:	e721      	b.n	40326a <_svfprintf_r+0xed2>
  403426:	aa25      	add	r2, sp, #148	; 0x94
  403428:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40342a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40342c:	f002 f916 	bl	40565c <__ssprint_r>
  403430:	2800      	cmp	r0, #0
  403432:	f47f a883 	bne.w	40253c <_svfprintf_r+0x1a4>
  403436:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403438:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40343a:	46c8      	mov	r8, r9
  40343c:	e782      	b.n	403344 <_svfprintf_r+0xfac>
  40343e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403440:	2b00      	cmp	r3, #0
  403442:	bf08      	it	eq
  403444:	2301      	moveq	r3, #1
  403446:	930a      	str	r3, [sp, #40]	; 0x28
  403448:	e6db      	b.n	403202 <_svfprintf_r+0xe6a>
  40344a:	4630      	mov	r0, r6
  40344c:	940a      	str	r4, [sp, #40]	; 0x28
  40344e:	f002 f897 	bl	405580 <strlen>
  403452:	950f      	str	r5, [sp, #60]	; 0x3c
  403454:	900e      	str	r0, [sp, #56]	; 0x38
  403456:	f8cd b01c 	str.w	fp, [sp, #28]
  40345a:	4603      	mov	r3, r0
  40345c:	f7ff b9f9 	b.w	402852 <_svfprintf_r+0x4ba>
  403460:	272d      	movs	r7, #45	; 0x2d
  403462:	2300      	movs	r3, #0
  403464:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403468:	930a      	str	r3, [sp, #40]	; 0x28
  40346a:	f7ff b8ae 	b.w	4025ca <_svfprintf_r+0x232>
  40346e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403470:	9312      	str	r3, [sp, #72]	; 0x48
  403472:	461a      	mov	r2, r3
  403474:	3303      	adds	r3, #3
  403476:	db04      	blt.n	403482 <_svfprintf_r+0x10ea>
  403478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40347a:	4619      	mov	r1, r3
  40347c:	4291      	cmp	r1, r2
  40347e:	f6bf af17 	bge.w	4032b0 <_svfprintf_r+0xf18>
  403482:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403484:	3b02      	subs	r3, #2
  403486:	9311      	str	r3, [sp, #68]	; 0x44
  403488:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  40348c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403490:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403492:	3b01      	subs	r3, #1
  403494:	2b00      	cmp	r3, #0
  403496:	931f      	str	r3, [sp, #124]	; 0x7c
  403498:	bfbd      	ittte	lt
  40349a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  40349c:	f1c3 0301 	rsblt	r3, r3, #1
  4034a0:	222d      	movlt	r2, #45	; 0x2d
  4034a2:	222b      	movge	r2, #43	; 0x2b
  4034a4:	2b09      	cmp	r3, #9
  4034a6:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4034aa:	f340 8116 	ble.w	4036da <_svfprintf_r+0x1342>
  4034ae:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4034b2:	4620      	mov	r0, r4
  4034b4:	4dab      	ldr	r5, [pc, #684]	; (403764 <_svfprintf_r+0x13cc>)
  4034b6:	e000      	b.n	4034ba <_svfprintf_r+0x1122>
  4034b8:	4610      	mov	r0, r2
  4034ba:	fb85 1203 	smull	r1, r2, r5, r3
  4034be:	17d9      	asrs	r1, r3, #31
  4034c0:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4034c4:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4034c8:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4034cc:	3230      	adds	r2, #48	; 0x30
  4034ce:	2909      	cmp	r1, #9
  4034d0:	f800 2c01 	strb.w	r2, [r0, #-1]
  4034d4:	460b      	mov	r3, r1
  4034d6:	f100 32ff 	add.w	r2, r0, #4294967295
  4034da:	dced      	bgt.n	4034b8 <_svfprintf_r+0x1120>
  4034dc:	3330      	adds	r3, #48	; 0x30
  4034de:	3802      	subs	r0, #2
  4034e0:	b2d9      	uxtb	r1, r3
  4034e2:	4284      	cmp	r4, r0
  4034e4:	f802 1c01 	strb.w	r1, [r2, #-1]
  4034e8:	f240 8165 	bls.w	4037b6 <_svfprintf_r+0x141e>
  4034ec:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4034f0:	4613      	mov	r3, r2
  4034f2:	e001      	b.n	4034f8 <_svfprintf_r+0x1160>
  4034f4:	f813 1b01 	ldrb.w	r1, [r3], #1
  4034f8:	f800 1b01 	strb.w	r1, [r0], #1
  4034fc:	42a3      	cmp	r3, r4
  4034fe:	d1f9      	bne.n	4034f4 <_svfprintf_r+0x115c>
  403500:	3301      	adds	r3, #1
  403502:	1a9b      	subs	r3, r3, r2
  403504:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403508:	4413      	add	r3, r2
  40350a:	aa21      	add	r2, sp, #132	; 0x84
  40350c:	1a9b      	subs	r3, r3, r2
  40350e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403510:	931b      	str	r3, [sp, #108]	; 0x6c
  403512:	2a01      	cmp	r2, #1
  403514:	4413      	add	r3, r2
  403516:	930e      	str	r3, [sp, #56]	; 0x38
  403518:	f340 8119 	ble.w	40374e <_svfprintf_r+0x13b6>
  40351c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40351e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403520:	4413      	add	r3, r2
  403522:	930e      	str	r3, [sp, #56]	; 0x38
  403524:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403528:	9308      	str	r3, [sp, #32]
  40352a:	2300      	movs	r3, #0
  40352c:	9312      	str	r3, [sp, #72]	; 0x48
  40352e:	e6cf      	b.n	4032d0 <_svfprintf_r+0xf38>
  403530:	aa25      	add	r2, sp, #148	; 0x94
  403532:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403534:	980c      	ldr	r0, [sp, #48]	; 0x30
  403536:	f002 f891 	bl	40565c <__ssprint_r>
  40353a:	2800      	cmp	r0, #0
  40353c:	f47e affe 	bne.w	40253c <_svfprintf_r+0x1a4>
  403540:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403542:	46c8      	mov	r8, r9
  403544:	e4d7      	b.n	402ef6 <_svfprintf_r+0xb5e>
  403546:	4623      	mov	r3, r4
  403548:	e6a2      	b.n	403290 <_svfprintf_r+0xef8>
  40354a:	aa25      	add	r2, sp, #148	; 0x94
  40354c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40354e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403550:	f002 f884 	bl	40565c <__ssprint_r>
  403554:	2800      	cmp	r0, #0
  403556:	f47e aff1 	bne.w	40253c <_svfprintf_r+0x1a4>
  40355a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40355c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40355e:	46c8      	mov	r8, r9
  403560:	e5ae      	b.n	4030c0 <_svfprintf_r+0xd28>
  403562:	aa25      	add	r2, sp, #148	; 0x94
  403564:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403566:	980c      	ldr	r0, [sp, #48]	; 0x30
  403568:	f002 f878 	bl	40565c <__ssprint_r>
  40356c:	2800      	cmp	r0, #0
  40356e:	f47e afe5 	bne.w	40253c <_svfprintf_r+0x1a4>
  403572:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403574:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403576:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403578:	1a9a      	subs	r2, r3, r2
  40357a:	46c8      	mov	r8, r9
  40357c:	e5b8      	b.n	4030f0 <_svfprintf_r+0xd58>
  40357e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403580:	9612      	str	r6, [sp, #72]	; 0x48
  403582:	2b06      	cmp	r3, #6
  403584:	bf28      	it	cs
  403586:	2306      	movcs	r3, #6
  403588:	960a      	str	r6, [sp, #40]	; 0x28
  40358a:	4637      	mov	r7, r6
  40358c:	9308      	str	r3, [sp, #32]
  40358e:	950f      	str	r5, [sp, #60]	; 0x3c
  403590:	f8cd b01c 	str.w	fp, [sp, #28]
  403594:	930e      	str	r3, [sp, #56]	; 0x38
  403596:	4e74      	ldr	r6, [pc, #464]	; (403768 <_svfprintf_r+0x13d0>)
  403598:	f7ff b816 	b.w	4025c8 <_svfprintf_r+0x230>
  40359c:	a823      	add	r0, sp, #140	; 0x8c
  40359e:	a920      	add	r1, sp, #128	; 0x80
  4035a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4035a2:	9004      	str	r0, [sp, #16]
  4035a4:	9103      	str	r1, [sp, #12]
  4035a6:	a81f      	add	r0, sp, #124	; 0x7c
  4035a8:	2103      	movs	r1, #3
  4035aa:	9002      	str	r0, [sp, #8]
  4035ac:	9a08      	ldr	r2, [sp, #32]
  4035ae:	9501      	str	r5, [sp, #4]
  4035b0:	463b      	mov	r3, r7
  4035b2:	9100      	str	r1, [sp, #0]
  4035b4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035b6:	f000 f9c3 	bl	403940 <_dtoa_r>
  4035ba:	4606      	mov	r6, r0
  4035bc:	1944      	adds	r4, r0, r5
  4035be:	e72b      	b.n	403418 <_svfprintf_r+0x1080>
  4035c0:	2306      	movs	r3, #6
  4035c2:	930a      	str	r3, [sp, #40]	; 0x28
  4035c4:	e61d      	b.n	403202 <_svfprintf_r+0xe6a>
  4035c6:	272d      	movs	r7, #45	; 0x2d
  4035c8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4035cc:	f7ff bacd 	b.w	402b6a <_svfprintf_r+0x7d2>
  4035d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4035d2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4035d4:	4413      	add	r3, r2
  4035d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4035d8:	930e      	str	r3, [sp, #56]	; 0x38
  4035da:	2a00      	cmp	r2, #0
  4035dc:	f340 80b0 	ble.w	403740 <_svfprintf_r+0x13a8>
  4035e0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4035e4:	9308      	str	r3, [sp, #32]
  4035e6:	2367      	movs	r3, #103	; 0x67
  4035e8:	9311      	str	r3, [sp, #68]	; 0x44
  4035ea:	e671      	b.n	4032d0 <_svfprintf_r+0xf38>
  4035ec:	2b00      	cmp	r3, #0
  4035ee:	f340 80c3 	ble.w	403778 <_svfprintf_r+0x13e0>
  4035f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4035f4:	2a00      	cmp	r2, #0
  4035f6:	f040 8099 	bne.w	40372c <_svfprintf_r+0x1394>
  4035fa:	f01b 0f01 	tst.w	fp, #1
  4035fe:	f040 8095 	bne.w	40372c <_svfprintf_r+0x1394>
  403602:	9308      	str	r3, [sp, #32]
  403604:	930e      	str	r3, [sp, #56]	; 0x38
  403606:	e663      	b.n	4032d0 <_svfprintf_r+0xf38>
  403608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40360a:	9308      	str	r3, [sp, #32]
  40360c:	930e      	str	r3, [sp, #56]	; 0x38
  40360e:	900a      	str	r0, [sp, #40]	; 0x28
  403610:	950f      	str	r5, [sp, #60]	; 0x3c
  403612:	f8cd b01c 	str.w	fp, [sp, #28]
  403616:	9012      	str	r0, [sp, #72]	; 0x48
  403618:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40361c:	f7fe bfd4 	b.w	4025c8 <_svfprintf_r+0x230>
  403620:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403622:	2b47      	cmp	r3, #71	; 0x47
  403624:	f47f ae20 	bne.w	403268 <_svfprintf_r+0xed0>
  403628:	f01b 0f01 	tst.w	fp, #1
  40362c:	f47f aeee 	bne.w	40340c <_svfprintf_r+0x1074>
  403630:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403632:	1b9b      	subs	r3, r3, r6
  403634:	9313      	str	r3, [sp, #76]	; 0x4c
  403636:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403638:	2b47      	cmp	r3, #71	; 0x47
  40363a:	f43f af18 	beq.w	40346e <_svfprintf_r+0x10d6>
  40363e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403640:	9312      	str	r3, [sp, #72]	; 0x48
  403642:	e721      	b.n	403488 <_svfprintf_r+0x10f0>
  403644:	424f      	negs	r7, r1
  403646:	3110      	adds	r1, #16
  403648:	4d48      	ldr	r5, [pc, #288]	; (40376c <_svfprintf_r+0x13d4>)
  40364a:	da2f      	bge.n	4036ac <_svfprintf_r+0x1314>
  40364c:	2410      	movs	r4, #16
  40364e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403652:	e004      	b.n	40365e <_svfprintf_r+0x12c6>
  403654:	f108 0808 	add.w	r8, r8, #8
  403658:	3f10      	subs	r7, #16
  40365a:	2f10      	cmp	r7, #16
  40365c:	dd26      	ble.n	4036ac <_svfprintf_r+0x1314>
  40365e:	3301      	adds	r3, #1
  403660:	3210      	adds	r2, #16
  403662:	2b07      	cmp	r3, #7
  403664:	9227      	str	r2, [sp, #156]	; 0x9c
  403666:	9326      	str	r3, [sp, #152]	; 0x98
  403668:	f8c8 5000 	str.w	r5, [r8]
  40366c:	f8c8 4004 	str.w	r4, [r8, #4]
  403670:	ddf0      	ble.n	403654 <_svfprintf_r+0x12bc>
  403672:	aa25      	add	r2, sp, #148	; 0x94
  403674:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403676:	4658      	mov	r0, fp
  403678:	f001 fff0 	bl	40565c <__ssprint_r>
  40367c:	2800      	cmp	r0, #0
  40367e:	f47e af5d 	bne.w	40253c <_svfprintf_r+0x1a4>
  403682:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403684:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403686:	46c8      	mov	r8, r9
  403688:	e7e6      	b.n	403658 <_svfprintf_r+0x12c0>
  40368a:	aa25      	add	r2, sp, #148	; 0x94
  40368c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40368e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403690:	f001 ffe4 	bl	40565c <__ssprint_r>
  403694:	2800      	cmp	r0, #0
  403696:	f47e af51 	bne.w	40253c <_svfprintf_r+0x1a4>
  40369a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40369c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40369e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036a0:	46c8      	mov	r8, r9
  4036a2:	e667      	b.n	403374 <_svfprintf_r+0xfdc>
  4036a4:	2000      	movs	r0, #0
  4036a6:	900a      	str	r0, [sp, #40]	; 0x28
  4036a8:	f7fe bed0 	b.w	40244c <_svfprintf_r+0xb4>
  4036ac:	3301      	adds	r3, #1
  4036ae:	443a      	add	r2, r7
  4036b0:	2b07      	cmp	r3, #7
  4036b2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4036b6:	9227      	str	r2, [sp, #156]	; 0x9c
  4036b8:	9326      	str	r3, [sp, #152]	; 0x98
  4036ba:	f108 0808 	add.w	r8, r8, #8
  4036be:	f77f ae5c 	ble.w	40337a <_svfprintf_r+0xfe2>
  4036c2:	aa25      	add	r2, sp, #148	; 0x94
  4036c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036c8:	f001 ffc8 	bl	40565c <__ssprint_r>
  4036cc:	2800      	cmp	r0, #0
  4036ce:	f47e af35 	bne.w	40253c <_svfprintf_r+0x1a4>
  4036d2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4036d4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036d6:	46c8      	mov	r8, r9
  4036d8:	e64f      	b.n	40337a <_svfprintf_r+0xfe2>
  4036da:	3330      	adds	r3, #48	; 0x30
  4036dc:	2230      	movs	r2, #48	; 0x30
  4036de:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4036e2:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4036e6:	ab22      	add	r3, sp, #136	; 0x88
  4036e8:	e70f      	b.n	40350a <_svfprintf_r+0x1172>
  4036ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4036ec:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4036ee:	4413      	add	r3, r2
  4036f0:	930e      	str	r3, [sp, #56]	; 0x38
  4036f2:	e775      	b.n	4035e0 <_svfprintf_r+0x1248>
  4036f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4036f6:	e5cb      	b.n	403290 <_svfprintf_r+0xef8>
  4036f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4036fa:	4e1d      	ldr	r6, [pc, #116]	; (403770 <_svfprintf_r+0x13d8>)
  4036fc:	2b00      	cmp	r3, #0
  4036fe:	bfb6      	itet	lt
  403700:	272d      	movlt	r7, #45	; 0x2d
  403702:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  403706:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40370a:	4b1a      	ldr	r3, [pc, #104]	; (403774 <_svfprintf_r+0x13dc>)
  40370c:	f7ff ba2f 	b.w	402b6e <_svfprintf_r+0x7d6>
  403710:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403712:	9808      	ldr	r0, [sp, #32]
  403714:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403716:	4639      	mov	r1, r7
  403718:	f003 f834 	bl	406784 <__aeabi_dcmpeq>
  40371c:	2800      	cmp	r0, #0
  40371e:	f47f ae7f 	bne.w	403420 <_svfprintf_r+0x1088>
  403722:	f1c5 0501 	rsb	r5, r5, #1
  403726:	951f      	str	r5, [sp, #124]	; 0x7c
  403728:	442c      	add	r4, r5
  40372a:	e59e      	b.n	40326a <_svfprintf_r+0xed2>
  40372c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40372e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403730:	4413      	add	r3, r2
  403732:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403734:	441a      	add	r2, r3
  403736:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40373a:	920e      	str	r2, [sp, #56]	; 0x38
  40373c:	9308      	str	r3, [sp, #32]
  40373e:	e5c7      	b.n	4032d0 <_svfprintf_r+0xf38>
  403740:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403742:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403744:	f1c3 0301 	rsb	r3, r3, #1
  403748:	441a      	add	r2, r3
  40374a:	4613      	mov	r3, r2
  40374c:	e7d0      	b.n	4036f0 <_svfprintf_r+0x1358>
  40374e:	f01b 0301 	ands.w	r3, fp, #1
  403752:	9312      	str	r3, [sp, #72]	; 0x48
  403754:	f47f aee2 	bne.w	40351c <_svfprintf_r+0x1184>
  403758:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40375a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40375e:	9308      	str	r3, [sp, #32]
  403760:	e5b6      	b.n	4032d0 <_svfprintf_r+0xf38>
  403762:	bf00      	nop
  403764:	66666667 	.word	0x66666667
  403768:	00407328 	.word	0x00407328
  40376c:	00407344 	.word	0x00407344
  403770:	004072fc 	.word	0x004072fc
  403774:	004072f8 	.word	0x004072f8
  403778:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40377a:	b913      	cbnz	r3, 403782 <_svfprintf_r+0x13ea>
  40377c:	f01b 0f01 	tst.w	fp, #1
  403780:	d002      	beq.n	403788 <_svfprintf_r+0x13f0>
  403782:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403784:	3301      	adds	r3, #1
  403786:	e7d4      	b.n	403732 <_svfprintf_r+0x139a>
  403788:	2301      	movs	r3, #1
  40378a:	e73a      	b.n	403602 <_svfprintf_r+0x126a>
  40378c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40378e:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403792:	6828      	ldr	r0, [r5, #0]
  403794:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403798:	900a      	str	r0, [sp, #40]	; 0x28
  40379a:	4628      	mov	r0, r5
  40379c:	3004      	adds	r0, #4
  40379e:	46a2      	mov	sl, r4
  4037a0:	900f      	str	r0, [sp, #60]	; 0x3c
  4037a2:	f7fe be51 	b.w	402448 <_svfprintf_r+0xb0>
  4037a6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4037aa:	f7ff b867 	b.w	40287c <_svfprintf_r+0x4e4>
  4037ae:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4037b2:	f7ff ba15 	b.w	402be0 <_svfprintf_r+0x848>
  4037b6:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4037ba:	e6a6      	b.n	40350a <_svfprintf_r+0x1172>
  4037bc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4037c0:	f7ff b8eb 	b.w	40299a <_svfprintf_r+0x602>
  4037c4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4037c6:	230c      	movs	r3, #12
  4037c8:	6013      	str	r3, [r2, #0]
  4037ca:	f04f 33ff 	mov.w	r3, #4294967295
  4037ce:	9309      	str	r3, [sp, #36]	; 0x24
  4037d0:	f7fe bebd 	b.w	40254e <_svfprintf_r+0x1b6>
  4037d4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4037d8:	f7ff b99a 	b.w	402b10 <_svfprintf_r+0x778>
  4037dc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4037e0:	f7ff b976 	b.w	402ad0 <_svfprintf_r+0x738>
  4037e4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4037e8:	f7ff b959 	b.w	402a9e <_svfprintf_r+0x706>
  4037ec:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4037f0:	f7ff b912 	b.w	402a18 <_svfprintf_r+0x680>

004037f4 <register_fini>:
  4037f4:	4b02      	ldr	r3, [pc, #8]	; (403800 <register_fini+0xc>)
  4037f6:	b113      	cbz	r3, 4037fe <register_fini+0xa>
  4037f8:	4802      	ldr	r0, [pc, #8]	; (403804 <register_fini+0x10>)
  4037fa:	f000 b805 	b.w	403808 <atexit>
  4037fe:	4770      	bx	lr
  403800:	00000000 	.word	0x00000000
  403804:	00404795 	.word	0x00404795

00403808 <atexit>:
  403808:	2300      	movs	r3, #0
  40380a:	4601      	mov	r1, r0
  40380c:	461a      	mov	r2, r3
  40380e:	4618      	mov	r0, r3
  403810:	f001 bfa2 	b.w	405758 <__register_exitproc>

00403814 <quorem>:
  403814:	6902      	ldr	r2, [r0, #16]
  403816:	690b      	ldr	r3, [r1, #16]
  403818:	4293      	cmp	r3, r2
  40381a:	f300 808d 	bgt.w	403938 <quorem+0x124>
  40381e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403822:	f103 38ff 	add.w	r8, r3, #4294967295
  403826:	f101 0714 	add.w	r7, r1, #20
  40382a:	f100 0b14 	add.w	fp, r0, #20
  40382e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403832:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403836:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40383a:	b083      	sub	sp, #12
  40383c:	3201      	adds	r2, #1
  40383e:	fbb3 f9f2 	udiv	r9, r3, r2
  403842:	eb0b 0304 	add.w	r3, fp, r4
  403846:	9400      	str	r4, [sp, #0]
  403848:	eb07 0a04 	add.w	sl, r7, r4
  40384c:	9301      	str	r3, [sp, #4]
  40384e:	f1b9 0f00 	cmp.w	r9, #0
  403852:	d039      	beq.n	4038c8 <quorem+0xb4>
  403854:	2500      	movs	r5, #0
  403856:	462e      	mov	r6, r5
  403858:	46bc      	mov	ip, r7
  40385a:	46de      	mov	lr, fp
  40385c:	f85c 4b04 	ldr.w	r4, [ip], #4
  403860:	f8de 3000 	ldr.w	r3, [lr]
  403864:	b2a2      	uxth	r2, r4
  403866:	fb09 5502 	mla	r5, r9, r2, r5
  40386a:	0c22      	lsrs	r2, r4, #16
  40386c:	0c2c      	lsrs	r4, r5, #16
  40386e:	fb09 4202 	mla	r2, r9, r2, r4
  403872:	b2ad      	uxth	r5, r5
  403874:	1b75      	subs	r5, r6, r5
  403876:	b296      	uxth	r6, r2
  403878:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40387c:	fa15 f383 	uxtah	r3, r5, r3
  403880:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403884:	b29b      	uxth	r3, r3
  403886:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40388a:	45e2      	cmp	sl, ip
  40388c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403890:	f84e 3b04 	str.w	r3, [lr], #4
  403894:	ea4f 4626 	mov.w	r6, r6, asr #16
  403898:	d2e0      	bcs.n	40385c <quorem+0x48>
  40389a:	9b00      	ldr	r3, [sp, #0]
  40389c:	f85b 3003 	ldr.w	r3, [fp, r3]
  4038a0:	b993      	cbnz	r3, 4038c8 <quorem+0xb4>
  4038a2:	9c01      	ldr	r4, [sp, #4]
  4038a4:	1f23      	subs	r3, r4, #4
  4038a6:	459b      	cmp	fp, r3
  4038a8:	d20c      	bcs.n	4038c4 <quorem+0xb0>
  4038aa:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4038ae:	b94b      	cbnz	r3, 4038c4 <quorem+0xb0>
  4038b0:	f1a4 0308 	sub.w	r3, r4, #8
  4038b4:	e002      	b.n	4038bc <quorem+0xa8>
  4038b6:	681a      	ldr	r2, [r3, #0]
  4038b8:	3b04      	subs	r3, #4
  4038ba:	b91a      	cbnz	r2, 4038c4 <quorem+0xb0>
  4038bc:	459b      	cmp	fp, r3
  4038be:	f108 38ff 	add.w	r8, r8, #4294967295
  4038c2:	d3f8      	bcc.n	4038b6 <quorem+0xa2>
  4038c4:	f8c0 8010 	str.w	r8, [r0, #16]
  4038c8:	4604      	mov	r4, r0
  4038ca:	f001 fd35 	bl	405338 <__mcmp>
  4038ce:	2800      	cmp	r0, #0
  4038d0:	db2e      	blt.n	403930 <quorem+0x11c>
  4038d2:	f109 0901 	add.w	r9, r9, #1
  4038d6:	465d      	mov	r5, fp
  4038d8:	2300      	movs	r3, #0
  4038da:	f857 1b04 	ldr.w	r1, [r7], #4
  4038de:	6828      	ldr	r0, [r5, #0]
  4038e0:	b28a      	uxth	r2, r1
  4038e2:	1a9a      	subs	r2, r3, r2
  4038e4:	0c0b      	lsrs	r3, r1, #16
  4038e6:	fa12 f280 	uxtah	r2, r2, r0
  4038ea:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4038ee:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4038f2:	b292      	uxth	r2, r2
  4038f4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4038f8:	45ba      	cmp	sl, r7
  4038fa:	f845 2b04 	str.w	r2, [r5], #4
  4038fe:	ea4f 4323 	mov.w	r3, r3, asr #16
  403902:	d2ea      	bcs.n	4038da <quorem+0xc6>
  403904:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403908:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40390c:	b982      	cbnz	r2, 403930 <quorem+0x11c>
  40390e:	1f1a      	subs	r2, r3, #4
  403910:	4593      	cmp	fp, r2
  403912:	d20b      	bcs.n	40392c <quorem+0x118>
  403914:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403918:	b942      	cbnz	r2, 40392c <quorem+0x118>
  40391a:	3b08      	subs	r3, #8
  40391c:	e002      	b.n	403924 <quorem+0x110>
  40391e:	681a      	ldr	r2, [r3, #0]
  403920:	3b04      	subs	r3, #4
  403922:	b91a      	cbnz	r2, 40392c <quorem+0x118>
  403924:	459b      	cmp	fp, r3
  403926:	f108 38ff 	add.w	r8, r8, #4294967295
  40392a:	d3f8      	bcc.n	40391e <quorem+0x10a>
  40392c:	f8c4 8010 	str.w	r8, [r4, #16]
  403930:	4648      	mov	r0, r9
  403932:	b003      	add	sp, #12
  403934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403938:	2000      	movs	r0, #0
  40393a:	4770      	bx	lr
  40393c:	0000      	movs	r0, r0
	...

00403940 <_dtoa_r>:
  403940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403944:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403946:	b09b      	sub	sp, #108	; 0x6c
  403948:	4604      	mov	r4, r0
  40394a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40394c:	4692      	mov	sl, r2
  40394e:	469b      	mov	fp, r3
  403950:	b141      	cbz	r1, 403964 <_dtoa_r+0x24>
  403952:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403954:	604a      	str	r2, [r1, #4]
  403956:	2301      	movs	r3, #1
  403958:	4093      	lsls	r3, r2
  40395a:	608b      	str	r3, [r1, #8]
  40395c:	f001 fb14 	bl	404f88 <_Bfree>
  403960:	2300      	movs	r3, #0
  403962:	6423      	str	r3, [r4, #64]	; 0x40
  403964:	f1bb 0f00 	cmp.w	fp, #0
  403968:	465d      	mov	r5, fp
  40396a:	db35      	blt.n	4039d8 <_dtoa_r+0x98>
  40396c:	2300      	movs	r3, #0
  40396e:	6033      	str	r3, [r6, #0]
  403970:	4b9d      	ldr	r3, [pc, #628]	; (403be8 <_dtoa_r+0x2a8>)
  403972:	43ab      	bics	r3, r5
  403974:	d015      	beq.n	4039a2 <_dtoa_r+0x62>
  403976:	4650      	mov	r0, sl
  403978:	4659      	mov	r1, fp
  40397a:	2200      	movs	r2, #0
  40397c:	2300      	movs	r3, #0
  40397e:	f002 ff01 	bl	406784 <__aeabi_dcmpeq>
  403982:	4680      	mov	r8, r0
  403984:	2800      	cmp	r0, #0
  403986:	d02d      	beq.n	4039e4 <_dtoa_r+0xa4>
  403988:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40398a:	2301      	movs	r3, #1
  40398c:	6013      	str	r3, [r2, #0]
  40398e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403990:	2b00      	cmp	r3, #0
  403992:	f000 80bd 	beq.w	403b10 <_dtoa_r+0x1d0>
  403996:	4895      	ldr	r0, [pc, #596]	; (403bec <_dtoa_r+0x2ac>)
  403998:	6018      	str	r0, [r3, #0]
  40399a:	3801      	subs	r0, #1
  40399c:	b01b      	add	sp, #108	; 0x6c
  40399e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039a2:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4039a4:	f242 730f 	movw	r3, #9999	; 0x270f
  4039a8:	6013      	str	r3, [r2, #0]
  4039aa:	f1ba 0f00 	cmp.w	sl, #0
  4039ae:	d10d      	bne.n	4039cc <_dtoa_r+0x8c>
  4039b0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4039b4:	b955      	cbnz	r5, 4039cc <_dtoa_r+0x8c>
  4039b6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4039b8:	488d      	ldr	r0, [pc, #564]	; (403bf0 <_dtoa_r+0x2b0>)
  4039ba:	2b00      	cmp	r3, #0
  4039bc:	d0ee      	beq.n	40399c <_dtoa_r+0x5c>
  4039be:	f100 0308 	add.w	r3, r0, #8
  4039c2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4039c4:	6013      	str	r3, [r2, #0]
  4039c6:	b01b      	add	sp, #108	; 0x6c
  4039c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4039ce:	4889      	ldr	r0, [pc, #548]	; (403bf4 <_dtoa_r+0x2b4>)
  4039d0:	2b00      	cmp	r3, #0
  4039d2:	d0e3      	beq.n	40399c <_dtoa_r+0x5c>
  4039d4:	1cc3      	adds	r3, r0, #3
  4039d6:	e7f4      	b.n	4039c2 <_dtoa_r+0x82>
  4039d8:	2301      	movs	r3, #1
  4039da:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4039de:	6033      	str	r3, [r6, #0]
  4039e0:	46ab      	mov	fp, r5
  4039e2:	e7c5      	b.n	403970 <_dtoa_r+0x30>
  4039e4:	aa18      	add	r2, sp, #96	; 0x60
  4039e6:	ab19      	add	r3, sp, #100	; 0x64
  4039e8:	9201      	str	r2, [sp, #4]
  4039ea:	9300      	str	r3, [sp, #0]
  4039ec:	4652      	mov	r2, sl
  4039ee:	465b      	mov	r3, fp
  4039f0:	4620      	mov	r0, r4
  4039f2:	f001 fd41 	bl	405478 <__d2b>
  4039f6:	0d2b      	lsrs	r3, r5, #20
  4039f8:	4681      	mov	r9, r0
  4039fa:	d071      	beq.n	403ae0 <_dtoa_r+0x1a0>
  4039fc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403a00:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403a04:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403a06:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403a0a:	4650      	mov	r0, sl
  403a0c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403a10:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403a14:	2200      	movs	r2, #0
  403a16:	4b78      	ldr	r3, [pc, #480]	; (403bf8 <_dtoa_r+0x2b8>)
  403a18:	f002 fa98 	bl	405f4c <__aeabi_dsub>
  403a1c:	a36c      	add	r3, pc, #432	; (adr r3, 403bd0 <_dtoa_r+0x290>)
  403a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a22:	f002 fc47 	bl	4062b4 <__aeabi_dmul>
  403a26:	a36c      	add	r3, pc, #432	; (adr r3, 403bd8 <_dtoa_r+0x298>)
  403a28:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a2c:	f002 fa90 	bl	405f50 <__adddf3>
  403a30:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403a34:	4630      	mov	r0, r6
  403a36:	f002 fbd7 	bl	4061e8 <__aeabi_i2d>
  403a3a:	a369      	add	r3, pc, #420	; (adr r3, 403be0 <_dtoa_r+0x2a0>)
  403a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403a40:	f002 fc38 	bl	4062b4 <__aeabi_dmul>
  403a44:	4602      	mov	r2, r0
  403a46:	460b      	mov	r3, r1
  403a48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403a4c:	f002 fa80 	bl	405f50 <__adddf3>
  403a50:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403a54:	f002 fede 	bl	406814 <__aeabi_d2iz>
  403a58:	2200      	movs	r2, #0
  403a5a:	9002      	str	r0, [sp, #8]
  403a5c:	2300      	movs	r3, #0
  403a5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403a62:	f002 fe99 	bl	406798 <__aeabi_dcmplt>
  403a66:	2800      	cmp	r0, #0
  403a68:	f040 8173 	bne.w	403d52 <_dtoa_r+0x412>
  403a6c:	9d02      	ldr	r5, [sp, #8]
  403a6e:	2d16      	cmp	r5, #22
  403a70:	f200 815d 	bhi.w	403d2e <_dtoa_r+0x3ee>
  403a74:	4b61      	ldr	r3, [pc, #388]	; (403bfc <_dtoa_r+0x2bc>)
  403a76:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403a7a:	e9d3 0100 	ldrd	r0, r1, [r3]
  403a7e:	4652      	mov	r2, sl
  403a80:	465b      	mov	r3, fp
  403a82:	f002 fea7 	bl	4067d4 <__aeabi_dcmpgt>
  403a86:	2800      	cmp	r0, #0
  403a88:	f000 81c5 	beq.w	403e16 <_dtoa_r+0x4d6>
  403a8c:	1e6b      	subs	r3, r5, #1
  403a8e:	9302      	str	r3, [sp, #8]
  403a90:	2300      	movs	r3, #0
  403a92:	930e      	str	r3, [sp, #56]	; 0x38
  403a94:	1bbf      	subs	r7, r7, r6
  403a96:	1e7b      	subs	r3, r7, #1
  403a98:	9306      	str	r3, [sp, #24]
  403a9a:	f100 8154 	bmi.w	403d46 <_dtoa_r+0x406>
  403a9e:	2300      	movs	r3, #0
  403aa0:	9308      	str	r3, [sp, #32]
  403aa2:	9b02      	ldr	r3, [sp, #8]
  403aa4:	2b00      	cmp	r3, #0
  403aa6:	f2c0 8145 	blt.w	403d34 <_dtoa_r+0x3f4>
  403aaa:	9a06      	ldr	r2, [sp, #24]
  403aac:	930d      	str	r3, [sp, #52]	; 0x34
  403aae:	4611      	mov	r1, r2
  403ab0:	4419      	add	r1, r3
  403ab2:	2300      	movs	r3, #0
  403ab4:	9106      	str	r1, [sp, #24]
  403ab6:	930c      	str	r3, [sp, #48]	; 0x30
  403ab8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403aba:	2b09      	cmp	r3, #9
  403abc:	d82a      	bhi.n	403b14 <_dtoa_r+0x1d4>
  403abe:	2b05      	cmp	r3, #5
  403ac0:	f340 865b 	ble.w	40477a <_dtoa_r+0xe3a>
  403ac4:	3b04      	subs	r3, #4
  403ac6:	9324      	str	r3, [sp, #144]	; 0x90
  403ac8:	2500      	movs	r5, #0
  403aca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403acc:	3b02      	subs	r3, #2
  403ace:	2b03      	cmp	r3, #3
  403ad0:	f200 8642 	bhi.w	404758 <_dtoa_r+0xe18>
  403ad4:	e8df f013 	tbh	[pc, r3, lsl #1]
  403ad8:	02c903d4 	.word	0x02c903d4
  403adc:	046103df 	.word	0x046103df
  403ae0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403ae2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  403ae4:	443e      	add	r6, r7
  403ae6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403aea:	2b20      	cmp	r3, #32
  403aec:	f340 818e 	ble.w	403e0c <_dtoa_r+0x4cc>
  403af0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403af4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403af8:	409d      	lsls	r5, r3
  403afa:	fa2a f000 	lsr.w	r0, sl, r0
  403afe:	4328      	orrs	r0, r5
  403b00:	f002 fb62 	bl	4061c8 <__aeabi_ui2d>
  403b04:	2301      	movs	r3, #1
  403b06:	3e01      	subs	r6, #1
  403b08:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403b0c:	9314      	str	r3, [sp, #80]	; 0x50
  403b0e:	e781      	b.n	403a14 <_dtoa_r+0xd4>
  403b10:	483b      	ldr	r0, [pc, #236]	; (403c00 <_dtoa_r+0x2c0>)
  403b12:	e743      	b.n	40399c <_dtoa_r+0x5c>
  403b14:	2100      	movs	r1, #0
  403b16:	6461      	str	r1, [r4, #68]	; 0x44
  403b18:	4620      	mov	r0, r4
  403b1a:	9125      	str	r1, [sp, #148]	; 0x94
  403b1c:	f001 fa0e 	bl	404f3c <_Balloc>
  403b20:	f04f 33ff 	mov.w	r3, #4294967295
  403b24:	930a      	str	r3, [sp, #40]	; 0x28
  403b26:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403b28:	930f      	str	r3, [sp, #60]	; 0x3c
  403b2a:	2301      	movs	r3, #1
  403b2c:	9004      	str	r0, [sp, #16]
  403b2e:	6420      	str	r0, [r4, #64]	; 0x40
  403b30:	9224      	str	r2, [sp, #144]	; 0x90
  403b32:	930b      	str	r3, [sp, #44]	; 0x2c
  403b34:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403b36:	2b00      	cmp	r3, #0
  403b38:	f2c0 80d9 	blt.w	403cee <_dtoa_r+0x3ae>
  403b3c:	9a02      	ldr	r2, [sp, #8]
  403b3e:	2a0e      	cmp	r2, #14
  403b40:	f300 80d5 	bgt.w	403cee <_dtoa_r+0x3ae>
  403b44:	4b2d      	ldr	r3, [pc, #180]	; (403bfc <_dtoa_r+0x2bc>)
  403b46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
  403b4e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403b52:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403b54:	2b00      	cmp	r3, #0
  403b56:	f2c0 83ba 	blt.w	4042ce <_dtoa_r+0x98e>
  403b5a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  403b5e:	4650      	mov	r0, sl
  403b60:	462a      	mov	r2, r5
  403b62:	4633      	mov	r3, r6
  403b64:	4659      	mov	r1, fp
  403b66:	f002 fccf 	bl	406508 <__aeabi_ddiv>
  403b6a:	f002 fe53 	bl	406814 <__aeabi_d2iz>
  403b6e:	4680      	mov	r8, r0
  403b70:	f002 fb3a 	bl	4061e8 <__aeabi_i2d>
  403b74:	462a      	mov	r2, r5
  403b76:	4633      	mov	r3, r6
  403b78:	f002 fb9c 	bl	4062b4 <__aeabi_dmul>
  403b7c:	460b      	mov	r3, r1
  403b7e:	4602      	mov	r2, r0
  403b80:	4659      	mov	r1, fp
  403b82:	4650      	mov	r0, sl
  403b84:	f002 f9e2 	bl	405f4c <__aeabi_dsub>
  403b88:	9d04      	ldr	r5, [sp, #16]
  403b8a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403b8e:	702b      	strb	r3, [r5, #0]
  403b90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b92:	2b01      	cmp	r3, #1
  403b94:	4606      	mov	r6, r0
  403b96:	460f      	mov	r7, r1
  403b98:	f105 0501 	add.w	r5, r5, #1
  403b9c:	d068      	beq.n	403c70 <_dtoa_r+0x330>
  403b9e:	2200      	movs	r2, #0
  403ba0:	4b18      	ldr	r3, [pc, #96]	; (403c04 <_dtoa_r+0x2c4>)
  403ba2:	f002 fb87 	bl	4062b4 <__aeabi_dmul>
  403ba6:	2200      	movs	r2, #0
  403ba8:	2300      	movs	r3, #0
  403baa:	4606      	mov	r6, r0
  403bac:	460f      	mov	r7, r1
  403bae:	f002 fde9 	bl	406784 <__aeabi_dcmpeq>
  403bb2:	2800      	cmp	r0, #0
  403bb4:	f040 8088 	bne.w	403cc8 <_dtoa_r+0x388>
  403bb8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403bbc:	f04f 0a00 	mov.w	sl, #0
  403bc0:	f8df b040 	ldr.w	fp, [pc, #64]	; 403c04 <_dtoa_r+0x2c4>
  403bc4:	940c      	str	r4, [sp, #48]	; 0x30
  403bc6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403bca:	e028      	b.n	403c1e <_dtoa_r+0x2de>
  403bcc:	f3af 8000 	nop.w
  403bd0:	636f4361 	.word	0x636f4361
  403bd4:	3fd287a7 	.word	0x3fd287a7
  403bd8:	8b60c8b3 	.word	0x8b60c8b3
  403bdc:	3fc68a28 	.word	0x3fc68a28
  403be0:	509f79fb 	.word	0x509f79fb
  403be4:	3fd34413 	.word	0x3fd34413
  403be8:	7ff00000 	.word	0x7ff00000
  403bec:	00407331 	.word	0x00407331
  403bf0:	00407354 	.word	0x00407354
  403bf4:	00407360 	.word	0x00407360
  403bf8:	3ff80000 	.word	0x3ff80000
  403bfc:	00407390 	.word	0x00407390
  403c00:	00407330 	.word	0x00407330
  403c04:	40240000 	.word	0x40240000
  403c08:	f002 fb54 	bl	4062b4 <__aeabi_dmul>
  403c0c:	2200      	movs	r2, #0
  403c0e:	2300      	movs	r3, #0
  403c10:	4606      	mov	r6, r0
  403c12:	460f      	mov	r7, r1
  403c14:	f002 fdb6 	bl	406784 <__aeabi_dcmpeq>
  403c18:	2800      	cmp	r0, #0
  403c1a:	f040 83c1 	bne.w	4043a0 <_dtoa_r+0xa60>
  403c1e:	4642      	mov	r2, r8
  403c20:	464b      	mov	r3, r9
  403c22:	4630      	mov	r0, r6
  403c24:	4639      	mov	r1, r7
  403c26:	f002 fc6f 	bl	406508 <__aeabi_ddiv>
  403c2a:	f002 fdf3 	bl	406814 <__aeabi_d2iz>
  403c2e:	4604      	mov	r4, r0
  403c30:	f002 fada 	bl	4061e8 <__aeabi_i2d>
  403c34:	4642      	mov	r2, r8
  403c36:	464b      	mov	r3, r9
  403c38:	f002 fb3c 	bl	4062b4 <__aeabi_dmul>
  403c3c:	4602      	mov	r2, r0
  403c3e:	460b      	mov	r3, r1
  403c40:	4630      	mov	r0, r6
  403c42:	4639      	mov	r1, r7
  403c44:	f002 f982 	bl	405f4c <__aeabi_dsub>
  403c48:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  403c4c:	9e04      	ldr	r6, [sp, #16]
  403c4e:	f805 eb01 	strb.w	lr, [r5], #1
  403c52:	eba5 0e06 	sub.w	lr, r5, r6
  403c56:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403c58:	45b6      	cmp	lr, r6
  403c5a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  403c5e:	4652      	mov	r2, sl
  403c60:	465b      	mov	r3, fp
  403c62:	d1d1      	bne.n	403c08 <_dtoa_r+0x2c8>
  403c64:	46a0      	mov	r8, r4
  403c66:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  403c6a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403c6c:	4606      	mov	r6, r0
  403c6e:	460f      	mov	r7, r1
  403c70:	4632      	mov	r2, r6
  403c72:	463b      	mov	r3, r7
  403c74:	4630      	mov	r0, r6
  403c76:	4639      	mov	r1, r7
  403c78:	f002 f96a 	bl	405f50 <__adddf3>
  403c7c:	4606      	mov	r6, r0
  403c7e:	460f      	mov	r7, r1
  403c80:	4602      	mov	r2, r0
  403c82:	460b      	mov	r3, r1
  403c84:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403c88:	f002 fd86 	bl	406798 <__aeabi_dcmplt>
  403c8c:	b948      	cbnz	r0, 403ca2 <_dtoa_r+0x362>
  403c8e:	4632      	mov	r2, r6
  403c90:	463b      	mov	r3, r7
  403c92:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403c96:	f002 fd75 	bl	406784 <__aeabi_dcmpeq>
  403c9a:	b1a8      	cbz	r0, 403cc8 <_dtoa_r+0x388>
  403c9c:	f018 0f01 	tst.w	r8, #1
  403ca0:	d012      	beq.n	403cc8 <_dtoa_r+0x388>
  403ca2:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403ca6:	9a04      	ldr	r2, [sp, #16]
  403ca8:	1e6b      	subs	r3, r5, #1
  403caa:	e004      	b.n	403cb6 <_dtoa_r+0x376>
  403cac:	429a      	cmp	r2, r3
  403cae:	f000 8401 	beq.w	4044b4 <_dtoa_r+0xb74>
  403cb2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403cb6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403cba:	f103 0501 	add.w	r5, r3, #1
  403cbe:	d0f5      	beq.n	403cac <_dtoa_r+0x36c>
  403cc0:	f108 0801 	add.w	r8, r8, #1
  403cc4:	f883 8000 	strb.w	r8, [r3]
  403cc8:	4649      	mov	r1, r9
  403cca:	4620      	mov	r0, r4
  403ccc:	f001 f95c 	bl	404f88 <_Bfree>
  403cd0:	2200      	movs	r2, #0
  403cd2:	9b02      	ldr	r3, [sp, #8]
  403cd4:	702a      	strb	r2, [r5, #0]
  403cd6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403cd8:	3301      	adds	r3, #1
  403cda:	6013      	str	r3, [r2, #0]
  403cdc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403cde:	2b00      	cmp	r3, #0
  403ce0:	f000 839e 	beq.w	404420 <_dtoa_r+0xae0>
  403ce4:	9804      	ldr	r0, [sp, #16]
  403ce6:	601d      	str	r5, [r3, #0]
  403ce8:	b01b      	add	sp, #108	; 0x6c
  403cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403cee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403cf0:	2a00      	cmp	r2, #0
  403cf2:	d03e      	beq.n	403d72 <_dtoa_r+0x432>
  403cf4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403cf6:	2a01      	cmp	r2, #1
  403cf8:	f340 8311 	ble.w	40431e <_dtoa_r+0x9de>
  403cfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403cfe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d00:	1e5f      	subs	r7, r3, #1
  403d02:	42ba      	cmp	r2, r7
  403d04:	f2c0 838f 	blt.w	404426 <_dtoa_r+0xae6>
  403d08:	1bd7      	subs	r7, r2, r7
  403d0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d0c:	2b00      	cmp	r3, #0
  403d0e:	f2c0 848b 	blt.w	404628 <_dtoa_r+0xce8>
  403d12:	9d08      	ldr	r5, [sp, #32]
  403d14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403d16:	9a08      	ldr	r2, [sp, #32]
  403d18:	441a      	add	r2, r3
  403d1a:	9208      	str	r2, [sp, #32]
  403d1c:	9a06      	ldr	r2, [sp, #24]
  403d1e:	2101      	movs	r1, #1
  403d20:	441a      	add	r2, r3
  403d22:	4620      	mov	r0, r4
  403d24:	9206      	str	r2, [sp, #24]
  403d26:	f001 f9c9 	bl	4050bc <__i2b>
  403d2a:	4606      	mov	r6, r0
  403d2c:	e024      	b.n	403d78 <_dtoa_r+0x438>
  403d2e:	2301      	movs	r3, #1
  403d30:	930e      	str	r3, [sp, #56]	; 0x38
  403d32:	e6af      	b.n	403a94 <_dtoa_r+0x154>
  403d34:	9a08      	ldr	r2, [sp, #32]
  403d36:	9b02      	ldr	r3, [sp, #8]
  403d38:	1ad2      	subs	r2, r2, r3
  403d3a:	425b      	negs	r3, r3
  403d3c:	930c      	str	r3, [sp, #48]	; 0x30
  403d3e:	2300      	movs	r3, #0
  403d40:	9208      	str	r2, [sp, #32]
  403d42:	930d      	str	r3, [sp, #52]	; 0x34
  403d44:	e6b8      	b.n	403ab8 <_dtoa_r+0x178>
  403d46:	f1c7 0301 	rsb	r3, r7, #1
  403d4a:	9308      	str	r3, [sp, #32]
  403d4c:	2300      	movs	r3, #0
  403d4e:	9306      	str	r3, [sp, #24]
  403d50:	e6a7      	b.n	403aa2 <_dtoa_r+0x162>
  403d52:	9d02      	ldr	r5, [sp, #8]
  403d54:	4628      	mov	r0, r5
  403d56:	f002 fa47 	bl	4061e8 <__aeabi_i2d>
  403d5a:	4602      	mov	r2, r0
  403d5c:	460b      	mov	r3, r1
  403d5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403d62:	f002 fd0f 	bl	406784 <__aeabi_dcmpeq>
  403d66:	2800      	cmp	r0, #0
  403d68:	f47f ae80 	bne.w	403a6c <_dtoa_r+0x12c>
  403d6c:	1e6b      	subs	r3, r5, #1
  403d6e:	9302      	str	r3, [sp, #8]
  403d70:	e67c      	b.n	403a6c <_dtoa_r+0x12c>
  403d72:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403d74:	9d08      	ldr	r5, [sp, #32]
  403d76:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403d78:	2d00      	cmp	r5, #0
  403d7a:	dd0c      	ble.n	403d96 <_dtoa_r+0x456>
  403d7c:	9906      	ldr	r1, [sp, #24]
  403d7e:	2900      	cmp	r1, #0
  403d80:	460b      	mov	r3, r1
  403d82:	dd08      	ble.n	403d96 <_dtoa_r+0x456>
  403d84:	42a9      	cmp	r1, r5
  403d86:	9a08      	ldr	r2, [sp, #32]
  403d88:	bfa8      	it	ge
  403d8a:	462b      	movge	r3, r5
  403d8c:	1ad2      	subs	r2, r2, r3
  403d8e:	1aed      	subs	r5, r5, r3
  403d90:	1acb      	subs	r3, r1, r3
  403d92:	9208      	str	r2, [sp, #32]
  403d94:	9306      	str	r3, [sp, #24]
  403d96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403d98:	b1d3      	cbz	r3, 403dd0 <_dtoa_r+0x490>
  403d9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403d9c:	2b00      	cmp	r3, #0
  403d9e:	f000 82b7 	beq.w	404310 <_dtoa_r+0x9d0>
  403da2:	2f00      	cmp	r7, #0
  403da4:	dd10      	ble.n	403dc8 <_dtoa_r+0x488>
  403da6:	4631      	mov	r1, r6
  403da8:	463a      	mov	r2, r7
  403daa:	4620      	mov	r0, r4
  403dac:	f001 fa22 	bl	4051f4 <__pow5mult>
  403db0:	464a      	mov	r2, r9
  403db2:	4601      	mov	r1, r0
  403db4:	4606      	mov	r6, r0
  403db6:	4620      	mov	r0, r4
  403db8:	f001 f98a 	bl	4050d0 <__multiply>
  403dbc:	4649      	mov	r1, r9
  403dbe:	4680      	mov	r8, r0
  403dc0:	4620      	mov	r0, r4
  403dc2:	f001 f8e1 	bl	404f88 <_Bfree>
  403dc6:	46c1      	mov	r9, r8
  403dc8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403dca:	1bda      	subs	r2, r3, r7
  403dcc:	f040 82a1 	bne.w	404312 <_dtoa_r+0x9d2>
  403dd0:	2101      	movs	r1, #1
  403dd2:	4620      	mov	r0, r4
  403dd4:	f001 f972 	bl	4050bc <__i2b>
  403dd8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403dda:	2b00      	cmp	r3, #0
  403ddc:	4680      	mov	r8, r0
  403dde:	dd1c      	ble.n	403e1a <_dtoa_r+0x4da>
  403de0:	4601      	mov	r1, r0
  403de2:	461a      	mov	r2, r3
  403de4:	4620      	mov	r0, r4
  403de6:	f001 fa05 	bl	4051f4 <__pow5mult>
  403dea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403dec:	2b01      	cmp	r3, #1
  403dee:	4680      	mov	r8, r0
  403df0:	f340 8254 	ble.w	40429c <_dtoa_r+0x95c>
  403df4:	2300      	movs	r3, #0
  403df6:	930c      	str	r3, [sp, #48]	; 0x30
  403df8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403dfc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403e00:	6918      	ldr	r0, [r3, #16]
  403e02:	f001 f90b 	bl	40501c <__hi0bits>
  403e06:	f1c0 0020 	rsb	r0, r0, #32
  403e0a:	e010      	b.n	403e2e <_dtoa_r+0x4ee>
  403e0c:	f1c3 0520 	rsb	r5, r3, #32
  403e10:	fa0a f005 	lsl.w	r0, sl, r5
  403e14:	e674      	b.n	403b00 <_dtoa_r+0x1c0>
  403e16:	900e      	str	r0, [sp, #56]	; 0x38
  403e18:	e63c      	b.n	403a94 <_dtoa_r+0x154>
  403e1a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403e1c:	2b01      	cmp	r3, #1
  403e1e:	f340 8287 	ble.w	404330 <_dtoa_r+0x9f0>
  403e22:	2300      	movs	r3, #0
  403e24:	930c      	str	r3, [sp, #48]	; 0x30
  403e26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e28:	2001      	movs	r0, #1
  403e2a:	2b00      	cmp	r3, #0
  403e2c:	d1e4      	bne.n	403df8 <_dtoa_r+0x4b8>
  403e2e:	9a06      	ldr	r2, [sp, #24]
  403e30:	4410      	add	r0, r2
  403e32:	f010 001f 	ands.w	r0, r0, #31
  403e36:	f000 80a1 	beq.w	403f7c <_dtoa_r+0x63c>
  403e3a:	f1c0 0320 	rsb	r3, r0, #32
  403e3e:	2b04      	cmp	r3, #4
  403e40:	f340 849e 	ble.w	404780 <_dtoa_r+0xe40>
  403e44:	9b08      	ldr	r3, [sp, #32]
  403e46:	f1c0 001c 	rsb	r0, r0, #28
  403e4a:	4403      	add	r3, r0
  403e4c:	9308      	str	r3, [sp, #32]
  403e4e:	4613      	mov	r3, r2
  403e50:	4403      	add	r3, r0
  403e52:	4405      	add	r5, r0
  403e54:	9306      	str	r3, [sp, #24]
  403e56:	9b08      	ldr	r3, [sp, #32]
  403e58:	2b00      	cmp	r3, #0
  403e5a:	dd05      	ble.n	403e68 <_dtoa_r+0x528>
  403e5c:	4649      	mov	r1, r9
  403e5e:	461a      	mov	r2, r3
  403e60:	4620      	mov	r0, r4
  403e62:	f001 fa17 	bl	405294 <__lshift>
  403e66:	4681      	mov	r9, r0
  403e68:	9b06      	ldr	r3, [sp, #24]
  403e6a:	2b00      	cmp	r3, #0
  403e6c:	dd05      	ble.n	403e7a <_dtoa_r+0x53a>
  403e6e:	4641      	mov	r1, r8
  403e70:	461a      	mov	r2, r3
  403e72:	4620      	mov	r0, r4
  403e74:	f001 fa0e 	bl	405294 <__lshift>
  403e78:	4680      	mov	r8, r0
  403e7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403e7c:	2b00      	cmp	r3, #0
  403e7e:	f040 8086 	bne.w	403f8e <_dtoa_r+0x64e>
  403e82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e84:	2b00      	cmp	r3, #0
  403e86:	f340 8266 	ble.w	404356 <_dtoa_r+0xa16>
  403e8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e8c:	2b00      	cmp	r3, #0
  403e8e:	f000 8098 	beq.w	403fc2 <_dtoa_r+0x682>
  403e92:	2d00      	cmp	r5, #0
  403e94:	dd05      	ble.n	403ea2 <_dtoa_r+0x562>
  403e96:	4631      	mov	r1, r6
  403e98:	462a      	mov	r2, r5
  403e9a:	4620      	mov	r0, r4
  403e9c:	f001 f9fa 	bl	405294 <__lshift>
  403ea0:	4606      	mov	r6, r0
  403ea2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403ea4:	2b00      	cmp	r3, #0
  403ea6:	f040 8337 	bne.w	404518 <_dtoa_r+0xbd8>
  403eaa:	9606      	str	r6, [sp, #24]
  403eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403eae:	9a04      	ldr	r2, [sp, #16]
  403eb0:	f8dd b018 	ldr.w	fp, [sp, #24]
  403eb4:	3b01      	subs	r3, #1
  403eb6:	18d3      	adds	r3, r2, r3
  403eb8:	930b      	str	r3, [sp, #44]	; 0x2c
  403eba:	f00a 0301 	and.w	r3, sl, #1
  403ebe:	930c      	str	r3, [sp, #48]	; 0x30
  403ec0:	4617      	mov	r7, r2
  403ec2:	46c2      	mov	sl, r8
  403ec4:	4651      	mov	r1, sl
  403ec6:	4648      	mov	r0, r9
  403ec8:	f7ff fca4 	bl	403814 <quorem>
  403ecc:	4631      	mov	r1, r6
  403ece:	4605      	mov	r5, r0
  403ed0:	4648      	mov	r0, r9
  403ed2:	f001 fa31 	bl	405338 <__mcmp>
  403ed6:	465a      	mov	r2, fp
  403ed8:	900a      	str	r0, [sp, #40]	; 0x28
  403eda:	4651      	mov	r1, sl
  403edc:	4620      	mov	r0, r4
  403ede:	f001 fa47 	bl	405370 <__mdiff>
  403ee2:	68c2      	ldr	r2, [r0, #12]
  403ee4:	4680      	mov	r8, r0
  403ee6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403eea:	2a00      	cmp	r2, #0
  403eec:	f040 822b 	bne.w	404346 <_dtoa_r+0xa06>
  403ef0:	4601      	mov	r1, r0
  403ef2:	4648      	mov	r0, r9
  403ef4:	9308      	str	r3, [sp, #32]
  403ef6:	f001 fa1f 	bl	405338 <__mcmp>
  403efa:	4641      	mov	r1, r8
  403efc:	9006      	str	r0, [sp, #24]
  403efe:	4620      	mov	r0, r4
  403f00:	f001 f842 	bl	404f88 <_Bfree>
  403f04:	9a06      	ldr	r2, [sp, #24]
  403f06:	9b08      	ldr	r3, [sp, #32]
  403f08:	b932      	cbnz	r2, 403f18 <_dtoa_r+0x5d8>
  403f0a:	9924      	ldr	r1, [sp, #144]	; 0x90
  403f0c:	b921      	cbnz	r1, 403f18 <_dtoa_r+0x5d8>
  403f0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403f10:	2a00      	cmp	r2, #0
  403f12:	f000 83ef 	beq.w	4046f4 <_dtoa_r+0xdb4>
  403f16:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403f18:	990a      	ldr	r1, [sp, #40]	; 0x28
  403f1a:	2900      	cmp	r1, #0
  403f1c:	f2c0 829f 	blt.w	40445e <_dtoa_r+0xb1e>
  403f20:	d105      	bne.n	403f2e <_dtoa_r+0x5ee>
  403f22:	9924      	ldr	r1, [sp, #144]	; 0x90
  403f24:	b919      	cbnz	r1, 403f2e <_dtoa_r+0x5ee>
  403f26:	990c      	ldr	r1, [sp, #48]	; 0x30
  403f28:	2900      	cmp	r1, #0
  403f2a:	f000 8298 	beq.w	40445e <_dtoa_r+0xb1e>
  403f2e:	2a00      	cmp	r2, #0
  403f30:	f300 8306 	bgt.w	404540 <_dtoa_r+0xc00>
  403f34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403f36:	703b      	strb	r3, [r7, #0]
  403f38:	f107 0801 	add.w	r8, r7, #1
  403f3c:	4297      	cmp	r7, r2
  403f3e:	4645      	mov	r5, r8
  403f40:	f000 830c 	beq.w	40455c <_dtoa_r+0xc1c>
  403f44:	4649      	mov	r1, r9
  403f46:	2300      	movs	r3, #0
  403f48:	220a      	movs	r2, #10
  403f4a:	4620      	mov	r0, r4
  403f4c:	f001 f826 	bl	404f9c <__multadd>
  403f50:	455e      	cmp	r6, fp
  403f52:	4681      	mov	r9, r0
  403f54:	4631      	mov	r1, r6
  403f56:	f04f 0300 	mov.w	r3, #0
  403f5a:	f04f 020a 	mov.w	r2, #10
  403f5e:	4620      	mov	r0, r4
  403f60:	f000 81eb 	beq.w	40433a <_dtoa_r+0x9fa>
  403f64:	f001 f81a 	bl	404f9c <__multadd>
  403f68:	4659      	mov	r1, fp
  403f6a:	4606      	mov	r6, r0
  403f6c:	2300      	movs	r3, #0
  403f6e:	220a      	movs	r2, #10
  403f70:	4620      	mov	r0, r4
  403f72:	f001 f813 	bl	404f9c <__multadd>
  403f76:	4647      	mov	r7, r8
  403f78:	4683      	mov	fp, r0
  403f7a:	e7a3      	b.n	403ec4 <_dtoa_r+0x584>
  403f7c:	201c      	movs	r0, #28
  403f7e:	9b08      	ldr	r3, [sp, #32]
  403f80:	4403      	add	r3, r0
  403f82:	9308      	str	r3, [sp, #32]
  403f84:	9b06      	ldr	r3, [sp, #24]
  403f86:	4403      	add	r3, r0
  403f88:	4405      	add	r5, r0
  403f8a:	9306      	str	r3, [sp, #24]
  403f8c:	e763      	b.n	403e56 <_dtoa_r+0x516>
  403f8e:	4641      	mov	r1, r8
  403f90:	4648      	mov	r0, r9
  403f92:	f001 f9d1 	bl	405338 <__mcmp>
  403f96:	2800      	cmp	r0, #0
  403f98:	f6bf af73 	bge.w	403e82 <_dtoa_r+0x542>
  403f9c:	9f02      	ldr	r7, [sp, #8]
  403f9e:	4649      	mov	r1, r9
  403fa0:	2300      	movs	r3, #0
  403fa2:	220a      	movs	r2, #10
  403fa4:	4620      	mov	r0, r4
  403fa6:	3f01      	subs	r7, #1
  403fa8:	9702      	str	r7, [sp, #8]
  403faa:	f000 fff7 	bl	404f9c <__multadd>
  403fae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403fb0:	4681      	mov	r9, r0
  403fb2:	2b00      	cmp	r3, #0
  403fb4:	f040 83b6 	bne.w	404724 <_dtoa_r+0xde4>
  403fb8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403fba:	2b00      	cmp	r3, #0
  403fbc:	f340 83bf 	ble.w	40473e <_dtoa_r+0xdfe>
  403fc0:	930a      	str	r3, [sp, #40]	; 0x28
  403fc2:	f8dd b010 	ldr.w	fp, [sp, #16]
  403fc6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403fc8:	465d      	mov	r5, fp
  403fca:	e002      	b.n	403fd2 <_dtoa_r+0x692>
  403fcc:	f000 ffe6 	bl	404f9c <__multadd>
  403fd0:	4681      	mov	r9, r0
  403fd2:	4641      	mov	r1, r8
  403fd4:	4648      	mov	r0, r9
  403fd6:	f7ff fc1d 	bl	403814 <quorem>
  403fda:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403fde:	f805 ab01 	strb.w	sl, [r5], #1
  403fe2:	eba5 030b 	sub.w	r3, r5, fp
  403fe6:	42bb      	cmp	r3, r7
  403fe8:	f04f 020a 	mov.w	r2, #10
  403fec:	f04f 0300 	mov.w	r3, #0
  403ff0:	4649      	mov	r1, r9
  403ff2:	4620      	mov	r0, r4
  403ff4:	dbea      	blt.n	403fcc <_dtoa_r+0x68c>
  403ff6:	9b04      	ldr	r3, [sp, #16]
  403ff8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403ffa:	2a01      	cmp	r2, #1
  403ffc:	bfac      	ite	ge
  403ffe:	189b      	addge	r3, r3, r2
  404000:	3301      	addlt	r3, #1
  404002:	461d      	mov	r5, r3
  404004:	f04f 0b00 	mov.w	fp, #0
  404008:	4649      	mov	r1, r9
  40400a:	2201      	movs	r2, #1
  40400c:	4620      	mov	r0, r4
  40400e:	f001 f941 	bl	405294 <__lshift>
  404012:	4641      	mov	r1, r8
  404014:	4681      	mov	r9, r0
  404016:	f001 f98f 	bl	405338 <__mcmp>
  40401a:	2800      	cmp	r0, #0
  40401c:	f340 823d 	ble.w	40449a <_dtoa_r+0xb5a>
  404020:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404024:	9904      	ldr	r1, [sp, #16]
  404026:	1e6b      	subs	r3, r5, #1
  404028:	e004      	b.n	404034 <_dtoa_r+0x6f4>
  40402a:	428b      	cmp	r3, r1
  40402c:	f000 81ae 	beq.w	40438c <_dtoa_r+0xa4c>
  404030:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404034:	2a39      	cmp	r2, #57	; 0x39
  404036:	f103 0501 	add.w	r5, r3, #1
  40403a:	d0f6      	beq.n	40402a <_dtoa_r+0x6ea>
  40403c:	3201      	adds	r2, #1
  40403e:	701a      	strb	r2, [r3, #0]
  404040:	4641      	mov	r1, r8
  404042:	4620      	mov	r0, r4
  404044:	f000 ffa0 	bl	404f88 <_Bfree>
  404048:	2e00      	cmp	r6, #0
  40404a:	f43f ae3d 	beq.w	403cc8 <_dtoa_r+0x388>
  40404e:	f1bb 0f00 	cmp.w	fp, #0
  404052:	d005      	beq.n	404060 <_dtoa_r+0x720>
  404054:	45b3      	cmp	fp, r6
  404056:	d003      	beq.n	404060 <_dtoa_r+0x720>
  404058:	4659      	mov	r1, fp
  40405a:	4620      	mov	r0, r4
  40405c:	f000 ff94 	bl	404f88 <_Bfree>
  404060:	4631      	mov	r1, r6
  404062:	4620      	mov	r0, r4
  404064:	f000 ff90 	bl	404f88 <_Bfree>
  404068:	e62e      	b.n	403cc8 <_dtoa_r+0x388>
  40406a:	2300      	movs	r3, #0
  40406c:	930b      	str	r3, [sp, #44]	; 0x2c
  40406e:	9b02      	ldr	r3, [sp, #8]
  404070:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404072:	4413      	add	r3, r2
  404074:	930f      	str	r3, [sp, #60]	; 0x3c
  404076:	3301      	adds	r3, #1
  404078:	2b01      	cmp	r3, #1
  40407a:	461f      	mov	r7, r3
  40407c:	461e      	mov	r6, r3
  40407e:	930a      	str	r3, [sp, #40]	; 0x28
  404080:	bfb8      	it	lt
  404082:	2701      	movlt	r7, #1
  404084:	2100      	movs	r1, #0
  404086:	2f17      	cmp	r7, #23
  404088:	6461      	str	r1, [r4, #68]	; 0x44
  40408a:	d90a      	bls.n	4040a2 <_dtoa_r+0x762>
  40408c:	2201      	movs	r2, #1
  40408e:	2304      	movs	r3, #4
  404090:	005b      	lsls	r3, r3, #1
  404092:	f103 0014 	add.w	r0, r3, #20
  404096:	4287      	cmp	r7, r0
  404098:	4611      	mov	r1, r2
  40409a:	f102 0201 	add.w	r2, r2, #1
  40409e:	d2f7      	bcs.n	404090 <_dtoa_r+0x750>
  4040a0:	6461      	str	r1, [r4, #68]	; 0x44
  4040a2:	4620      	mov	r0, r4
  4040a4:	f000 ff4a 	bl	404f3c <_Balloc>
  4040a8:	2e0e      	cmp	r6, #14
  4040aa:	9004      	str	r0, [sp, #16]
  4040ac:	6420      	str	r0, [r4, #64]	; 0x40
  4040ae:	f63f ad41 	bhi.w	403b34 <_dtoa_r+0x1f4>
  4040b2:	2d00      	cmp	r5, #0
  4040b4:	f43f ad3e 	beq.w	403b34 <_dtoa_r+0x1f4>
  4040b8:	9902      	ldr	r1, [sp, #8]
  4040ba:	2900      	cmp	r1, #0
  4040bc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4040c0:	f340 8202 	ble.w	4044c8 <_dtoa_r+0xb88>
  4040c4:	4bb8      	ldr	r3, [pc, #736]	; (4043a8 <_dtoa_r+0xa68>)
  4040c6:	f001 020f 	and.w	r2, r1, #15
  4040ca:	110d      	asrs	r5, r1, #4
  4040cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4040d0:	06e9      	lsls	r1, r5, #27
  4040d2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4040d6:	f140 81ae 	bpl.w	404436 <_dtoa_r+0xaf6>
  4040da:	4bb4      	ldr	r3, [pc, #720]	; (4043ac <_dtoa_r+0xa6c>)
  4040dc:	4650      	mov	r0, sl
  4040de:	4659      	mov	r1, fp
  4040e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4040e4:	f002 fa10 	bl	406508 <__aeabi_ddiv>
  4040e8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4040ec:	f005 050f 	and.w	r5, r5, #15
  4040f0:	f04f 0a03 	mov.w	sl, #3
  4040f4:	b18d      	cbz	r5, 40411a <_dtoa_r+0x7da>
  4040f6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4043ac <_dtoa_r+0xa6c>
  4040fa:	07ea      	lsls	r2, r5, #31
  4040fc:	d509      	bpl.n	404112 <_dtoa_r+0x7d2>
  4040fe:	4630      	mov	r0, r6
  404100:	4639      	mov	r1, r7
  404102:	e9d8 2300 	ldrd	r2, r3, [r8]
  404106:	f002 f8d5 	bl	4062b4 <__aeabi_dmul>
  40410a:	f10a 0a01 	add.w	sl, sl, #1
  40410e:	4606      	mov	r6, r0
  404110:	460f      	mov	r7, r1
  404112:	106d      	asrs	r5, r5, #1
  404114:	f108 0808 	add.w	r8, r8, #8
  404118:	d1ef      	bne.n	4040fa <_dtoa_r+0x7ba>
  40411a:	463b      	mov	r3, r7
  40411c:	4632      	mov	r2, r6
  40411e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404122:	f002 f9f1 	bl	406508 <__aeabi_ddiv>
  404126:	4607      	mov	r7, r0
  404128:	4688      	mov	r8, r1
  40412a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40412c:	b143      	cbz	r3, 404140 <_dtoa_r+0x800>
  40412e:	2200      	movs	r2, #0
  404130:	4b9f      	ldr	r3, [pc, #636]	; (4043b0 <_dtoa_r+0xa70>)
  404132:	4638      	mov	r0, r7
  404134:	4641      	mov	r1, r8
  404136:	f002 fb2f 	bl	406798 <__aeabi_dcmplt>
  40413a:	2800      	cmp	r0, #0
  40413c:	f040 8286 	bne.w	40464c <_dtoa_r+0xd0c>
  404140:	4650      	mov	r0, sl
  404142:	f002 f851 	bl	4061e8 <__aeabi_i2d>
  404146:	463a      	mov	r2, r7
  404148:	4643      	mov	r3, r8
  40414a:	f002 f8b3 	bl	4062b4 <__aeabi_dmul>
  40414e:	4b99      	ldr	r3, [pc, #612]	; (4043b4 <_dtoa_r+0xa74>)
  404150:	2200      	movs	r2, #0
  404152:	f001 fefd 	bl	405f50 <__adddf3>
  404156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404158:	4605      	mov	r5, r0
  40415a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40415e:	2b00      	cmp	r3, #0
  404160:	f000 813e 	beq.w	4043e0 <_dtoa_r+0xaa0>
  404164:	9b02      	ldr	r3, [sp, #8]
  404166:	9315      	str	r3, [sp, #84]	; 0x54
  404168:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40416a:	9312      	str	r3, [sp, #72]	; 0x48
  40416c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40416e:	2b00      	cmp	r3, #0
  404170:	f000 81fa 	beq.w	404568 <_dtoa_r+0xc28>
  404174:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404176:	4b8c      	ldr	r3, [pc, #560]	; (4043a8 <_dtoa_r+0xa68>)
  404178:	498f      	ldr	r1, [pc, #572]	; (4043b8 <_dtoa_r+0xa78>)
  40417a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40417e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404182:	2000      	movs	r0, #0
  404184:	f002 f9c0 	bl	406508 <__aeabi_ddiv>
  404188:	462a      	mov	r2, r5
  40418a:	4633      	mov	r3, r6
  40418c:	f001 fede 	bl	405f4c <__aeabi_dsub>
  404190:	4682      	mov	sl, r0
  404192:	468b      	mov	fp, r1
  404194:	4638      	mov	r0, r7
  404196:	4641      	mov	r1, r8
  404198:	f002 fb3c 	bl	406814 <__aeabi_d2iz>
  40419c:	4605      	mov	r5, r0
  40419e:	f002 f823 	bl	4061e8 <__aeabi_i2d>
  4041a2:	4602      	mov	r2, r0
  4041a4:	460b      	mov	r3, r1
  4041a6:	4638      	mov	r0, r7
  4041a8:	4641      	mov	r1, r8
  4041aa:	f001 fecf 	bl	405f4c <__aeabi_dsub>
  4041ae:	3530      	adds	r5, #48	; 0x30
  4041b0:	fa5f f885 	uxtb.w	r8, r5
  4041b4:	9d04      	ldr	r5, [sp, #16]
  4041b6:	4606      	mov	r6, r0
  4041b8:	460f      	mov	r7, r1
  4041ba:	f885 8000 	strb.w	r8, [r5]
  4041be:	4602      	mov	r2, r0
  4041c0:	460b      	mov	r3, r1
  4041c2:	4650      	mov	r0, sl
  4041c4:	4659      	mov	r1, fp
  4041c6:	3501      	adds	r5, #1
  4041c8:	f002 fb04 	bl	4067d4 <__aeabi_dcmpgt>
  4041cc:	2800      	cmp	r0, #0
  4041ce:	d154      	bne.n	40427a <_dtoa_r+0x93a>
  4041d0:	4632      	mov	r2, r6
  4041d2:	463b      	mov	r3, r7
  4041d4:	2000      	movs	r0, #0
  4041d6:	4976      	ldr	r1, [pc, #472]	; (4043b0 <_dtoa_r+0xa70>)
  4041d8:	f001 feb8 	bl	405f4c <__aeabi_dsub>
  4041dc:	4602      	mov	r2, r0
  4041de:	460b      	mov	r3, r1
  4041e0:	4650      	mov	r0, sl
  4041e2:	4659      	mov	r1, fp
  4041e4:	f002 faf6 	bl	4067d4 <__aeabi_dcmpgt>
  4041e8:	2800      	cmp	r0, #0
  4041ea:	f040 8270 	bne.w	4046ce <_dtoa_r+0xd8e>
  4041ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4041f0:	2a01      	cmp	r2, #1
  4041f2:	f000 8111 	beq.w	404418 <_dtoa_r+0xad8>
  4041f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4041f8:	9a04      	ldr	r2, [sp, #16]
  4041fa:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4041fe:	4413      	add	r3, r2
  404200:	4699      	mov	r9, r3
  404202:	e00d      	b.n	404220 <_dtoa_r+0x8e0>
  404204:	2000      	movs	r0, #0
  404206:	496a      	ldr	r1, [pc, #424]	; (4043b0 <_dtoa_r+0xa70>)
  404208:	f001 fea0 	bl	405f4c <__aeabi_dsub>
  40420c:	4652      	mov	r2, sl
  40420e:	465b      	mov	r3, fp
  404210:	f002 fac2 	bl	406798 <__aeabi_dcmplt>
  404214:	2800      	cmp	r0, #0
  404216:	f040 8258 	bne.w	4046ca <_dtoa_r+0xd8a>
  40421a:	454d      	cmp	r5, r9
  40421c:	f000 80fa 	beq.w	404414 <_dtoa_r+0xad4>
  404220:	4650      	mov	r0, sl
  404222:	4659      	mov	r1, fp
  404224:	2200      	movs	r2, #0
  404226:	4b65      	ldr	r3, [pc, #404]	; (4043bc <_dtoa_r+0xa7c>)
  404228:	f002 f844 	bl	4062b4 <__aeabi_dmul>
  40422c:	2200      	movs	r2, #0
  40422e:	4b63      	ldr	r3, [pc, #396]	; (4043bc <_dtoa_r+0xa7c>)
  404230:	4682      	mov	sl, r0
  404232:	468b      	mov	fp, r1
  404234:	4630      	mov	r0, r6
  404236:	4639      	mov	r1, r7
  404238:	f002 f83c 	bl	4062b4 <__aeabi_dmul>
  40423c:	460f      	mov	r7, r1
  40423e:	4606      	mov	r6, r0
  404240:	f002 fae8 	bl	406814 <__aeabi_d2iz>
  404244:	4680      	mov	r8, r0
  404246:	f001 ffcf 	bl	4061e8 <__aeabi_i2d>
  40424a:	4602      	mov	r2, r0
  40424c:	460b      	mov	r3, r1
  40424e:	4630      	mov	r0, r6
  404250:	4639      	mov	r1, r7
  404252:	f001 fe7b 	bl	405f4c <__aeabi_dsub>
  404256:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40425a:	fa5f f888 	uxtb.w	r8, r8
  40425e:	4652      	mov	r2, sl
  404260:	465b      	mov	r3, fp
  404262:	f805 8b01 	strb.w	r8, [r5], #1
  404266:	4606      	mov	r6, r0
  404268:	460f      	mov	r7, r1
  40426a:	f002 fa95 	bl	406798 <__aeabi_dcmplt>
  40426e:	4632      	mov	r2, r6
  404270:	463b      	mov	r3, r7
  404272:	2800      	cmp	r0, #0
  404274:	d0c6      	beq.n	404204 <_dtoa_r+0x8c4>
  404276:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40427a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40427c:	9302      	str	r3, [sp, #8]
  40427e:	e523      	b.n	403cc8 <_dtoa_r+0x388>
  404280:	2300      	movs	r3, #0
  404282:	930b      	str	r3, [sp, #44]	; 0x2c
  404284:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404286:	2b00      	cmp	r3, #0
  404288:	f340 80dc 	ble.w	404444 <_dtoa_r+0xb04>
  40428c:	461f      	mov	r7, r3
  40428e:	461e      	mov	r6, r3
  404290:	930f      	str	r3, [sp, #60]	; 0x3c
  404292:	930a      	str	r3, [sp, #40]	; 0x28
  404294:	e6f6      	b.n	404084 <_dtoa_r+0x744>
  404296:	2301      	movs	r3, #1
  404298:	930b      	str	r3, [sp, #44]	; 0x2c
  40429a:	e7f3      	b.n	404284 <_dtoa_r+0x944>
  40429c:	f1ba 0f00 	cmp.w	sl, #0
  4042a0:	f47f ada8 	bne.w	403df4 <_dtoa_r+0x4b4>
  4042a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4042a8:	2b00      	cmp	r3, #0
  4042aa:	f47f adba 	bne.w	403e22 <_dtoa_r+0x4e2>
  4042ae:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4042b2:	0d3f      	lsrs	r7, r7, #20
  4042b4:	053f      	lsls	r7, r7, #20
  4042b6:	2f00      	cmp	r7, #0
  4042b8:	f000 820d 	beq.w	4046d6 <_dtoa_r+0xd96>
  4042bc:	9b08      	ldr	r3, [sp, #32]
  4042be:	3301      	adds	r3, #1
  4042c0:	9308      	str	r3, [sp, #32]
  4042c2:	9b06      	ldr	r3, [sp, #24]
  4042c4:	3301      	adds	r3, #1
  4042c6:	9306      	str	r3, [sp, #24]
  4042c8:	2301      	movs	r3, #1
  4042ca:	930c      	str	r3, [sp, #48]	; 0x30
  4042cc:	e5ab      	b.n	403e26 <_dtoa_r+0x4e6>
  4042ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4042d0:	2b00      	cmp	r3, #0
  4042d2:	f73f ac42 	bgt.w	403b5a <_dtoa_r+0x21a>
  4042d6:	f040 8221 	bne.w	40471c <_dtoa_r+0xddc>
  4042da:	2200      	movs	r2, #0
  4042dc:	4b38      	ldr	r3, [pc, #224]	; (4043c0 <_dtoa_r+0xa80>)
  4042de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4042e2:	f001 ffe7 	bl	4062b4 <__aeabi_dmul>
  4042e6:	4652      	mov	r2, sl
  4042e8:	465b      	mov	r3, fp
  4042ea:	f002 fa69 	bl	4067c0 <__aeabi_dcmpge>
  4042ee:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4042f2:	4646      	mov	r6, r8
  4042f4:	2800      	cmp	r0, #0
  4042f6:	d041      	beq.n	40437c <_dtoa_r+0xa3c>
  4042f8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4042fa:	9d04      	ldr	r5, [sp, #16]
  4042fc:	43db      	mvns	r3, r3
  4042fe:	9302      	str	r3, [sp, #8]
  404300:	4641      	mov	r1, r8
  404302:	4620      	mov	r0, r4
  404304:	f000 fe40 	bl	404f88 <_Bfree>
  404308:	2e00      	cmp	r6, #0
  40430a:	f43f acdd 	beq.w	403cc8 <_dtoa_r+0x388>
  40430e:	e6a7      	b.n	404060 <_dtoa_r+0x720>
  404310:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404312:	4649      	mov	r1, r9
  404314:	4620      	mov	r0, r4
  404316:	f000 ff6d 	bl	4051f4 <__pow5mult>
  40431a:	4681      	mov	r9, r0
  40431c:	e558      	b.n	403dd0 <_dtoa_r+0x490>
  40431e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404320:	2a00      	cmp	r2, #0
  404322:	f000 8187 	beq.w	404634 <_dtoa_r+0xcf4>
  404326:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40432a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40432c:	9d08      	ldr	r5, [sp, #32]
  40432e:	e4f2      	b.n	403d16 <_dtoa_r+0x3d6>
  404330:	f1ba 0f00 	cmp.w	sl, #0
  404334:	f47f ad75 	bne.w	403e22 <_dtoa_r+0x4e2>
  404338:	e7b4      	b.n	4042a4 <_dtoa_r+0x964>
  40433a:	f000 fe2f 	bl	404f9c <__multadd>
  40433e:	4647      	mov	r7, r8
  404340:	4606      	mov	r6, r0
  404342:	4683      	mov	fp, r0
  404344:	e5be      	b.n	403ec4 <_dtoa_r+0x584>
  404346:	4601      	mov	r1, r0
  404348:	4620      	mov	r0, r4
  40434a:	9306      	str	r3, [sp, #24]
  40434c:	f000 fe1c 	bl	404f88 <_Bfree>
  404350:	2201      	movs	r2, #1
  404352:	9b06      	ldr	r3, [sp, #24]
  404354:	e5e0      	b.n	403f18 <_dtoa_r+0x5d8>
  404356:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404358:	2b02      	cmp	r3, #2
  40435a:	f77f ad96 	ble.w	403e8a <_dtoa_r+0x54a>
  40435e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404360:	2b00      	cmp	r3, #0
  404362:	d1c9      	bne.n	4042f8 <_dtoa_r+0x9b8>
  404364:	4641      	mov	r1, r8
  404366:	2205      	movs	r2, #5
  404368:	4620      	mov	r0, r4
  40436a:	f000 fe17 	bl	404f9c <__multadd>
  40436e:	4601      	mov	r1, r0
  404370:	4680      	mov	r8, r0
  404372:	4648      	mov	r0, r9
  404374:	f000 ffe0 	bl	405338 <__mcmp>
  404378:	2800      	cmp	r0, #0
  40437a:	ddbd      	ble.n	4042f8 <_dtoa_r+0x9b8>
  40437c:	9a02      	ldr	r2, [sp, #8]
  40437e:	9904      	ldr	r1, [sp, #16]
  404380:	2331      	movs	r3, #49	; 0x31
  404382:	3201      	adds	r2, #1
  404384:	9202      	str	r2, [sp, #8]
  404386:	700b      	strb	r3, [r1, #0]
  404388:	1c4d      	adds	r5, r1, #1
  40438a:	e7b9      	b.n	404300 <_dtoa_r+0x9c0>
  40438c:	9a02      	ldr	r2, [sp, #8]
  40438e:	3201      	adds	r2, #1
  404390:	9202      	str	r2, [sp, #8]
  404392:	9a04      	ldr	r2, [sp, #16]
  404394:	2331      	movs	r3, #49	; 0x31
  404396:	7013      	strb	r3, [r2, #0]
  404398:	e652      	b.n	404040 <_dtoa_r+0x700>
  40439a:	2301      	movs	r3, #1
  40439c:	930b      	str	r3, [sp, #44]	; 0x2c
  40439e:	e666      	b.n	40406e <_dtoa_r+0x72e>
  4043a0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4043a4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4043a6:	e48f      	b.n	403cc8 <_dtoa_r+0x388>
  4043a8:	00407390 	.word	0x00407390
  4043ac:	00407368 	.word	0x00407368
  4043b0:	3ff00000 	.word	0x3ff00000
  4043b4:	401c0000 	.word	0x401c0000
  4043b8:	3fe00000 	.word	0x3fe00000
  4043bc:	40240000 	.word	0x40240000
  4043c0:	40140000 	.word	0x40140000
  4043c4:	4650      	mov	r0, sl
  4043c6:	f001 ff0f 	bl	4061e8 <__aeabi_i2d>
  4043ca:	463a      	mov	r2, r7
  4043cc:	4643      	mov	r3, r8
  4043ce:	f001 ff71 	bl	4062b4 <__aeabi_dmul>
  4043d2:	2200      	movs	r2, #0
  4043d4:	4bc1      	ldr	r3, [pc, #772]	; (4046dc <_dtoa_r+0xd9c>)
  4043d6:	f001 fdbb 	bl	405f50 <__adddf3>
  4043da:	4605      	mov	r5, r0
  4043dc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4043e0:	4641      	mov	r1, r8
  4043e2:	2200      	movs	r2, #0
  4043e4:	4bbe      	ldr	r3, [pc, #760]	; (4046e0 <_dtoa_r+0xda0>)
  4043e6:	4638      	mov	r0, r7
  4043e8:	f001 fdb0 	bl	405f4c <__aeabi_dsub>
  4043ec:	462a      	mov	r2, r5
  4043ee:	4633      	mov	r3, r6
  4043f0:	4682      	mov	sl, r0
  4043f2:	468b      	mov	fp, r1
  4043f4:	f002 f9ee 	bl	4067d4 <__aeabi_dcmpgt>
  4043f8:	4680      	mov	r8, r0
  4043fa:	2800      	cmp	r0, #0
  4043fc:	f040 8110 	bne.w	404620 <_dtoa_r+0xce0>
  404400:	462a      	mov	r2, r5
  404402:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  404406:	4650      	mov	r0, sl
  404408:	4659      	mov	r1, fp
  40440a:	f002 f9c5 	bl	406798 <__aeabi_dcmplt>
  40440e:	b118      	cbz	r0, 404418 <_dtoa_r+0xad8>
  404410:	4646      	mov	r6, r8
  404412:	e771      	b.n	4042f8 <_dtoa_r+0x9b8>
  404414:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404418:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40441c:	f7ff bb8a 	b.w	403b34 <_dtoa_r+0x1f4>
  404420:	9804      	ldr	r0, [sp, #16]
  404422:	f7ff babb 	b.w	40399c <_dtoa_r+0x5c>
  404426:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404428:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40442a:	970c      	str	r7, [sp, #48]	; 0x30
  40442c:	1afb      	subs	r3, r7, r3
  40442e:	441a      	add	r2, r3
  404430:	920d      	str	r2, [sp, #52]	; 0x34
  404432:	2700      	movs	r7, #0
  404434:	e469      	b.n	403d0a <_dtoa_r+0x3ca>
  404436:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40443a:	f04f 0a02 	mov.w	sl, #2
  40443e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404442:	e657      	b.n	4040f4 <_dtoa_r+0x7b4>
  404444:	2100      	movs	r1, #0
  404446:	2301      	movs	r3, #1
  404448:	6461      	str	r1, [r4, #68]	; 0x44
  40444a:	4620      	mov	r0, r4
  40444c:	9325      	str	r3, [sp, #148]	; 0x94
  40444e:	f000 fd75 	bl	404f3c <_Balloc>
  404452:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404454:	9004      	str	r0, [sp, #16]
  404456:	6420      	str	r0, [r4, #64]	; 0x40
  404458:	930a      	str	r3, [sp, #40]	; 0x28
  40445a:	930f      	str	r3, [sp, #60]	; 0x3c
  40445c:	e629      	b.n	4040b2 <_dtoa_r+0x772>
  40445e:	2a00      	cmp	r2, #0
  404460:	46d0      	mov	r8, sl
  404462:	f8cd b018 	str.w	fp, [sp, #24]
  404466:	469a      	mov	sl, r3
  404468:	dd11      	ble.n	40448e <_dtoa_r+0xb4e>
  40446a:	4649      	mov	r1, r9
  40446c:	2201      	movs	r2, #1
  40446e:	4620      	mov	r0, r4
  404470:	f000 ff10 	bl	405294 <__lshift>
  404474:	4641      	mov	r1, r8
  404476:	4681      	mov	r9, r0
  404478:	f000 ff5e 	bl	405338 <__mcmp>
  40447c:	2800      	cmp	r0, #0
  40447e:	f340 8146 	ble.w	40470e <_dtoa_r+0xdce>
  404482:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404486:	f000 8106 	beq.w	404696 <_dtoa_r+0xd56>
  40448a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40448e:	46b3      	mov	fp, r6
  404490:	f887 a000 	strb.w	sl, [r7]
  404494:	1c7d      	adds	r5, r7, #1
  404496:	9e06      	ldr	r6, [sp, #24]
  404498:	e5d2      	b.n	404040 <_dtoa_r+0x700>
  40449a:	d104      	bne.n	4044a6 <_dtoa_r+0xb66>
  40449c:	f01a 0f01 	tst.w	sl, #1
  4044a0:	d001      	beq.n	4044a6 <_dtoa_r+0xb66>
  4044a2:	e5bd      	b.n	404020 <_dtoa_r+0x6e0>
  4044a4:	4615      	mov	r5, r2
  4044a6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4044aa:	2b30      	cmp	r3, #48	; 0x30
  4044ac:	f105 32ff 	add.w	r2, r5, #4294967295
  4044b0:	d0f8      	beq.n	4044a4 <_dtoa_r+0xb64>
  4044b2:	e5c5      	b.n	404040 <_dtoa_r+0x700>
  4044b4:	9904      	ldr	r1, [sp, #16]
  4044b6:	2230      	movs	r2, #48	; 0x30
  4044b8:	700a      	strb	r2, [r1, #0]
  4044ba:	9a02      	ldr	r2, [sp, #8]
  4044bc:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4044c0:	3201      	adds	r2, #1
  4044c2:	9202      	str	r2, [sp, #8]
  4044c4:	f7ff bbfc 	b.w	403cc0 <_dtoa_r+0x380>
  4044c8:	f000 80bb 	beq.w	404642 <_dtoa_r+0xd02>
  4044cc:	9b02      	ldr	r3, [sp, #8]
  4044ce:	425d      	negs	r5, r3
  4044d0:	4b84      	ldr	r3, [pc, #528]	; (4046e4 <_dtoa_r+0xda4>)
  4044d2:	f005 020f 	and.w	r2, r5, #15
  4044d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4044da:	e9d3 2300 	ldrd	r2, r3, [r3]
  4044de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4044e2:	f001 fee7 	bl	4062b4 <__aeabi_dmul>
  4044e6:	112d      	asrs	r5, r5, #4
  4044e8:	4607      	mov	r7, r0
  4044ea:	4688      	mov	r8, r1
  4044ec:	f000 812c 	beq.w	404748 <_dtoa_r+0xe08>
  4044f0:	4e7d      	ldr	r6, [pc, #500]	; (4046e8 <_dtoa_r+0xda8>)
  4044f2:	f04f 0a02 	mov.w	sl, #2
  4044f6:	07eb      	lsls	r3, r5, #31
  4044f8:	d509      	bpl.n	40450e <_dtoa_r+0xbce>
  4044fa:	4638      	mov	r0, r7
  4044fc:	4641      	mov	r1, r8
  4044fe:	e9d6 2300 	ldrd	r2, r3, [r6]
  404502:	f001 fed7 	bl	4062b4 <__aeabi_dmul>
  404506:	f10a 0a01 	add.w	sl, sl, #1
  40450a:	4607      	mov	r7, r0
  40450c:	4688      	mov	r8, r1
  40450e:	106d      	asrs	r5, r5, #1
  404510:	f106 0608 	add.w	r6, r6, #8
  404514:	d1ef      	bne.n	4044f6 <_dtoa_r+0xbb6>
  404516:	e608      	b.n	40412a <_dtoa_r+0x7ea>
  404518:	6871      	ldr	r1, [r6, #4]
  40451a:	4620      	mov	r0, r4
  40451c:	f000 fd0e 	bl	404f3c <_Balloc>
  404520:	6933      	ldr	r3, [r6, #16]
  404522:	3302      	adds	r3, #2
  404524:	009a      	lsls	r2, r3, #2
  404526:	4605      	mov	r5, r0
  404528:	f106 010c 	add.w	r1, r6, #12
  40452c:	300c      	adds	r0, #12
  40452e:	f000 fc5f 	bl	404df0 <memcpy>
  404532:	4629      	mov	r1, r5
  404534:	2201      	movs	r2, #1
  404536:	4620      	mov	r0, r4
  404538:	f000 feac 	bl	405294 <__lshift>
  40453c:	9006      	str	r0, [sp, #24]
  40453e:	e4b5      	b.n	403eac <_dtoa_r+0x56c>
  404540:	2b39      	cmp	r3, #57	; 0x39
  404542:	f8cd b018 	str.w	fp, [sp, #24]
  404546:	46d0      	mov	r8, sl
  404548:	f000 80a5 	beq.w	404696 <_dtoa_r+0xd56>
  40454c:	f103 0a01 	add.w	sl, r3, #1
  404550:	46b3      	mov	fp, r6
  404552:	f887 a000 	strb.w	sl, [r7]
  404556:	1c7d      	adds	r5, r7, #1
  404558:	9e06      	ldr	r6, [sp, #24]
  40455a:	e571      	b.n	404040 <_dtoa_r+0x700>
  40455c:	465a      	mov	r2, fp
  40455e:	46d0      	mov	r8, sl
  404560:	46b3      	mov	fp, r6
  404562:	469a      	mov	sl, r3
  404564:	4616      	mov	r6, r2
  404566:	e54f      	b.n	404008 <_dtoa_r+0x6c8>
  404568:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40456a:	495e      	ldr	r1, [pc, #376]	; (4046e4 <_dtoa_r+0xda4>)
  40456c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404570:	462a      	mov	r2, r5
  404572:	4633      	mov	r3, r6
  404574:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404578:	f001 fe9c 	bl	4062b4 <__aeabi_dmul>
  40457c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404580:	4638      	mov	r0, r7
  404582:	4641      	mov	r1, r8
  404584:	f002 f946 	bl	406814 <__aeabi_d2iz>
  404588:	4605      	mov	r5, r0
  40458a:	f001 fe2d 	bl	4061e8 <__aeabi_i2d>
  40458e:	460b      	mov	r3, r1
  404590:	4602      	mov	r2, r0
  404592:	4641      	mov	r1, r8
  404594:	4638      	mov	r0, r7
  404596:	f001 fcd9 	bl	405f4c <__aeabi_dsub>
  40459a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40459c:	460f      	mov	r7, r1
  40459e:	9904      	ldr	r1, [sp, #16]
  4045a0:	3530      	adds	r5, #48	; 0x30
  4045a2:	2b01      	cmp	r3, #1
  4045a4:	700d      	strb	r5, [r1, #0]
  4045a6:	4606      	mov	r6, r0
  4045a8:	f101 0501 	add.w	r5, r1, #1
  4045ac:	d026      	beq.n	4045fc <_dtoa_r+0xcbc>
  4045ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4045b0:	9a04      	ldr	r2, [sp, #16]
  4045b2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4046f0 <_dtoa_r+0xdb0>
  4045b6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4045ba:	4413      	add	r3, r2
  4045bc:	f04f 0a00 	mov.w	sl, #0
  4045c0:	4699      	mov	r9, r3
  4045c2:	4652      	mov	r2, sl
  4045c4:	465b      	mov	r3, fp
  4045c6:	4630      	mov	r0, r6
  4045c8:	4639      	mov	r1, r7
  4045ca:	f001 fe73 	bl	4062b4 <__aeabi_dmul>
  4045ce:	460f      	mov	r7, r1
  4045d0:	4606      	mov	r6, r0
  4045d2:	f002 f91f 	bl	406814 <__aeabi_d2iz>
  4045d6:	4680      	mov	r8, r0
  4045d8:	f001 fe06 	bl	4061e8 <__aeabi_i2d>
  4045dc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4045e0:	4602      	mov	r2, r0
  4045e2:	460b      	mov	r3, r1
  4045e4:	4630      	mov	r0, r6
  4045e6:	4639      	mov	r1, r7
  4045e8:	f001 fcb0 	bl	405f4c <__aeabi_dsub>
  4045ec:	f805 8b01 	strb.w	r8, [r5], #1
  4045f0:	454d      	cmp	r5, r9
  4045f2:	4606      	mov	r6, r0
  4045f4:	460f      	mov	r7, r1
  4045f6:	d1e4      	bne.n	4045c2 <_dtoa_r+0xc82>
  4045f8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4045fc:	4b3b      	ldr	r3, [pc, #236]	; (4046ec <_dtoa_r+0xdac>)
  4045fe:	2200      	movs	r2, #0
  404600:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404604:	f001 fca4 	bl	405f50 <__adddf3>
  404608:	4632      	mov	r2, r6
  40460a:	463b      	mov	r3, r7
  40460c:	f002 f8c4 	bl	406798 <__aeabi_dcmplt>
  404610:	2800      	cmp	r0, #0
  404612:	d046      	beq.n	4046a2 <_dtoa_r+0xd62>
  404614:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404616:	9302      	str	r3, [sp, #8]
  404618:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40461c:	f7ff bb43 	b.w	403ca6 <_dtoa_r+0x366>
  404620:	f04f 0800 	mov.w	r8, #0
  404624:	4646      	mov	r6, r8
  404626:	e6a9      	b.n	40437c <_dtoa_r+0xa3c>
  404628:	9b08      	ldr	r3, [sp, #32]
  40462a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40462c:	1a9d      	subs	r5, r3, r2
  40462e:	2300      	movs	r3, #0
  404630:	f7ff bb71 	b.w	403d16 <_dtoa_r+0x3d6>
  404634:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404636:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404638:	9d08      	ldr	r5, [sp, #32]
  40463a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40463e:	f7ff bb6a 	b.w	403d16 <_dtoa_r+0x3d6>
  404642:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404646:	f04f 0a02 	mov.w	sl, #2
  40464a:	e56e      	b.n	40412a <_dtoa_r+0x7ea>
  40464c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40464e:	2b00      	cmp	r3, #0
  404650:	f43f aeb8 	beq.w	4043c4 <_dtoa_r+0xa84>
  404654:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404656:	2b00      	cmp	r3, #0
  404658:	f77f aede 	ble.w	404418 <_dtoa_r+0xad8>
  40465c:	2200      	movs	r2, #0
  40465e:	4b24      	ldr	r3, [pc, #144]	; (4046f0 <_dtoa_r+0xdb0>)
  404660:	4638      	mov	r0, r7
  404662:	4641      	mov	r1, r8
  404664:	f001 fe26 	bl	4062b4 <__aeabi_dmul>
  404668:	4607      	mov	r7, r0
  40466a:	4688      	mov	r8, r1
  40466c:	f10a 0001 	add.w	r0, sl, #1
  404670:	f001 fdba 	bl	4061e8 <__aeabi_i2d>
  404674:	463a      	mov	r2, r7
  404676:	4643      	mov	r3, r8
  404678:	f001 fe1c 	bl	4062b4 <__aeabi_dmul>
  40467c:	2200      	movs	r2, #0
  40467e:	4b17      	ldr	r3, [pc, #92]	; (4046dc <_dtoa_r+0xd9c>)
  404680:	f001 fc66 	bl	405f50 <__adddf3>
  404684:	9a02      	ldr	r2, [sp, #8]
  404686:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404688:	9312      	str	r3, [sp, #72]	; 0x48
  40468a:	3a01      	subs	r2, #1
  40468c:	4605      	mov	r5, r0
  40468e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404692:	9215      	str	r2, [sp, #84]	; 0x54
  404694:	e56a      	b.n	40416c <_dtoa_r+0x82c>
  404696:	2239      	movs	r2, #57	; 0x39
  404698:	46b3      	mov	fp, r6
  40469a:	703a      	strb	r2, [r7, #0]
  40469c:	9e06      	ldr	r6, [sp, #24]
  40469e:	1c7d      	adds	r5, r7, #1
  4046a0:	e4c0      	b.n	404024 <_dtoa_r+0x6e4>
  4046a2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4046a6:	2000      	movs	r0, #0
  4046a8:	4910      	ldr	r1, [pc, #64]	; (4046ec <_dtoa_r+0xdac>)
  4046aa:	f001 fc4f 	bl	405f4c <__aeabi_dsub>
  4046ae:	4632      	mov	r2, r6
  4046b0:	463b      	mov	r3, r7
  4046b2:	f002 f88f 	bl	4067d4 <__aeabi_dcmpgt>
  4046b6:	b908      	cbnz	r0, 4046bc <_dtoa_r+0xd7c>
  4046b8:	e6ae      	b.n	404418 <_dtoa_r+0xad8>
  4046ba:	4615      	mov	r5, r2
  4046bc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4046c0:	2b30      	cmp	r3, #48	; 0x30
  4046c2:	f105 32ff 	add.w	r2, r5, #4294967295
  4046c6:	d0f8      	beq.n	4046ba <_dtoa_r+0xd7a>
  4046c8:	e5d7      	b.n	40427a <_dtoa_r+0x93a>
  4046ca:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4046ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4046d0:	9302      	str	r3, [sp, #8]
  4046d2:	f7ff bae8 	b.w	403ca6 <_dtoa_r+0x366>
  4046d6:	970c      	str	r7, [sp, #48]	; 0x30
  4046d8:	f7ff bba5 	b.w	403e26 <_dtoa_r+0x4e6>
  4046dc:	401c0000 	.word	0x401c0000
  4046e0:	40140000 	.word	0x40140000
  4046e4:	00407390 	.word	0x00407390
  4046e8:	00407368 	.word	0x00407368
  4046ec:	3fe00000 	.word	0x3fe00000
  4046f0:	40240000 	.word	0x40240000
  4046f4:	2b39      	cmp	r3, #57	; 0x39
  4046f6:	f8cd b018 	str.w	fp, [sp, #24]
  4046fa:	46d0      	mov	r8, sl
  4046fc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404700:	469a      	mov	sl, r3
  404702:	d0c8      	beq.n	404696 <_dtoa_r+0xd56>
  404704:	f1bb 0f00 	cmp.w	fp, #0
  404708:	f73f aebf 	bgt.w	40448a <_dtoa_r+0xb4a>
  40470c:	e6bf      	b.n	40448e <_dtoa_r+0xb4e>
  40470e:	f47f aebe 	bne.w	40448e <_dtoa_r+0xb4e>
  404712:	f01a 0f01 	tst.w	sl, #1
  404716:	f43f aeba 	beq.w	40448e <_dtoa_r+0xb4e>
  40471a:	e6b2      	b.n	404482 <_dtoa_r+0xb42>
  40471c:	f04f 0800 	mov.w	r8, #0
  404720:	4646      	mov	r6, r8
  404722:	e5e9      	b.n	4042f8 <_dtoa_r+0x9b8>
  404724:	4631      	mov	r1, r6
  404726:	2300      	movs	r3, #0
  404728:	220a      	movs	r2, #10
  40472a:	4620      	mov	r0, r4
  40472c:	f000 fc36 	bl	404f9c <__multadd>
  404730:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404732:	2b00      	cmp	r3, #0
  404734:	4606      	mov	r6, r0
  404736:	dd0a      	ble.n	40474e <_dtoa_r+0xe0e>
  404738:	930a      	str	r3, [sp, #40]	; 0x28
  40473a:	f7ff bbaa 	b.w	403e92 <_dtoa_r+0x552>
  40473e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404740:	2b02      	cmp	r3, #2
  404742:	dc23      	bgt.n	40478c <_dtoa_r+0xe4c>
  404744:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404746:	e43b      	b.n	403fc0 <_dtoa_r+0x680>
  404748:	f04f 0a02 	mov.w	sl, #2
  40474c:	e4ed      	b.n	40412a <_dtoa_r+0x7ea>
  40474e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404750:	2b02      	cmp	r3, #2
  404752:	dc1b      	bgt.n	40478c <_dtoa_r+0xe4c>
  404754:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404756:	e7ef      	b.n	404738 <_dtoa_r+0xdf8>
  404758:	2500      	movs	r5, #0
  40475a:	6465      	str	r5, [r4, #68]	; 0x44
  40475c:	4629      	mov	r1, r5
  40475e:	4620      	mov	r0, r4
  404760:	f000 fbec 	bl	404f3c <_Balloc>
  404764:	f04f 33ff 	mov.w	r3, #4294967295
  404768:	930a      	str	r3, [sp, #40]	; 0x28
  40476a:	930f      	str	r3, [sp, #60]	; 0x3c
  40476c:	2301      	movs	r3, #1
  40476e:	9004      	str	r0, [sp, #16]
  404770:	9525      	str	r5, [sp, #148]	; 0x94
  404772:	6420      	str	r0, [r4, #64]	; 0x40
  404774:	930b      	str	r3, [sp, #44]	; 0x2c
  404776:	f7ff b9dd 	b.w	403b34 <_dtoa_r+0x1f4>
  40477a:	2501      	movs	r5, #1
  40477c:	f7ff b9a5 	b.w	403aca <_dtoa_r+0x18a>
  404780:	f43f ab69 	beq.w	403e56 <_dtoa_r+0x516>
  404784:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404788:	f7ff bbf9 	b.w	403f7e <_dtoa_r+0x63e>
  40478c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40478e:	930a      	str	r3, [sp, #40]	; 0x28
  404790:	e5e5      	b.n	40435e <_dtoa_r+0xa1e>
  404792:	bf00      	nop

00404794 <__libc_fini_array>:
  404794:	b538      	push	{r3, r4, r5, lr}
  404796:	4c0a      	ldr	r4, [pc, #40]	; (4047c0 <__libc_fini_array+0x2c>)
  404798:	4d0a      	ldr	r5, [pc, #40]	; (4047c4 <__libc_fini_array+0x30>)
  40479a:	1b64      	subs	r4, r4, r5
  40479c:	10a4      	asrs	r4, r4, #2
  40479e:	d00a      	beq.n	4047b6 <__libc_fini_array+0x22>
  4047a0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4047a4:	3b01      	subs	r3, #1
  4047a6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4047aa:	3c01      	subs	r4, #1
  4047ac:	f855 3904 	ldr.w	r3, [r5], #-4
  4047b0:	4798      	blx	r3
  4047b2:	2c00      	cmp	r4, #0
  4047b4:	d1f9      	bne.n	4047aa <__libc_fini_array+0x16>
  4047b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4047ba:	f002 bee7 	b.w	40758c <_fini>
  4047be:	bf00      	nop
  4047c0:	0040759c 	.word	0x0040759c
  4047c4:	00407598 	.word	0x00407598

004047c8 <_localeconv_r>:
  4047c8:	4a04      	ldr	r2, [pc, #16]	; (4047dc <_localeconv_r+0x14>)
  4047ca:	4b05      	ldr	r3, [pc, #20]	; (4047e0 <_localeconv_r+0x18>)
  4047cc:	6812      	ldr	r2, [r2, #0]
  4047ce:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4047d0:	2800      	cmp	r0, #0
  4047d2:	bf08      	it	eq
  4047d4:	4618      	moveq	r0, r3
  4047d6:	30f0      	adds	r0, #240	; 0xf0
  4047d8:	4770      	bx	lr
  4047da:	bf00      	nop
  4047dc:	20400020 	.word	0x20400020
  4047e0:	20400864 	.word	0x20400864

004047e4 <__retarget_lock_acquire_recursive>:
  4047e4:	4770      	bx	lr
  4047e6:	bf00      	nop

004047e8 <__retarget_lock_release_recursive>:
  4047e8:	4770      	bx	lr
  4047ea:	bf00      	nop

004047ec <_malloc_r>:
  4047ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4047f0:	f101 060b 	add.w	r6, r1, #11
  4047f4:	2e16      	cmp	r6, #22
  4047f6:	b083      	sub	sp, #12
  4047f8:	4605      	mov	r5, r0
  4047fa:	f240 809e 	bls.w	40493a <_malloc_r+0x14e>
  4047fe:	f036 0607 	bics.w	r6, r6, #7
  404802:	f100 80bd 	bmi.w	404980 <_malloc_r+0x194>
  404806:	42b1      	cmp	r1, r6
  404808:	f200 80ba 	bhi.w	404980 <_malloc_r+0x194>
  40480c:	f000 fb8a 	bl	404f24 <__malloc_lock>
  404810:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404814:	f0c0 8293 	bcc.w	404d3e <_malloc_r+0x552>
  404818:	0a73      	lsrs	r3, r6, #9
  40481a:	f000 80b8 	beq.w	40498e <_malloc_r+0x1a2>
  40481e:	2b04      	cmp	r3, #4
  404820:	f200 8179 	bhi.w	404b16 <_malloc_r+0x32a>
  404824:	09b3      	lsrs	r3, r6, #6
  404826:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40482a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40482e:	00c3      	lsls	r3, r0, #3
  404830:	4fbf      	ldr	r7, [pc, #764]	; (404b30 <_malloc_r+0x344>)
  404832:	443b      	add	r3, r7
  404834:	f1a3 0108 	sub.w	r1, r3, #8
  404838:	685c      	ldr	r4, [r3, #4]
  40483a:	42a1      	cmp	r1, r4
  40483c:	d106      	bne.n	40484c <_malloc_r+0x60>
  40483e:	e00c      	b.n	40485a <_malloc_r+0x6e>
  404840:	2a00      	cmp	r2, #0
  404842:	f280 80aa 	bge.w	40499a <_malloc_r+0x1ae>
  404846:	68e4      	ldr	r4, [r4, #12]
  404848:	42a1      	cmp	r1, r4
  40484a:	d006      	beq.n	40485a <_malloc_r+0x6e>
  40484c:	6863      	ldr	r3, [r4, #4]
  40484e:	f023 0303 	bic.w	r3, r3, #3
  404852:	1b9a      	subs	r2, r3, r6
  404854:	2a0f      	cmp	r2, #15
  404856:	ddf3      	ble.n	404840 <_malloc_r+0x54>
  404858:	4670      	mov	r0, lr
  40485a:	693c      	ldr	r4, [r7, #16]
  40485c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404b44 <_malloc_r+0x358>
  404860:	4574      	cmp	r4, lr
  404862:	f000 81ab 	beq.w	404bbc <_malloc_r+0x3d0>
  404866:	6863      	ldr	r3, [r4, #4]
  404868:	f023 0303 	bic.w	r3, r3, #3
  40486c:	1b9a      	subs	r2, r3, r6
  40486e:	2a0f      	cmp	r2, #15
  404870:	f300 8190 	bgt.w	404b94 <_malloc_r+0x3a8>
  404874:	2a00      	cmp	r2, #0
  404876:	f8c7 e014 	str.w	lr, [r7, #20]
  40487a:	f8c7 e010 	str.w	lr, [r7, #16]
  40487e:	f280 809d 	bge.w	4049bc <_malloc_r+0x1d0>
  404882:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404886:	f080 8161 	bcs.w	404b4c <_malloc_r+0x360>
  40488a:	08db      	lsrs	r3, r3, #3
  40488c:	f103 0c01 	add.w	ip, r3, #1
  404890:	1099      	asrs	r1, r3, #2
  404892:	687a      	ldr	r2, [r7, #4]
  404894:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404898:	f8c4 8008 	str.w	r8, [r4, #8]
  40489c:	2301      	movs	r3, #1
  40489e:	408b      	lsls	r3, r1
  4048a0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4048a4:	4313      	orrs	r3, r2
  4048a6:	3908      	subs	r1, #8
  4048a8:	60e1      	str	r1, [r4, #12]
  4048aa:	607b      	str	r3, [r7, #4]
  4048ac:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4048b0:	f8c8 400c 	str.w	r4, [r8, #12]
  4048b4:	1082      	asrs	r2, r0, #2
  4048b6:	2401      	movs	r4, #1
  4048b8:	4094      	lsls	r4, r2
  4048ba:	429c      	cmp	r4, r3
  4048bc:	f200 808b 	bhi.w	4049d6 <_malloc_r+0x1ea>
  4048c0:	421c      	tst	r4, r3
  4048c2:	d106      	bne.n	4048d2 <_malloc_r+0xe6>
  4048c4:	f020 0003 	bic.w	r0, r0, #3
  4048c8:	0064      	lsls	r4, r4, #1
  4048ca:	421c      	tst	r4, r3
  4048cc:	f100 0004 	add.w	r0, r0, #4
  4048d0:	d0fa      	beq.n	4048c8 <_malloc_r+0xdc>
  4048d2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4048d6:	46cc      	mov	ip, r9
  4048d8:	4680      	mov	r8, r0
  4048da:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4048de:	459c      	cmp	ip, r3
  4048e0:	d107      	bne.n	4048f2 <_malloc_r+0x106>
  4048e2:	e16d      	b.n	404bc0 <_malloc_r+0x3d4>
  4048e4:	2a00      	cmp	r2, #0
  4048e6:	f280 817b 	bge.w	404be0 <_malloc_r+0x3f4>
  4048ea:	68db      	ldr	r3, [r3, #12]
  4048ec:	459c      	cmp	ip, r3
  4048ee:	f000 8167 	beq.w	404bc0 <_malloc_r+0x3d4>
  4048f2:	6859      	ldr	r1, [r3, #4]
  4048f4:	f021 0103 	bic.w	r1, r1, #3
  4048f8:	1b8a      	subs	r2, r1, r6
  4048fa:	2a0f      	cmp	r2, #15
  4048fc:	ddf2      	ble.n	4048e4 <_malloc_r+0xf8>
  4048fe:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404902:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404906:	9300      	str	r3, [sp, #0]
  404908:	199c      	adds	r4, r3, r6
  40490a:	4628      	mov	r0, r5
  40490c:	f046 0601 	orr.w	r6, r6, #1
  404910:	f042 0501 	orr.w	r5, r2, #1
  404914:	605e      	str	r6, [r3, #4]
  404916:	f8c8 c00c 	str.w	ip, [r8, #12]
  40491a:	f8cc 8008 	str.w	r8, [ip, #8]
  40491e:	617c      	str	r4, [r7, #20]
  404920:	613c      	str	r4, [r7, #16]
  404922:	f8c4 e00c 	str.w	lr, [r4, #12]
  404926:	f8c4 e008 	str.w	lr, [r4, #8]
  40492a:	6065      	str	r5, [r4, #4]
  40492c:	505a      	str	r2, [r3, r1]
  40492e:	f000 faff 	bl	404f30 <__malloc_unlock>
  404932:	9b00      	ldr	r3, [sp, #0]
  404934:	f103 0408 	add.w	r4, r3, #8
  404938:	e01e      	b.n	404978 <_malloc_r+0x18c>
  40493a:	2910      	cmp	r1, #16
  40493c:	d820      	bhi.n	404980 <_malloc_r+0x194>
  40493e:	f000 faf1 	bl	404f24 <__malloc_lock>
  404942:	2610      	movs	r6, #16
  404944:	2318      	movs	r3, #24
  404946:	2002      	movs	r0, #2
  404948:	4f79      	ldr	r7, [pc, #484]	; (404b30 <_malloc_r+0x344>)
  40494a:	443b      	add	r3, r7
  40494c:	f1a3 0208 	sub.w	r2, r3, #8
  404950:	685c      	ldr	r4, [r3, #4]
  404952:	4294      	cmp	r4, r2
  404954:	f000 813d 	beq.w	404bd2 <_malloc_r+0x3e6>
  404958:	6863      	ldr	r3, [r4, #4]
  40495a:	68e1      	ldr	r1, [r4, #12]
  40495c:	68a6      	ldr	r6, [r4, #8]
  40495e:	f023 0303 	bic.w	r3, r3, #3
  404962:	4423      	add	r3, r4
  404964:	4628      	mov	r0, r5
  404966:	685a      	ldr	r2, [r3, #4]
  404968:	60f1      	str	r1, [r6, #12]
  40496a:	f042 0201 	orr.w	r2, r2, #1
  40496e:	608e      	str	r6, [r1, #8]
  404970:	605a      	str	r2, [r3, #4]
  404972:	f000 fadd 	bl	404f30 <__malloc_unlock>
  404976:	3408      	adds	r4, #8
  404978:	4620      	mov	r0, r4
  40497a:	b003      	add	sp, #12
  40497c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404980:	2400      	movs	r4, #0
  404982:	230c      	movs	r3, #12
  404984:	4620      	mov	r0, r4
  404986:	602b      	str	r3, [r5, #0]
  404988:	b003      	add	sp, #12
  40498a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40498e:	2040      	movs	r0, #64	; 0x40
  404990:	f44f 7300 	mov.w	r3, #512	; 0x200
  404994:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404998:	e74a      	b.n	404830 <_malloc_r+0x44>
  40499a:	4423      	add	r3, r4
  40499c:	68e1      	ldr	r1, [r4, #12]
  40499e:	685a      	ldr	r2, [r3, #4]
  4049a0:	68a6      	ldr	r6, [r4, #8]
  4049a2:	f042 0201 	orr.w	r2, r2, #1
  4049a6:	60f1      	str	r1, [r6, #12]
  4049a8:	4628      	mov	r0, r5
  4049aa:	608e      	str	r6, [r1, #8]
  4049ac:	605a      	str	r2, [r3, #4]
  4049ae:	f000 fabf 	bl	404f30 <__malloc_unlock>
  4049b2:	3408      	adds	r4, #8
  4049b4:	4620      	mov	r0, r4
  4049b6:	b003      	add	sp, #12
  4049b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049bc:	4423      	add	r3, r4
  4049be:	4628      	mov	r0, r5
  4049c0:	685a      	ldr	r2, [r3, #4]
  4049c2:	f042 0201 	orr.w	r2, r2, #1
  4049c6:	605a      	str	r2, [r3, #4]
  4049c8:	f000 fab2 	bl	404f30 <__malloc_unlock>
  4049cc:	3408      	adds	r4, #8
  4049ce:	4620      	mov	r0, r4
  4049d0:	b003      	add	sp, #12
  4049d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049d6:	68bc      	ldr	r4, [r7, #8]
  4049d8:	6863      	ldr	r3, [r4, #4]
  4049da:	f023 0803 	bic.w	r8, r3, #3
  4049de:	45b0      	cmp	r8, r6
  4049e0:	d304      	bcc.n	4049ec <_malloc_r+0x200>
  4049e2:	eba8 0306 	sub.w	r3, r8, r6
  4049e6:	2b0f      	cmp	r3, #15
  4049e8:	f300 8085 	bgt.w	404af6 <_malloc_r+0x30a>
  4049ec:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404b48 <_malloc_r+0x35c>
  4049f0:	4b50      	ldr	r3, [pc, #320]	; (404b34 <_malloc_r+0x348>)
  4049f2:	f8d9 2000 	ldr.w	r2, [r9]
  4049f6:	681b      	ldr	r3, [r3, #0]
  4049f8:	3201      	adds	r2, #1
  4049fa:	4433      	add	r3, r6
  4049fc:	eb04 0a08 	add.w	sl, r4, r8
  404a00:	f000 8155 	beq.w	404cae <_malloc_r+0x4c2>
  404a04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  404a08:	330f      	adds	r3, #15
  404a0a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  404a0e:	f02b 0b0f 	bic.w	fp, fp, #15
  404a12:	4659      	mov	r1, fp
  404a14:	4628      	mov	r0, r5
  404a16:	f000 fd8b 	bl	405530 <_sbrk_r>
  404a1a:	1c41      	adds	r1, r0, #1
  404a1c:	4602      	mov	r2, r0
  404a1e:	f000 80fc 	beq.w	404c1a <_malloc_r+0x42e>
  404a22:	4582      	cmp	sl, r0
  404a24:	f200 80f7 	bhi.w	404c16 <_malloc_r+0x42a>
  404a28:	4b43      	ldr	r3, [pc, #268]	; (404b38 <_malloc_r+0x34c>)
  404a2a:	6819      	ldr	r1, [r3, #0]
  404a2c:	4459      	add	r1, fp
  404a2e:	6019      	str	r1, [r3, #0]
  404a30:	f000 814d 	beq.w	404cce <_malloc_r+0x4e2>
  404a34:	f8d9 0000 	ldr.w	r0, [r9]
  404a38:	3001      	adds	r0, #1
  404a3a:	bf1b      	ittet	ne
  404a3c:	eba2 0a0a 	subne.w	sl, r2, sl
  404a40:	4451      	addne	r1, sl
  404a42:	f8c9 2000 	streq.w	r2, [r9]
  404a46:	6019      	strne	r1, [r3, #0]
  404a48:	f012 0107 	ands.w	r1, r2, #7
  404a4c:	f000 8115 	beq.w	404c7a <_malloc_r+0x48e>
  404a50:	f1c1 0008 	rsb	r0, r1, #8
  404a54:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404a58:	4402      	add	r2, r0
  404a5a:	3108      	adds	r1, #8
  404a5c:	eb02 090b 	add.w	r9, r2, fp
  404a60:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404a64:	eba1 0909 	sub.w	r9, r1, r9
  404a68:	4649      	mov	r1, r9
  404a6a:	4628      	mov	r0, r5
  404a6c:	9301      	str	r3, [sp, #4]
  404a6e:	9200      	str	r2, [sp, #0]
  404a70:	f000 fd5e 	bl	405530 <_sbrk_r>
  404a74:	1c43      	adds	r3, r0, #1
  404a76:	e89d 000c 	ldmia.w	sp, {r2, r3}
  404a7a:	f000 8143 	beq.w	404d04 <_malloc_r+0x518>
  404a7e:	1a80      	subs	r0, r0, r2
  404a80:	4448      	add	r0, r9
  404a82:	f040 0001 	orr.w	r0, r0, #1
  404a86:	6819      	ldr	r1, [r3, #0]
  404a88:	60ba      	str	r2, [r7, #8]
  404a8a:	4449      	add	r1, r9
  404a8c:	42bc      	cmp	r4, r7
  404a8e:	6050      	str	r0, [r2, #4]
  404a90:	6019      	str	r1, [r3, #0]
  404a92:	d017      	beq.n	404ac4 <_malloc_r+0x2d8>
  404a94:	f1b8 0f0f 	cmp.w	r8, #15
  404a98:	f240 80fb 	bls.w	404c92 <_malloc_r+0x4a6>
  404a9c:	6860      	ldr	r0, [r4, #4]
  404a9e:	f1a8 020c 	sub.w	r2, r8, #12
  404aa2:	f022 0207 	bic.w	r2, r2, #7
  404aa6:	eb04 0e02 	add.w	lr, r4, r2
  404aaa:	f000 0001 	and.w	r0, r0, #1
  404aae:	f04f 0c05 	mov.w	ip, #5
  404ab2:	4310      	orrs	r0, r2
  404ab4:	2a0f      	cmp	r2, #15
  404ab6:	6060      	str	r0, [r4, #4]
  404ab8:	f8ce c004 	str.w	ip, [lr, #4]
  404abc:	f8ce c008 	str.w	ip, [lr, #8]
  404ac0:	f200 8117 	bhi.w	404cf2 <_malloc_r+0x506>
  404ac4:	4b1d      	ldr	r3, [pc, #116]	; (404b3c <_malloc_r+0x350>)
  404ac6:	68bc      	ldr	r4, [r7, #8]
  404ac8:	681a      	ldr	r2, [r3, #0]
  404aca:	4291      	cmp	r1, r2
  404acc:	bf88      	it	hi
  404ace:	6019      	strhi	r1, [r3, #0]
  404ad0:	4b1b      	ldr	r3, [pc, #108]	; (404b40 <_malloc_r+0x354>)
  404ad2:	681a      	ldr	r2, [r3, #0]
  404ad4:	4291      	cmp	r1, r2
  404ad6:	6862      	ldr	r2, [r4, #4]
  404ad8:	bf88      	it	hi
  404ada:	6019      	strhi	r1, [r3, #0]
  404adc:	f022 0203 	bic.w	r2, r2, #3
  404ae0:	4296      	cmp	r6, r2
  404ae2:	eba2 0306 	sub.w	r3, r2, r6
  404ae6:	d801      	bhi.n	404aec <_malloc_r+0x300>
  404ae8:	2b0f      	cmp	r3, #15
  404aea:	dc04      	bgt.n	404af6 <_malloc_r+0x30a>
  404aec:	4628      	mov	r0, r5
  404aee:	f000 fa1f 	bl	404f30 <__malloc_unlock>
  404af2:	2400      	movs	r4, #0
  404af4:	e740      	b.n	404978 <_malloc_r+0x18c>
  404af6:	19a2      	adds	r2, r4, r6
  404af8:	f043 0301 	orr.w	r3, r3, #1
  404afc:	f046 0601 	orr.w	r6, r6, #1
  404b00:	6066      	str	r6, [r4, #4]
  404b02:	4628      	mov	r0, r5
  404b04:	60ba      	str	r2, [r7, #8]
  404b06:	6053      	str	r3, [r2, #4]
  404b08:	f000 fa12 	bl	404f30 <__malloc_unlock>
  404b0c:	3408      	adds	r4, #8
  404b0e:	4620      	mov	r0, r4
  404b10:	b003      	add	sp, #12
  404b12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b16:	2b14      	cmp	r3, #20
  404b18:	d971      	bls.n	404bfe <_malloc_r+0x412>
  404b1a:	2b54      	cmp	r3, #84	; 0x54
  404b1c:	f200 80a3 	bhi.w	404c66 <_malloc_r+0x47a>
  404b20:	0b33      	lsrs	r3, r6, #12
  404b22:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404b26:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  404b2a:	00c3      	lsls	r3, r0, #3
  404b2c:	e680      	b.n	404830 <_malloc_r+0x44>
  404b2e:	bf00      	nop
  404b30:	20400454 	.word	0x20400454
  404b34:	20400cb4 	.word	0x20400cb4
  404b38:	20400c84 	.word	0x20400c84
  404b3c:	20400cac 	.word	0x20400cac
  404b40:	20400cb0 	.word	0x20400cb0
  404b44:	2040045c 	.word	0x2040045c
  404b48:	2040085c 	.word	0x2040085c
  404b4c:	0a5a      	lsrs	r2, r3, #9
  404b4e:	2a04      	cmp	r2, #4
  404b50:	d95b      	bls.n	404c0a <_malloc_r+0x41e>
  404b52:	2a14      	cmp	r2, #20
  404b54:	f200 80ae 	bhi.w	404cb4 <_malloc_r+0x4c8>
  404b58:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  404b5c:	00c9      	lsls	r1, r1, #3
  404b5e:	325b      	adds	r2, #91	; 0x5b
  404b60:	eb07 0c01 	add.w	ip, r7, r1
  404b64:	5879      	ldr	r1, [r7, r1]
  404b66:	f1ac 0c08 	sub.w	ip, ip, #8
  404b6a:	458c      	cmp	ip, r1
  404b6c:	f000 8088 	beq.w	404c80 <_malloc_r+0x494>
  404b70:	684a      	ldr	r2, [r1, #4]
  404b72:	f022 0203 	bic.w	r2, r2, #3
  404b76:	4293      	cmp	r3, r2
  404b78:	d273      	bcs.n	404c62 <_malloc_r+0x476>
  404b7a:	6889      	ldr	r1, [r1, #8]
  404b7c:	458c      	cmp	ip, r1
  404b7e:	d1f7      	bne.n	404b70 <_malloc_r+0x384>
  404b80:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404b84:	687b      	ldr	r3, [r7, #4]
  404b86:	60e2      	str	r2, [r4, #12]
  404b88:	f8c4 c008 	str.w	ip, [r4, #8]
  404b8c:	6094      	str	r4, [r2, #8]
  404b8e:	f8cc 400c 	str.w	r4, [ip, #12]
  404b92:	e68f      	b.n	4048b4 <_malloc_r+0xc8>
  404b94:	19a1      	adds	r1, r4, r6
  404b96:	f046 0c01 	orr.w	ip, r6, #1
  404b9a:	f042 0601 	orr.w	r6, r2, #1
  404b9e:	f8c4 c004 	str.w	ip, [r4, #4]
  404ba2:	4628      	mov	r0, r5
  404ba4:	6179      	str	r1, [r7, #20]
  404ba6:	6139      	str	r1, [r7, #16]
  404ba8:	f8c1 e00c 	str.w	lr, [r1, #12]
  404bac:	f8c1 e008 	str.w	lr, [r1, #8]
  404bb0:	604e      	str	r6, [r1, #4]
  404bb2:	50e2      	str	r2, [r4, r3]
  404bb4:	f000 f9bc 	bl	404f30 <__malloc_unlock>
  404bb8:	3408      	adds	r4, #8
  404bba:	e6dd      	b.n	404978 <_malloc_r+0x18c>
  404bbc:	687b      	ldr	r3, [r7, #4]
  404bbe:	e679      	b.n	4048b4 <_malloc_r+0xc8>
  404bc0:	f108 0801 	add.w	r8, r8, #1
  404bc4:	f018 0f03 	tst.w	r8, #3
  404bc8:	f10c 0c08 	add.w	ip, ip, #8
  404bcc:	f47f ae85 	bne.w	4048da <_malloc_r+0xee>
  404bd0:	e02d      	b.n	404c2e <_malloc_r+0x442>
  404bd2:	68dc      	ldr	r4, [r3, #12]
  404bd4:	42a3      	cmp	r3, r4
  404bd6:	bf08      	it	eq
  404bd8:	3002      	addeq	r0, #2
  404bda:	f43f ae3e 	beq.w	40485a <_malloc_r+0x6e>
  404bde:	e6bb      	b.n	404958 <_malloc_r+0x16c>
  404be0:	4419      	add	r1, r3
  404be2:	461c      	mov	r4, r3
  404be4:	684a      	ldr	r2, [r1, #4]
  404be6:	68db      	ldr	r3, [r3, #12]
  404be8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  404bec:	f042 0201 	orr.w	r2, r2, #1
  404bf0:	604a      	str	r2, [r1, #4]
  404bf2:	4628      	mov	r0, r5
  404bf4:	60f3      	str	r3, [r6, #12]
  404bf6:	609e      	str	r6, [r3, #8]
  404bf8:	f000 f99a 	bl	404f30 <__malloc_unlock>
  404bfc:	e6bc      	b.n	404978 <_malloc_r+0x18c>
  404bfe:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  404c02:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  404c06:	00c3      	lsls	r3, r0, #3
  404c08:	e612      	b.n	404830 <_malloc_r+0x44>
  404c0a:	099a      	lsrs	r2, r3, #6
  404c0c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  404c10:	00c9      	lsls	r1, r1, #3
  404c12:	3238      	adds	r2, #56	; 0x38
  404c14:	e7a4      	b.n	404b60 <_malloc_r+0x374>
  404c16:	42bc      	cmp	r4, r7
  404c18:	d054      	beq.n	404cc4 <_malloc_r+0x4d8>
  404c1a:	68bc      	ldr	r4, [r7, #8]
  404c1c:	6862      	ldr	r2, [r4, #4]
  404c1e:	f022 0203 	bic.w	r2, r2, #3
  404c22:	e75d      	b.n	404ae0 <_malloc_r+0x2f4>
  404c24:	f859 3908 	ldr.w	r3, [r9], #-8
  404c28:	4599      	cmp	r9, r3
  404c2a:	f040 8086 	bne.w	404d3a <_malloc_r+0x54e>
  404c2e:	f010 0f03 	tst.w	r0, #3
  404c32:	f100 30ff 	add.w	r0, r0, #4294967295
  404c36:	d1f5      	bne.n	404c24 <_malloc_r+0x438>
  404c38:	687b      	ldr	r3, [r7, #4]
  404c3a:	ea23 0304 	bic.w	r3, r3, r4
  404c3e:	607b      	str	r3, [r7, #4]
  404c40:	0064      	lsls	r4, r4, #1
  404c42:	429c      	cmp	r4, r3
  404c44:	f63f aec7 	bhi.w	4049d6 <_malloc_r+0x1ea>
  404c48:	2c00      	cmp	r4, #0
  404c4a:	f43f aec4 	beq.w	4049d6 <_malloc_r+0x1ea>
  404c4e:	421c      	tst	r4, r3
  404c50:	4640      	mov	r0, r8
  404c52:	f47f ae3e 	bne.w	4048d2 <_malloc_r+0xe6>
  404c56:	0064      	lsls	r4, r4, #1
  404c58:	421c      	tst	r4, r3
  404c5a:	f100 0004 	add.w	r0, r0, #4
  404c5e:	d0fa      	beq.n	404c56 <_malloc_r+0x46a>
  404c60:	e637      	b.n	4048d2 <_malloc_r+0xe6>
  404c62:	468c      	mov	ip, r1
  404c64:	e78c      	b.n	404b80 <_malloc_r+0x394>
  404c66:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  404c6a:	d815      	bhi.n	404c98 <_malloc_r+0x4ac>
  404c6c:	0bf3      	lsrs	r3, r6, #15
  404c6e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404c72:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404c76:	00c3      	lsls	r3, r0, #3
  404c78:	e5da      	b.n	404830 <_malloc_r+0x44>
  404c7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  404c7e:	e6ed      	b.n	404a5c <_malloc_r+0x270>
  404c80:	687b      	ldr	r3, [r7, #4]
  404c82:	1092      	asrs	r2, r2, #2
  404c84:	2101      	movs	r1, #1
  404c86:	fa01 f202 	lsl.w	r2, r1, r2
  404c8a:	4313      	orrs	r3, r2
  404c8c:	607b      	str	r3, [r7, #4]
  404c8e:	4662      	mov	r2, ip
  404c90:	e779      	b.n	404b86 <_malloc_r+0x39a>
  404c92:	2301      	movs	r3, #1
  404c94:	6053      	str	r3, [r2, #4]
  404c96:	e729      	b.n	404aec <_malloc_r+0x300>
  404c98:	f240 5254 	movw	r2, #1364	; 0x554
  404c9c:	4293      	cmp	r3, r2
  404c9e:	d822      	bhi.n	404ce6 <_malloc_r+0x4fa>
  404ca0:	0cb3      	lsrs	r3, r6, #18
  404ca2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404ca6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  404caa:	00c3      	lsls	r3, r0, #3
  404cac:	e5c0      	b.n	404830 <_malloc_r+0x44>
  404cae:	f103 0b10 	add.w	fp, r3, #16
  404cb2:	e6ae      	b.n	404a12 <_malloc_r+0x226>
  404cb4:	2a54      	cmp	r2, #84	; 0x54
  404cb6:	d829      	bhi.n	404d0c <_malloc_r+0x520>
  404cb8:	0b1a      	lsrs	r2, r3, #12
  404cba:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  404cbe:	00c9      	lsls	r1, r1, #3
  404cc0:	326e      	adds	r2, #110	; 0x6e
  404cc2:	e74d      	b.n	404b60 <_malloc_r+0x374>
  404cc4:	4b20      	ldr	r3, [pc, #128]	; (404d48 <_malloc_r+0x55c>)
  404cc6:	6819      	ldr	r1, [r3, #0]
  404cc8:	4459      	add	r1, fp
  404cca:	6019      	str	r1, [r3, #0]
  404ccc:	e6b2      	b.n	404a34 <_malloc_r+0x248>
  404cce:	f3ca 000b 	ubfx	r0, sl, #0, #12
  404cd2:	2800      	cmp	r0, #0
  404cd4:	f47f aeae 	bne.w	404a34 <_malloc_r+0x248>
  404cd8:	eb08 030b 	add.w	r3, r8, fp
  404cdc:	68ba      	ldr	r2, [r7, #8]
  404cde:	f043 0301 	orr.w	r3, r3, #1
  404ce2:	6053      	str	r3, [r2, #4]
  404ce4:	e6ee      	b.n	404ac4 <_malloc_r+0x2d8>
  404ce6:	207f      	movs	r0, #127	; 0x7f
  404ce8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  404cec:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  404cf0:	e59e      	b.n	404830 <_malloc_r+0x44>
  404cf2:	f104 0108 	add.w	r1, r4, #8
  404cf6:	4628      	mov	r0, r5
  404cf8:	9300      	str	r3, [sp, #0]
  404cfa:	f000 fe0f 	bl	40591c <_free_r>
  404cfe:	9b00      	ldr	r3, [sp, #0]
  404d00:	6819      	ldr	r1, [r3, #0]
  404d02:	e6df      	b.n	404ac4 <_malloc_r+0x2d8>
  404d04:	2001      	movs	r0, #1
  404d06:	f04f 0900 	mov.w	r9, #0
  404d0a:	e6bc      	b.n	404a86 <_malloc_r+0x29a>
  404d0c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404d10:	d805      	bhi.n	404d1e <_malloc_r+0x532>
  404d12:	0bda      	lsrs	r2, r3, #15
  404d14:	f102 0178 	add.w	r1, r2, #120	; 0x78
  404d18:	00c9      	lsls	r1, r1, #3
  404d1a:	3277      	adds	r2, #119	; 0x77
  404d1c:	e720      	b.n	404b60 <_malloc_r+0x374>
  404d1e:	f240 5154 	movw	r1, #1364	; 0x554
  404d22:	428a      	cmp	r2, r1
  404d24:	d805      	bhi.n	404d32 <_malloc_r+0x546>
  404d26:	0c9a      	lsrs	r2, r3, #18
  404d28:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  404d2c:	00c9      	lsls	r1, r1, #3
  404d2e:	327c      	adds	r2, #124	; 0x7c
  404d30:	e716      	b.n	404b60 <_malloc_r+0x374>
  404d32:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404d36:	227e      	movs	r2, #126	; 0x7e
  404d38:	e712      	b.n	404b60 <_malloc_r+0x374>
  404d3a:	687b      	ldr	r3, [r7, #4]
  404d3c:	e780      	b.n	404c40 <_malloc_r+0x454>
  404d3e:	08f0      	lsrs	r0, r6, #3
  404d40:	f106 0308 	add.w	r3, r6, #8
  404d44:	e600      	b.n	404948 <_malloc_r+0x15c>
  404d46:	bf00      	nop
  404d48:	20400c84 	.word	0x20400c84
  404d4c:	00000000 	.word	0x00000000

00404d50 <memchr>:
  404d50:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404d54:	2a10      	cmp	r2, #16
  404d56:	db2b      	blt.n	404db0 <memchr+0x60>
  404d58:	f010 0f07 	tst.w	r0, #7
  404d5c:	d008      	beq.n	404d70 <memchr+0x20>
  404d5e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404d62:	3a01      	subs	r2, #1
  404d64:	428b      	cmp	r3, r1
  404d66:	d02d      	beq.n	404dc4 <memchr+0x74>
  404d68:	f010 0f07 	tst.w	r0, #7
  404d6c:	b342      	cbz	r2, 404dc0 <memchr+0x70>
  404d6e:	d1f6      	bne.n	404d5e <memchr+0xe>
  404d70:	b4f0      	push	{r4, r5, r6, r7}
  404d72:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404d76:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404d7a:	f022 0407 	bic.w	r4, r2, #7
  404d7e:	f07f 0700 	mvns.w	r7, #0
  404d82:	2300      	movs	r3, #0
  404d84:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404d88:	3c08      	subs	r4, #8
  404d8a:	ea85 0501 	eor.w	r5, r5, r1
  404d8e:	ea86 0601 	eor.w	r6, r6, r1
  404d92:	fa85 f547 	uadd8	r5, r5, r7
  404d96:	faa3 f587 	sel	r5, r3, r7
  404d9a:	fa86 f647 	uadd8	r6, r6, r7
  404d9e:	faa5 f687 	sel	r6, r5, r7
  404da2:	b98e      	cbnz	r6, 404dc8 <memchr+0x78>
  404da4:	d1ee      	bne.n	404d84 <memchr+0x34>
  404da6:	bcf0      	pop	{r4, r5, r6, r7}
  404da8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404dac:	f002 0207 	and.w	r2, r2, #7
  404db0:	b132      	cbz	r2, 404dc0 <memchr+0x70>
  404db2:	f810 3b01 	ldrb.w	r3, [r0], #1
  404db6:	3a01      	subs	r2, #1
  404db8:	ea83 0301 	eor.w	r3, r3, r1
  404dbc:	b113      	cbz	r3, 404dc4 <memchr+0x74>
  404dbe:	d1f8      	bne.n	404db2 <memchr+0x62>
  404dc0:	2000      	movs	r0, #0
  404dc2:	4770      	bx	lr
  404dc4:	3801      	subs	r0, #1
  404dc6:	4770      	bx	lr
  404dc8:	2d00      	cmp	r5, #0
  404dca:	bf06      	itte	eq
  404dcc:	4635      	moveq	r5, r6
  404dce:	3803      	subeq	r0, #3
  404dd0:	3807      	subne	r0, #7
  404dd2:	f015 0f01 	tst.w	r5, #1
  404dd6:	d107      	bne.n	404de8 <memchr+0x98>
  404dd8:	3001      	adds	r0, #1
  404dda:	f415 7f80 	tst.w	r5, #256	; 0x100
  404dde:	bf02      	ittt	eq
  404de0:	3001      	addeq	r0, #1
  404de2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404de6:	3001      	addeq	r0, #1
  404de8:	bcf0      	pop	{r4, r5, r6, r7}
  404dea:	3801      	subs	r0, #1
  404dec:	4770      	bx	lr
  404dee:	bf00      	nop

00404df0 <memcpy>:
  404df0:	4684      	mov	ip, r0
  404df2:	ea41 0300 	orr.w	r3, r1, r0
  404df6:	f013 0303 	ands.w	r3, r3, #3
  404dfa:	d16d      	bne.n	404ed8 <memcpy+0xe8>
  404dfc:	3a40      	subs	r2, #64	; 0x40
  404dfe:	d341      	bcc.n	404e84 <memcpy+0x94>
  404e00:	f851 3b04 	ldr.w	r3, [r1], #4
  404e04:	f840 3b04 	str.w	r3, [r0], #4
  404e08:	f851 3b04 	ldr.w	r3, [r1], #4
  404e0c:	f840 3b04 	str.w	r3, [r0], #4
  404e10:	f851 3b04 	ldr.w	r3, [r1], #4
  404e14:	f840 3b04 	str.w	r3, [r0], #4
  404e18:	f851 3b04 	ldr.w	r3, [r1], #4
  404e1c:	f840 3b04 	str.w	r3, [r0], #4
  404e20:	f851 3b04 	ldr.w	r3, [r1], #4
  404e24:	f840 3b04 	str.w	r3, [r0], #4
  404e28:	f851 3b04 	ldr.w	r3, [r1], #4
  404e2c:	f840 3b04 	str.w	r3, [r0], #4
  404e30:	f851 3b04 	ldr.w	r3, [r1], #4
  404e34:	f840 3b04 	str.w	r3, [r0], #4
  404e38:	f851 3b04 	ldr.w	r3, [r1], #4
  404e3c:	f840 3b04 	str.w	r3, [r0], #4
  404e40:	f851 3b04 	ldr.w	r3, [r1], #4
  404e44:	f840 3b04 	str.w	r3, [r0], #4
  404e48:	f851 3b04 	ldr.w	r3, [r1], #4
  404e4c:	f840 3b04 	str.w	r3, [r0], #4
  404e50:	f851 3b04 	ldr.w	r3, [r1], #4
  404e54:	f840 3b04 	str.w	r3, [r0], #4
  404e58:	f851 3b04 	ldr.w	r3, [r1], #4
  404e5c:	f840 3b04 	str.w	r3, [r0], #4
  404e60:	f851 3b04 	ldr.w	r3, [r1], #4
  404e64:	f840 3b04 	str.w	r3, [r0], #4
  404e68:	f851 3b04 	ldr.w	r3, [r1], #4
  404e6c:	f840 3b04 	str.w	r3, [r0], #4
  404e70:	f851 3b04 	ldr.w	r3, [r1], #4
  404e74:	f840 3b04 	str.w	r3, [r0], #4
  404e78:	f851 3b04 	ldr.w	r3, [r1], #4
  404e7c:	f840 3b04 	str.w	r3, [r0], #4
  404e80:	3a40      	subs	r2, #64	; 0x40
  404e82:	d2bd      	bcs.n	404e00 <memcpy+0x10>
  404e84:	3230      	adds	r2, #48	; 0x30
  404e86:	d311      	bcc.n	404eac <memcpy+0xbc>
  404e88:	f851 3b04 	ldr.w	r3, [r1], #4
  404e8c:	f840 3b04 	str.w	r3, [r0], #4
  404e90:	f851 3b04 	ldr.w	r3, [r1], #4
  404e94:	f840 3b04 	str.w	r3, [r0], #4
  404e98:	f851 3b04 	ldr.w	r3, [r1], #4
  404e9c:	f840 3b04 	str.w	r3, [r0], #4
  404ea0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ea4:	f840 3b04 	str.w	r3, [r0], #4
  404ea8:	3a10      	subs	r2, #16
  404eaa:	d2ed      	bcs.n	404e88 <memcpy+0x98>
  404eac:	320c      	adds	r2, #12
  404eae:	d305      	bcc.n	404ebc <memcpy+0xcc>
  404eb0:	f851 3b04 	ldr.w	r3, [r1], #4
  404eb4:	f840 3b04 	str.w	r3, [r0], #4
  404eb8:	3a04      	subs	r2, #4
  404eba:	d2f9      	bcs.n	404eb0 <memcpy+0xc0>
  404ebc:	3204      	adds	r2, #4
  404ebe:	d008      	beq.n	404ed2 <memcpy+0xe2>
  404ec0:	07d2      	lsls	r2, r2, #31
  404ec2:	bf1c      	itt	ne
  404ec4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ec8:	f800 3b01 	strbne.w	r3, [r0], #1
  404ecc:	d301      	bcc.n	404ed2 <memcpy+0xe2>
  404ece:	880b      	ldrh	r3, [r1, #0]
  404ed0:	8003      	strh	r3, [r0, #0]
  404ed2:	4660      	mov	r0, ip
  404ed4:	4770      	bx	lr
  404ed6:	bf00      	nop
  404ed8:	2a08      	cmp	r2, #8
  404eda:	d313      	bcc.n	404f04 <memcpy+0x114>
  404edc:	078b      	lsls	r3, r1, #30
  404ede:	d08d      	beq.n	404dfc <memcpy+0xc>
  404ee0:	f010 0303 	ands.w	r3, r0, #3
  404ee4:	d08a      	beq.n	404dfc <memcpy+0xc>
  404ee6:	f1c3 0304 	rsb	r3, r3, #4
  404eea:	1ad2      	subs	r2, r2, r3
  404eec:	07db      	lsls	r3, r3, #31
  404eee:	bf1c      	itt	ne
  404ef0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ef4:	f800 3b01 	strbne.w	r3, [r0], #1
  404ef8:	d380      	bcc.n	404dfc <memcpy+0xc>
  404efa:	f831 3b02 	ldrh.w	r3, [r1], #2
  404efe:	f820 3b02 	strh.w	r3, [r0], #2
  404f02:	e77b      	b.n	404dfc <memcpy+0xc>
  404f04:	3a04      	subs	r2, #4
  404f06:	d3d9      	bcc.n	404ebc <memcpy+0xcc>
  404f08:	3a01      	subs	r2, #1
  404f0a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404f0e:	f800 3b01 	strb.w	r3, [r0], #1
  404f12:	d2f9      	bcs.n	404f08 <memcpy+0x118>
  404f14:	780b      	ldrb	r3, [r1, #0]
  404f16:	7003      	strb	r3, [r0, #0]
  404f18:	784b      	ldrb	r3, [r1, #1]
  404f1a:	7043      	strb	r3, [r0, #1]
  404f1c:	788b      	ldrb	r3, [r1, #2]
  404f1e:	7083      	strb	r3, [r0, #2]
  404f20:	4660      	mov	r0, ip
  404f22:	4770      	bx	lr

00404f24 <__malloc_lock>:
  404f24:	4801      	ldr	r0, [pc, #4]	; (404f2c <__malloc_lock+0x8>)
  404f26:	f7ff bc5d 	b.w	4047e4 <__retarget_lock_acquire_recursive>
  404f2a:	bf00      	nop
  404f2c:	20400cd0 	.word	0x20400cd0

00404f30 <__malloc_unlock>:
  404f30:	4801      	ldr	r0, [pc, #4]	; (404f38 <__malloc_unlock+0x8>)
  404f32:	f7ff bc59 	b.w	4047e8 <__retarget_lock_release_recursive>
  404f36:	bf00      	nop
  404f38:	20400cd0 	.word	0x20400cd0

00404f3c <_Balloc>:
  404f3c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404f3e:	b570      	push	{r4, r5, r6, lr}
  404f40:	4605      	mov	r5, r0
  404f42:	460c      	mov	r4, r1
  404f44:	b14b      	cbz	r3, 404f5a <_Balloc+0x1e>
  404f46:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404f4a:	b180      	cbz	r0, 404f6e <_Balloc+0x32>
  404f4c:	6802      	ldr	r2, [r0, #0]
  404f4e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404f52:	2300      	movs	r3, #0
  404f54:	6103      	str	r3, [r0, #16]
  404f56:	60c3      	str	r3, [r0, #12]
  404f58:	bd70      	pop	{r4, r5, r6, pc}
  404f5a:	2221      	movs	r2, #33	; 0x21
  404f5c:	2104      	movs	r1, #4
  404f5e:	f000 fc5d 	bl	40581c <_calloc_r>
  404f62:	64e8      	str	r0, [r5, #76]	; 0x4c
  404f64:	4603      	mov	r3, r0
  404f66:	2800      	cmp	r0, #0
  404f68:	d1ed      	bne.n	404f46 <_Balloc+0xa>
  404f6a:	2000      	movs	r0, #0
  404f6c:	bd70      	pop	{r4, r5, r6, pc}
  404f6e:	2101      	movs	r1, #1
  404f70:	fa01 f604 	lsl.w	r6, r1, r4
  404f74:	1d72      	adds	r2, r6, #5
  404f76:	4628      	mov	r0, r5
  404f78:	0092      	lsls	r2, r2, #2
  404f7a:	f000 fc4f 	bl	40581c <_calloc_r>
  404f7e:	2800      	cmp	r0, #0
  404f80:	d0f3      	beq.n	404f6a <_Balloc+0x2e>
  404f82:	6044      	str	r4, [r0, #4]
  404f84:	6086      	str	r6, [r0, #8]
  404f86:	e7e4      	b.n	404f52 <_Balloc+0x16>

00404f88 <_Bfree>:
  404f88:	b131      	cbz	r1, 404f98 <_Bfree+0x10>
  404f8a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404f8c:	684a      	ldr	r2, [r1, #4]
  404f8e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404f92:	6008      	str	r0, [r1, #0]
  404f94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404f98:	4770      	bx	lr
  404f9a:	bf00      	nop

00404f9c <__multadd>:
  404f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
  404f9e:	690c      	ldr	r4, [r1, #16]
  404fa0:	b083      	sub	sp, #12
  404fa2:	460d      	mov	r5, r1
  404fa4:	4606      	mov	r6, r0
  404fa6:	f101 0e14 	add.w	lr, r1, #20
  404faa:	2700      	movs	r7, #0
  404fac:	f8de 0000 	ldr.w	r0, [lr]
  404fb0:	b281      	uxth	r1, r0
  404fb2:	fb02 3301 	mla	r3, r2, r1, r3
  404fb6:	0c01      	lsrs	r1, r0, #16
  404fb8:	0c18      	lsrs	r0, r3, #16
  404fba:	fb02 0101 	mla	r1, r2, r1, r0
  404fbe:	b29b      	uxth	r3, r3
  404fc0:	3701      	adds	r7, #1
  404fc2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404fc6:	42bc      	cmp	r4, r7
  404fc8:	f84e 3b04 	str.w	r3, [lr], #4
  404fcc:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404fd0:	dcec      	bgt.n	404fac <__multadd+0x10>
  404fd2:	b13b      	cbz	r3, 404fe4 <__multadd+0x48>
  404fd4:	68aa      	ldr	r2, [r5, #8]
  404fd6:	4294      	cmp	r4, r2
  404fd8:	da07      	bge.n	404fea <__multadd+0x4e>
  404fda:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404fde:	3401      	adds	r4, #1
  404fe0:	6153      	str	r3, [r2, #20]
  404fe2:	612c      	str	r4, [r5, #16]
  404fe4:	4628      	mov	r0, r5
  404fe6:	b003      	add	sp, #12
  404fe8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404fea:	6869      	ldr	r1, [r5, #4]
  404fec:	9301      	str	r3, [sp, #4]
  404fee:	3101      	adds	r1, #1
  404ff0:	4630      	mov	r0, r6
  404ff2:	f7ff ffa3 	bl	404f3c <_Balloc>
  404ff6:	692a      	ldr	r2, [r5, #16]
  404ff8:	3202      	adds	r2, #2
  404ffa:	f105 010c 	add.w	r1, r5, #12
  404ffe:	4607      	mov	r7, r0
  405000:	0092      	lsls	r2, r2, #2
  405002:	300c      	adds	r0, #12
  405004:	f7ff fef4 	bl	404df0 <memcpy>
  405008:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40500a:	6869      	ldr	r1, [r5, #4]
  40500c:	9b01      	ldr	r3, [sp, #4]
  40500e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405012:	6028      	str	r0, [r5, #0]
  405014:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405018:	463d      	mov	r5, r7
  40501a:	e7de      	b.n	404fda <__multadd+0x3e>

0040501c <__hi0bits>:
  40501c:	0c02      	lsrs	r2, r0, #16
  40501e:	0412      	lsls	r2, r2, #16
  405020:	4603      	mov	r3, r0
  405022:	b9b2      	cbnz	r2, 405052 <__hi0bits+0x36>
  405024:	0403      	lsls	r3, r0, #16
  405026:	2010      	movs	r0, #16
  405028:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40502c:	bf04      	itt	eq
  40502e:	021b      	lsleq	r3, r3, #8
  405030:	3008      	addeq	r0, #8
  405032:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  405036:	bf04      	itt	eq
  405038:	011b      	lsleq	r3, r3, #4
  40503a:	3004      	addeq	r0, #4
  40503c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  405040:	bf04      	itt	eq
  405042:	009b      	lsleq	r3, r3, #2
  405044:	3002      	addeq	r0, #2
  405046:	2b00      	cmp	r3, #0
  405048:	db02      	blt.n	405050 <__hi0bits+0x34>
  40504a:	005b      	lsls	r3, r3, #1
  40504c:	d403      	bmi.n	405056 <__hi0bits+0x3a>
  40504e:	2020      	movs	r0, #32
  405050:	4770      	bx	lr
  405052:	2000      	movs	r0, #0
  405054:	e7e8      	b.n	405028 <__hi0bits+0xc>
  405056:	3001      	adds	r0, #1
  405058:	4770      	bx	lr
  40505a:	bf00      	nop

0040505c <__lo0bits>:
  40505c:	6803      	ldr	r3, [r0, #0]
  40505e:	f013 0207 	ands.w	r2, r3, #7
  405062:	4601      	mov	r1, r0
  405064:	d007      	beq.n	405076 <__lo0bits+0x1a>
  405066:	07da      	lsls	r2, r3, #31
  405068:	d421      	bmi.n	4050ae <__lo0bits+0x52>
  40506a:	0798      	lsls	r0, r3, #30
  40506c:	d421      	bmi.n	4050b2 <__lo0bits+0x56>
  40506e:	089b      	lsrs	r3, r3, #2
  405070:	600b      	str	r3, [r1, #0]
  405072:	2002      	movs	r0, #2
  405074:	4770      	bx	lr
  405076:	b298      	uxth	r0, r3
  405078:	b198      	cbz	r0, 4050a2 <__lo0bits+0x46>
  40507a:	4610      	mov	r0, r2
  40507c:	f013 0fff 	tst.w	r3, #255	; 0xff
  405080:	bf04      	itt	eq
  405082:	0a1b      	lsreq	r3, r3, #8
  405084:	3008      	addeq	r0, #8
  405086:	071a      	lsls	r2, r3, #28
  405088:	bf04      	itt	eq
  40508a:	091b      	lsreq	r3, r3, #4
  40508c:	3004      	addeq	r0, #4
  40508e:	079a      	lsls	r2, r3, #30
  405090:	bf04      	itt	eq
  405092:	089b      	lsreq	r3, r3, #2
  405094:	3002      	addeq	r0, #2
  405096:	07da      	lsls	r2, r3, #31
  405098:	d407      	bmi.n	4050aa <__lo0bits+0x4e>
  40509a:	085b      	lsrs	r3, r3, #1
  40509c:	d104      	bne.n	4050a8 <__lo0bits+0x4c>
  40509e:	2020      	movs	r0, #32
  4050a0:	4770      	bx	lr
  4050a2:	0c1b      	lsrs	r3, r3, #16
  4050a4:	2010      	movs	r0, #16
  4050a6:	e7e9      	b.n	40507c <__lo0bits+0x20>
  4050a8:	3001      	adds	r0, #1
  4050aa:	600b      	str	r3, [r1, #0]
  4050ac:	4770      	bx	lr
  4050ae:	2000      	movs	r0, #0
  4050b0:	4770      	bx	lr
  4050b2:	085b      	lsrs	r3, r3, #1
  4050b4:	600b      	str	r3, [r1, #0]
  4050b6:	2001      	movs	r0, #1
  4050b8:	4770      	bx	lr
  4050ba:	bf00      	nop

004050bc <__i2b>:
  4050bc:	b510      	push	{r4, lr}
  4050be:	460c      	mov	r4, r1
  4050c0:	2101      	movs	r1, #1
  4050c2:	f7ff ff3b 	bl	404f3c <_Balloc>
  4050c6:	2201      	movs	r2, #1
  4050c8:	6144      	str	r4, [r0, #20]
  4050ca:	6102      	str	r2, [r0, #16]
  4050cc:	bd10      	pop	{r4, pc}
  4050ce:	bf00      	nop

004050d0 <__multiply>:
  4050d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4050d4:	690c      	ldr	r4, [r1, #16]
  4050d6:	6915      	ldr	r5, [r2, #16]
  4050d8:	42ac      	cmp	r4, r5
  4050da:	b083      	sub	sp, #12
  4050dc:	468b      	mov	fp, r1
  4050de:	4616      	mov	r6, r2
  4050e0:	da04      	bge.n	4050ec <__multiply+0x1c>
  4050e2:	4622      	mov	r2, r4
  4050e4:	46b3      	mov	fp, r6
  4050e6:	462c      	mov	r4, r5
  4050e8:	460e      	mov	r6, r1
  4050ea:	4615      	mov	r5, r2
  4050ec:	f8db 3008 	ldr.w	r3, [fp, #8]
  4050f0:	f8db 1004 	ldr.w	r1, [fp, #4]
  4050f4:	eb04 0805 	add.w	r8, r4, r5
  4050f8:	4598      	cmp	r8, r3
  4050fa:	bfc8      	it	gt
  4050fc:	3101      	addgt	r1, #1
  4050fe:	f7ff ff1d 	bl	404f3c <_Balloc>
  405102:	f100 0914 	add.w	r9, r0, #20
  405106:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40510a:	45d1      	cmp	r9, sl
  40510c:	9000      	str	r0, [sp, #0]
  40510e:	d205      	bcs.n	40511c <__multiply+0x4c>
  405110:	464b      	mov	r3, r9
  405112:	2100      	movs	r1, #0
  405114:	f843 1b04 	str.w	r1, [r3], #4
  405118:	459a      	cmp	sl, r3
  40511a:	d8fb      	bhi.n	405114 <__multiply+0x44>
  40511c:	f106 0c14 	add.w	ip, r6, #20
  405120:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  405124:	f10b 0b14 	add.w	fp, fp, #20
  405128:	459c      	cmp	ip, r3
  40512a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40512e:	d24c      	bcs.n	4051ca <__multiply+0xfa>
  405130:	f8cd a004 	str.w	sl, [sp, #4]
  405134:	469a      	mov	sl, r3
  405136:	f8dc 5000 	ldr.w	r5, [ip]
  40513a:	b2af      	uxth	r7, r5
  40513c:	b1ef      	cbz	r7, 40517a <__multiply+0xaa>
  40513e:	2100      	movs	r1, #0
  405140:	464d      	mov	r5, r9
  405142:	465e      	mov	r6, fp
  405144:	460c      	mov	r4, r1
  405146:	f856 2b04 	ldr.w	r2, [r6], #4
  40514a:	6828      	ldr	r0, [r5, #0]
  40514c:	b293      	uxth	r3, r2
  40514e:	b281      	uxth	r1, r0
  405150:	fb07 1303 	mla	r3, r7, r3, r1
  405154:	0c12      	lsrs	r2, r2, #16
  405156:	0c01      	lsrs	r1, r0, #16
  405158:	4423      	add	r3, r4
  40515a:	fb07 1102 	mla	r1, r7, r2, r1
  40515e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  405162:	b29b      	uxth	r3, r3
  405164:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405168:	45b6      	cmp	lr, r6
  40516a:	f845 3b04 	str.w	r3, [r5], #4
  40516e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  405172:	d8e8      	bhi.n	405146 <__multiply+0x76>
  405174:	602c      	str	r4, [r5, #0]
  405176:	f8dc 5000 	ldr.w	r5, [ip]
  40517a:	0c2d      	lsrs	r5, r5, #16
  40517c:	d01d      	beq.n	4051ba <__multiply+0xea>
  40517e:	f8d9 3000 	ldr.w	r3, [r9]
  405182:	4648      	mov	r0, r9
  405184:	461c      	mov	r4, r3
  405186:	4659      	mov	r1, fp
  405188:	2200      	movs	r2, #0
  40518a:	880e      	ldrh	r6, [r1, #0]
  40518c:	0c24      	lsrs	r4, r4, #16
  40518e:	fb05 4406 	mla	r4, r5, r6, r4
  405192:	4422      	add	r2, r4
  405194:	b29b      	uxth	r3, r3
  405196:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40519a:	f840 3b04 	str.w	r3, [r0], #4
  40519e:	f851 3b04 	ldr.w	r3, [r1], #4
  4051a2:	6804      	ldr	r4, [r0, #0]
  4051a4:	0c1b      	lsrs	r3, r3, #16
  4051a6:	b2a6      	uxth	r6, r4
  4051a8:	fb05 6303 	mla	r3, r5, r3, r6
  4051ac:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4051b0:	458e      	cmp	lr, r1
  4051b2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4051b6:	d8e8      	bhi.n	40518a <__multiply+0xba>
  4051b8:	6003      	str	r3, [r0, #0]
  4051ba:	f10c 0c04 	add.w	ip, ip, #4
  4051be:	45e2      	cmp	sl, ip
  4051c0:	f109 0904 	add.w	r9, r9, #4
  4051c4:	d8b7      	bhi.n	405136 <__multiply+0x66>
  4051c6:	f8dd a004 	ldr.w	sl, [sp, #4]
  4051ca:	f1b8 0f00 	cmp.w	r8, #0
  4051ce:	dd0b      	ble.n	4051e8 <__multiply+0x118>
  4051d0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4051d4:	f1aa 0a04 	sub.w	sl, sl, #4
  4051d8:	b11b      	cbz	r3, 4051e2 <__multiply+0x112>
  4051da:	e005      	b.n	4051e8 <__multiply+0x118>
  4051dc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4051e0:	b913      	cbnz	r3, 4051e8 <__multiply+0x118>
  4051e2:	f1b8 0801 	subs.w	r8, r8, #1
  4051e6:	d1f9      	bne.n	4051dc <__multiply+0x10c>
  4051e8:	9800      	ldr	r0, [sp, #0]
  4051ea:	f8c0 8010 	str.w	r8, [r0, #16]
  4051ee:	b003      	add	sp, #12
  4051f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004051f4 <__pow5mult>:
  4051f4:	f012 0303 	ands.w	r3, r2, #3
  4051f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4051fc:	4614      	mov	r4, r2
  4051fe:	4607      	mov	r7, r0
  405200:	d12e      	bne.n	405260 <__pow5mult+0x6c>
  405202:	460d      	mov	r5, r1
  405204:	10a4      	asrs	r4, r4, #2
  405206:	d01c      	beq.n	405242 <__pow5mult+0x4e>
  405208:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40520a:	b396      	cbz	r6, 405272 <__pow5mult+0x7e>
  40520c:	07e3      	lsls	r3, r4, #31
  40520e:	f04f 0800 	mov.w	r8, #0
  405212:	d406      	bmi.n	405222 <__pow5mult+0x2e>
  405214:	1064      	asrs	r4, r4, #1
  405216:	d014      	beq.n	405242 <__pow5mult+0x4e>
  405218:	6830      	ldr	r0, [r6, #0]
  40521a:	b1a8      	cbz	r0, 405248 <__pow5mult+0x54>
  40521c:	4606      	mov	r6, r0
  40521e:	07e3      	lsls	r3, r4, #31
  405220:	d5f8      	bpl.n	405214 <__pow5mult+0x20>
  405222:	4632      	mov	r2, r6
  405224:	4629      	mov	r1, r5
  405226:	4638      	mov	r0, r7
  405228:	f7ff ff52 	bl	4050d0 <__multiply>
  40522c:	b1b5      	cbz	r5, 40525c <__pow5mult+0x68>
  40522e:	686a      	ldr	r2, [r5, #4]
  405230:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405232:	1064      	asrs	r4, r4, #1
  405234:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405238:	6029      	str	r1, [r5, #0]
  40523a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40523e:	4605      	mov	r5, r0
  405240:	d1ea      	bne.n	405218 <__pow5mult+0x24>
  405242:	4628      	mov	r0, r5
  405244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405248:	4632      	mov	r2, r6
  40524a:	4631      	mov	r1, r6
  40524c:	4638      	mov	r0, r7
  40524e:	f7ff ff3f 	bl	4050d0 <__multiply>
  405252:	6030      	str	r0, [r6, #0]
  405254:	f8c0 8000 	str.w	r8, [r0]
  405258:	4606      	mov	r6, r0
  40525a:	e7e0      	b.n	40521e <__pow5mult+0x2a>
  40525c:	4605      	mov	r5, r0
  40525e:	e7d9      	b.n	405214 <__pow5mult+0x20>
  405260:	1e5a      	subs	r2, r3, #1
  405262:	4d0b      	ldr	r5, [pc, #44]	; (405290 <__pow5mult+0x9c>)
  405264:	2300      	movs	r3, #0
  405266:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40526a:	f7ff fe97 	bl	404f9c <__multadd>
  40526e:	4605      	mov	r5, r0
  405270:	e7c8      	b.n	405204 <__pow5mult+0x10>
  405272:	2101      	movs	r1, #1
  405274:	4638      	mov	r0, r7
  405276:	f7ff fe61 	bl	404f3c <_Balloc>
  40527a:	f240 2171 	movw	r1, #625	; 0x271
  40527e:	2201      	movs	r2, #1
  405280:	2300      	movs	r3, #0
  405282:	6141      	str	r1, [r0, #20]
  405284:	6102      	str	r2, [r0, #16]
  405286:	4606      	mov	r6, r0
  405288:	64b8      	str	r0, [r7, #72]	; 0x48
  40528a:	6003      	str	r3, [r0, #0]
  40528c:	e7be      	b.n	40520c <__pow5mult+0x18>
  40528e:	bf00      	nop
  405290:	00407458 	.word	0x00407458

00405294 <__lshift>:
  405294:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405298:	4691      	mov	r9, r2
  40529a:	690a      	ldr	r2, [r1, #16]
  40529c:	688b      	ldr	r3, [r1, #8]
  40529e:	ea4f 1469 	mov.w	r4, r9, asr #5
  4052a2:	eb04 0802 	add.w	r8, r4, r2
  4052a6:	f108 0501 	add.w	r5, r8, #1
  4052aa:	429d      	cmp	r5, r3
  4052ac:	460e      	mov	r6, r1
  4052ae:	4607      	mov	r7, r0
  4052b0:	6849      	ldr	r1, [r1, #4]
  4052b2:	dd04      	ble.n	4052be <__lshift+0x2a>
  4052b4:	005b      	lsls	r3, r3, #1
  4052b6:	429d      	cmp	r5, r3
  4052b8:	f101 0101 	add.w	r1, r1, #1
  4052bc:	dcfa      	bgt.n	4052b4 <__lshift+0x20>
  4052be:	4638      	mov	r0, r7
  4052c0:	f7ff fe3c 	bl	404f3c <_Balloc>
  4052c4:	2c00      	cmp	r4, #0
  4052c6:	f100 0314 	add.w	r3, r0, #20
  4052ca:	dd06      	ble.n	4052da <__lshift+0x46>
  4052cc:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4052d0:	2100      	movs	r1, #0
  4052d2:	f843 1b04 	str.w	r1, [r3], #4
  4052d6:	429a      	cmp	r2, r3
  4052d8:	d1fb      	bne.n	4052d2 <__lshift+0x3e>
  4052da:	6934      	ldr	r4, [r6, #16]
  4052dc:	f106 0114 	add.w	r1, r6, #20
  4052e0:	f019 091f 	ands.w	r9, r9, #31
  4052e4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4052e8:	d01d      	beq.n	405326 <__lshift+0x92>
  4052ea:	f1c9 0c20 	rsb	ip, r9, #32
  4052ee:	2200      	movs	r2, #0
  4052f0:	680c      	ldr	r4, [r1, #0]
  4052f2:	fa04 f409 	lsl.w	r4, r4, r9
  4052f6:	4314      	orrs	r4, r2
  4052f8:	f843 4b04 	str.w	r4, [r3], #4
  4052fc:	f851 2b04 	ldr.w	r2, [r1], #4
  405300:	458e      	cmp	lr, r1
  405302:	fa22 f20c 	lsr.w	r2, r2, ip
  405306:	d8f3      	bhi.n	4052f0 <__lshift+0x5c>
  405308:	601a      	str	r2, [r3, #0]
  40530a:	b10a      	cbz	r2, 405310 <__lshift+0x7c>
  40530c:	f108 0502 	add.w	r5, r8, #2
  405310:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405312:	6872      	ldr	r2, [r6, #4]
  405314:	3d01      	subs	r5, #1
  405316:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40531a:	6105      	str	r5, [r0, #16]
  40531c:	6031      	str	r1, [r6, #0]
  40531e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405326:	3b04      	subs	r3, #4
  405328:	f851 2b04 	ldr.w	r2, [r1], #4
  40532c:	f843 2f04 	str.w	r2, [r3, #4]!
  405330:	458e      	cmp	lr, r1
  405332:	d8f9      	bhi.n	405328 <__lshift+0x94>
  405334:	e7ec      	b.n	405310 <__lshift+0x7c>
  405336:	bf00      	nop

00405338 <__mcmp>:
  405338:	b430      	push	{r4, r5}
  40533a:	690b      	ldr	r3, [r1, #16]
  40533c:	4605      	mov	r5, r0
  40533e:	6900      	ldr	r0, [r0, #16]
  405340:	1ac0      	subs	r0, r0, r3
  405342:	d10f      	bne.n	405364 <__mcmp+0x2c>
  405344:	009b      	lsls	r3, r3, #2
  405346:	3514      	adds	r5, #20
  405348:	3114      	adds	r1, #20
  40534a:	4419      	add	r1, r3
  40534c:	442b      	add	r3, r5
  40534e:	e001      	b.n	405354 <__mcmp+0x1c>
  405350:	429d      	cmp	r5, r3
  405352:	d207      	bcs.n	405364 <__mcmp+0x2c>
  405354:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405358:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40535c:	4294      	cmp	r4, r2
  40535e:	d0f7      	beq.n	405350 <__mcmp+0x18>
  405360:	d302      	bcc.n	405368 <__mcmp+0x30>
  405362:	2001      	movs	r0, #1
  405364:	bc30      	pop	{r4, r5}
  405366:	4770      	bx	lr
  405368:	f04f 30ff 	mov.w	r0, #4294967295
  40536c:	e7fa      	b.n	405364 <__mcmp+0x2c>
  40536e:	bf00      	nop

00405370 <__mdiff>:
  405370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405374:	690f      	ldr	r7, [r1, #16]
  405376:	460e      	mov	r6, r1
  405378:	6911      	ldr	r1, [r2, #16]
  40537a:	1a7f      	subs	r7, r7, r1
  40537c:	2f00      	cmp	r7, #0
  40537e:	4690      	mov	r8, r2
  405380:	d117      	bne.n	4053b2 <__mdiff+0x42>
  405382:	0089      	lsls	r1, r1, #2
  405384:	f106 0514 	add.w	r5, r6, #20
  405388:	f102 0e14 	add.w	lr, r2, #20
  40538c:	186b      	adds	r3, r5, r1
  40538e:	4471      	add	r1, lr
  405390:	e001      	b.n	405396 <__mdiff+0x26>
  405392:	429d      	cmp	r5, r3
  405394:	d25c      	bcs.n	405450 <__mdiff+0xe0>
  405396:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40539a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40539e:	42a2      	cmp	r2, r4
  4053a0:	d0f7      	beq.n	405392 <__mdiff+0x22>
  4053a2:	d25e      	bcs.n	405462 <__mdiff+0xf2>
  4053a4:	4633      	mov	r3, r6
  4053a6:	462c      	mov	r4, r5
  4053a8:	4646      	mov	r6, r8
  4053aa:	4675      	mov	r5, lr
  4053ac:	4698      	mov	r8, r3
  4053ae:	2701      	movs	r7, #1
  4053b0:	e005      	b.n	4053be <__mdiff+0x4e>
  4053b2:	db58      	blt.n	405466 <__mdiff+0xf6>
  4053b4:	f106 0514 	add.w	r5, r6, #20
  4053b8:	f108 0414 	add.w	r4, r8, #20
  4053bc:	2700      	movs	r7, #0
  4053be:	6871      	ldr	r1, [r6, #4]
  4053c0:	f7ff fdbc 	bl	404f3c <_Balloc>
  4053c4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4053c8:	6936      	ldr	r6, [r6, #16]
  4053ca:	60c7      	str	r7, [r0, #12]
  4053cc:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4053d0:	46a6      	mov	lr, r4
  4053d2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4053d6:	f100 0414 	add.w	r4, r0, #20
  4053da:	2300      	movs	r3, #0
  4053dc:	f85e 1b04 	ldr.w	r1, [lr], #4
  4053e0:	f855 8b04 	ldr.w	r8, [r5], #4
  4053e4:	b28a      	uxth	r2, r1
  4053e6:	fa13 f388 	uxtah	r3, r3, r8
  4053ea:	0c09      	lsrs	r1, r1, #16
  4053ec:	1a9a      	subs	r2, r3, r2
  4053ee:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4053f2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4053f6:	b292      	uxth	r2, r2
  4053f8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4053fc:	45f4      	cmp	ip, lr
  4053fe:	f844 2b04 	str.w	r2, [r4], #4
  405402:	ea4f 4323 	mov.w	r3, r3, asr #16
  405406:	d8e9      	bhi.n	4053dc <__mdiff+0x6c>
  405408:	42af      	cmp	r7, r5
  40540a:	d917      	bls.n	40543c <__mdiff+0xcc>
  40540c:	46a4      	mov	ip, r4
  40540e:	46ae      	mov	lr, r5
  405410:	f85e 2b04 	ldr.w	r2, [lr], #4
  405414:	fa13 f382 	uxtah	r3, r3, r2
  405418:	1419      	asrs	r1, r3, #16
  40541a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40541e:	b29b      	uxth	r3, r3
  405420:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405424:	4577      	cmp	r7, lr
  405426:	f84c 2b04 	str.w	r2, [ip], #4
  40542a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40542e:	d8ef      	bhi.n	405410 <__mdiff+0xa0>
  405430:	43ed      	mvns	r5, r5
  405432:	442f      	add	r7, r5
  405434:	f027 0703 	bic.w	r7, r7, #3
  405438:	3704      	adds	r7, #4
  40543a:	443c      	add	r4, r7
  40543c:	3c04      	subs	r4, #4
  40543e:	b922      	cbnz	r2, 40544a <__mdiff+0xda>
  405440:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405444:	3e01      	subs	r6, #1
  405446:	2b00      	cmp	r3, #0
  405448:	d0fa      	beq.n	405440 <__mdiff+0xd0>
  40544a:	6106      	str	r6, [r0, #16]
  40544c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405450:	2100      	movs	r1, #0
  405452:	f7ff fd73 	bl	404f3c <_Balloc>
  405456:	2201      	movs	r2, #1
  405458:	2300      	movs	r3, #0
  40545a:	6102      	str	r2, [r0, #16]
  40545c:	6143      	str	r3, [r0, #20]
  40545e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405462:	4674      	mov	r4, lr
  405464:	e7ab      	b.n	4053be <__mdiff+0x4e>
  405466:	4633      	mov	r3, r6
  405468:	f106 0414 	add.w	r4, r6, #20
  40546c:	f102 0514 	add.w	r5, r2, #20
  405470:	4616      	mov	r6, r2
  405472:	2701      	movs	r7, #1
  405474:	4698      	mov	r8, r3
  405476:	e7a2      	b.n	4053be <__mdiff+0x4e>

00405478 <__d2b>:
  405478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40547c:	b082      	sub	sp, #8
  40547e:	2101      	movs	r1, #1
  405480:	461c      	mov	r4, r3
  405482:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405486:	4615      	mov	r5, r2
  405488:	9e08      	ldr	r6, [sp, #32]
  40548a:	f7ff fd57 	bl	404f3c <_Balloc>
  40548e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405492:	4680      	mov	r8, r0
  405494:	b10f      	cbz	r7, 40549a <__d2b+0x22>
  405496:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40549a:	9401      	str	r4, [sp, #4]
  40549c:	b31d      	cbz	r5, 4054e6 <__d2b+0x6e>
  40549e:	a802      	add	r0, sp, #8
  4054a0:	f840 5d08 	str.w	r5, [r0, #-8]!
  4054a4:	f7ff fdda 	bl	40505c <__lo0bits>
  4054a8:	2800      	cmp	r0, #0
  4054aa:	d134      	bne.n	405516 <__d2b+0x9e>
  4054ac:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4054b0:	f8c8 2014 	str.w	r2, [r8, #20]
  4054b4:	2b00      	cmp	r3, #0
  4054b6:	bf0c      	ite	eq
  4054b8:	2101      	moveq	r1, #1
  4054ba:	2102      	movne	r1, #2
  4054bc:	f8c8 3018 	str.w	r3, [r8, #24]
  4054c0:	f8c8 1010 	str.w	r1, [r8, #16]
  4054c4:	b9df      	cbnz	r7, 4054fe <__d2b+0x86>
  4054c6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4054ca:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4054ce:	6030      	str	r0, [r6, #0]
  4054d0:	6918      	ldr	r0, [r3, #16]
  4054d2:	f7ff fda3 	bl	40501c <__hi0bits>
  4054d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4054d8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4054dc:	6018      	str	r0, [r3, #0]
  4054de:	4640      	mov	r0, r8
  4054e0:	b002      	add	sp, #8
  4054e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4054e6:	a801      	add	r0, sp, #4
  4054e8:	f7ff fdb8 	bl	40505c <__lo0bits>
  4054ec:	9b01      	ldr	r3, [sp, #4]
  4054ee:	f8c8 3014 	str.w	r3, [r8, #20]
  4054f2:	2101      	movs	r1, #1
  4054f4:	3020      	adds	r0, #32
  4054f6:	f8c8 1010 	str.w	r1, [r8, #16]
  4054fa:	2f00      	cmp	r7, #0
  4054fc:	d0e3      	beq.n	4054c6 <__d2b+0x4e>
  4054fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405500:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405504:	4407      	add	r7, r0
  405506:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40550a:	6037      	str	r7, [r6, #0]
  40550c:	6018      	str	r0, [r3, #0]
  40550e:	4640      	mov	r0, r8
  405510:	b002      	add	sp, #8
  405512:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405516:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40551a:	f1c0 0220 	rsb	r2, r0, #32
  40551e:	fa03 f202 	lsl.w	r2, r3, r2
  405522:	430a      	orrs	r2, r1
  405524:	40c3      	lsrs	r3, r0
  405526:	9301      	str	r3, [sp, #4]
  405528:	f8c8 2014 	str.w	r2, [r8, #20]
  40552c:	e7c2      	b.n	4054b4 <__d2b+0x3c>
  40552e:	bf00      	nop

00405530 <_sbrk_r>:
  405530:	b538      	push	{r3, r4, r5, lr}
  405532:	4c07      	ldr	r4, [pc, #28]	; (405550 <_sbrk_r+0x20>)
  405534:	2300      	movs	r3, #0
  405536:	4605      	mov	r5, r0
  405538:	4608      	mov	r0, r1
  40553a:	6023      	str	r3, [r4, #0]
  40553c:	f7fc f972 	bl	401824 <_sbrk>
  405540:	1c43      	adds	r3, r0, #1
  405542:	d000      	beq.n	405546 <_sbrk_r+0x16>
  405544:	bd38      	pop	{r3, r4, r5, pc}
  405546:	6823      	ldr	r3, [r4, #0]
  405548:	2b00      	cmp	r3, #0
  40554a:	d0fb      	beq.n	405544 <_sbrk_r+0x14>
  40554c:	602b      	str	r3, [r5, #0]
  40554e:	bd38      	pop	{r3, r4, r5, pc}
  405550:	20400ce4 	.word	0x20400ce4
	...

00405580 <strlen>:
  405580:	f890 f000 	pld	[r0]
  405584:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405588:	f020 0107 	bic.w	r1, r0, #7
  40558c:	f06f 0c00 	mvn.w	ip, #0
  405590:	f010 0407 	ands.w	r4, r0, #7
  405594:	f891 f020 	pld	[r1, #32]
  405598:	f040 8049 	bne.w	40562e <strlen+0xae>
  40559c:	f04f 0400 	mov.w	r4, #0
  4055a0:	f06f 0007 	mvn.w	r0, #7
  4055a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4055a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4055ac:	f100 0008 	add.w	r0, r0, #8
  4055b0:	fa82 f24c 	uadd8	r2, r2, ip
  4055b4:	faa4 f28c 	sel	r2, r4, ip
  4055b8:	fa83 f34c 	uadd8	r3, r3, ip
  4055bc:	faa2 f38c 	sel	r3, r2, ip
  4055c0:	bb4b      	cbnz	r3, 405616 <strlen+0x96>
  4055c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4055c6:	fa82 f24c 	uadd8	r2, r2, ip
  4055ca:	f100 0008 	add.w	r0, r0, #8
  4055ce:	faa4 f28c 	sel	r2, r4, ip
  4055d2:	fa83 f34c 	uadd8	r3, r3, ip
  4055d6:	faa2 f38c 	sel	r3, r2, ip
  4055da:	b9e3      	cbnz	r3, 405616 <strlen+0x96>
  4055dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4055e0:	fa82 f24c 	uadd8	r2, r2, ip
  4055e4:	f100 0008 	add.w	r0, r0, #8
  4055e8:	faa4 f28c 	sel	r2, r4, ip
  4055ec:	fa83 f34c 	uadd8	r3, r3, ip
  4055f0:	faa2 f38c 	sel	r3, r2, ip
  4055f4:	b97b      	cbnz	r3, 405616 <strlen+0x96>
  4055f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4055fa:	f101 0120 	add.w	r1, r1, #32
  4055fe:	fa82 f24c 	uadd8	r2, r2, ip
  405602:	f100 0008 	add.w	r0, r0, #8
  405606:	faa4 f28c 	sel	r2, r4, ip
  40560a:	fa83 f34c 	uadd8	r3, r3, ip
  40560e:	faa2 f38c 	sel	r3, r2, ip
  405612:	2b00      	cmp	r3, #0
  405614:	d0c6      	beq.n	4055a4 <strlen+0x24>
  405616:	2a00      	cmp	r2, #0
  405618:	bf04      	itt	eq
  40561a:	3004      	addeq	r0, #4
  40561c:	461a      	moveq	r2, r3
  40561e:	ba12      	rev	r2, r2
  405620:	fab2 f282 	clz	r2, r2
  405624:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405628:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40562c:	4770      	bx	lr
  40562e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405632:	f004 0503 	and.w	r5, r4, #3
  405636:	f1c4 0000 	rsb	r0, r4, #0
  40563a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40563e:	f014 0f04 	tst.w	r4, #4
  405642:	f891 f040 	pld	[r1, #64]	; 0x40
  405646:	fa0c f505 	lsl.w	r5, ip, r5
  40564a:	ea62 0205 	orn	r2, r2, r5
  40564e:	bf1c      	itt	ne
  405650:	ea63 0305 	ornne	r3, r3, r5
  405654:	4662      	movne	r2, ip
  405656:	f04f 0400 	mov.w	r4, #0
  40565a:	e7a9      	b.n	4055b0 <strlen+0x30>

0040565c <__ssprint_r>:
  40565c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405660:	6893      	ldr	r3, [r2, #8]
  405662:	b083      	sub	sp, #12
  405664:	4690      	mov	r8, r2
  405666:	2b00      	cmp	r3, #0
  405668:	d070      	beq.n	40574c <__ssprint_r+0xf0>
  40566a:	4682      	mov	sl, r0
  40566c:	460c      	mov	r4, r1
  40566e:	6817      	ldr	r7, [r2, #0]
  405670:	688d      	ldr	r5, [r1, #8]
  405672:	6808      	ldr	r0, [r1, #0]
  405674:	e042      	b.n	4056fc <__ssprint_r+0xa0>
  405676:	89a3      	ldrh	r3, [r4, #12]
  405678:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40567c:	d02e      	beq.n	4056dc <__ssprint_r+0x80>
  40567e:	6965      	ldr	r5, [r4, #20]
  405680:	6921      	ldr	r1, [r4, #16]
  405682:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405686:	eba0 0b01 	sub.w	fp, r0, r1
  40568a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40568e:	f10b 0001 	add.w	r0, fp, #1
  405692:	106d      	asrs	r5, r5, #1
  405694:	4430      	add	r0, r6
  405696:	42a8      	cmp	r0, r5
  405698:	462a      	mov	r2, r5
  40569a:	bf84      	itt	hi
  40569c:	4605      	movhi	r5, r0
  40569e:	462a      	movhi	r2, r5
  4056a0:	055b      	lsls	r3, r3, #21
  4056a2:	d538      	bpl.n	405716 <__ssprint_r+0xba>
  4056a4:	4611      	mov	r1, r2
  4056a6:	4650      	mov	r0, sl
  4056a8:	f7ff f8a0 	bl	4047ec <_malloc_r>
  4056ac:	2800      	cmp	r0, #0
  4056ae:	d03c      	beq.n	40572a <__ssprint_r+0xce>
  4056b0:	465a      	mov	r2, fp
  4056b2:	6921      	ldr	r1, [r4, #16]
  4056b4:	9001      	str	r0, [sp, #4]
  4056b6:	f7ff fb9b 	bl	404df0 <memcpy>
  4056ba:	89a2      	ldrh	r2, [r4, #12]
  4056bc:	9b01      	ldr	r3, [sp, #4]
  4056be:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4056c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4056c6:	81a2      	strh	r2, [r4, #12]
  4056c8:	eba5 020b 	sub.w	r2, r5, fp
  4056cc:	eb03 000b 	add.w	r0, r3, fp
  4056d0:	6165      	str	r5, [r4, #20]
  4056d2:	6123      	str	r3, [r4, #16]
  4056d4:	6020      	str	r0, [r4, #0]
  4056d6:	60a2      	str	r2, [r4, #8]
  4056d8:	4635      	mov	r5, r6
  4056da:	46b3      	mov	fp, r6
  4056dc:	465a      	mov	r2, fp
  4056de:	4649      	mov	r1, r9
  4056e0:	f000 fa18 	bl	405b14 <memmove>
  4056e4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4056e8:	68a2      	ldr	r2, [r4, #8]
  4056ea:	6820      	ldr	r0, [r4, #0]
  4056ec:	1b55      	subs	r5, r2, r5
  4056ee:	4458      	add	r0, fp
  4056f0:	1b9e      	subs	r6, r3, r6
  4056f2:	60a5      	str	r5, [r4, #8]
  4056f4:	6020      	str	r0, [r4, #0]
  4056f6:	f8c8 6008 	str.w	r6, [r8, #8]
  4056fa:	b33e      	cbz	r6, 40574c <__ssprint_r+0xf0>
  4056fc:	687e      	ldr	r6, [r7, #4]
  4056fe:	463b      	mov	r3, r7
  405700:	3708      	adds	r7, #8
  405702:	2e00      	cmp	r6, #0
  405704:	d0fa      	beq.n	4056fc <__ssprint_r+0xa0>
  405706:	42ae      	cmp	r6, r5
  405708:	f8d3 9000 	ldr.w	r9, [r3]
  40570c:	46ab      	mov	fp, r5
  40570e:	d2b2      	bcs.n	405676 <__ssprint_r+0x1a>
  405710:	4635      	mov	r5, r6
  405712:	46b3      	mov	fp, r6
  405714:	e7e2      	b.n	4056dc <__ssprint_r+0x80>
  405716:	4650      	mov	r0, sl
  405718:	f000 fa60 	bl	405bdc <_realloc_r>
  40571c:	4603      	mov	r3, r0
  40571e:	2800      	cmp	r0, #0
  405720:	d1d2      	bne.n	4056c8 <__ssprint_r+0x6c>
  405722:	6921      	ldr	r1, [r4, #16]
  405724:	4650      	mov	r0, sl
  405726:	f000 f8f9 	bl	40591c <_free_r>
  40572a:	230c      	movs	r3, #12
  40572c:	f8ca 3000 	str.w	r3, [sl]
  405730:	89a3      	ldrh	r3, [r4, #12]
  405732:	2200      	movs	r2, #0
  405734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405738:	f04f 30ff 	mov.w	r0, #4294967295
  40573c:	81a3      	strh	r3, [r4, #12]
  40573e:	f8c8 2008 	str.w	r2, [r8, #8]
  405742:	f8c8 2004 	str.w	r2, [r8, #4]
  405746:	b003      	add	sp, #12
  405748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40574c:	2000      	movs	r0, #0
  40574e:	f8c8 0004 	str.w	r0, [r8, #4]
  405752:	b003      	add	sp, #12
  405754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405758 <__register_exitproc>:
  405758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40575c:	4d2c      	ldr	r5, [pc, #176]	; (405810 <__register_exitproc+0xb8>)
  40575e:	4606      	mov	r6, r0
  405760:	6828      	ldr	r0, [r5, #0]
  405762:	4698      	mov	r8, r3
  405764:	460f      	mov	r7, r1
  405766:	4691      	mov	r9, r2
  405768:	f7ff f83c 	bl	4047e4 <__retarget_lock_acquire_recursive>
  40576c:	4b29      	ldr	r3, [pc, #164]	; (405814 <__register_exitproc+0xbc>)
  40576e:	681c      	ldr	r4, [r3, #0]
  405770:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405774:	2b00      	cmp	r3, #0
  405776:	d03e      	beq.n	4057f6 <__register_exitproc+0x9e>
  405778:	685a      	ldr	r2, [r3, #4]
  40577a:	2a1f      	cmp	r2, #31
  40577c:	dc1c      	bgt.n	4057b8 <__register_exitproc+0x60>
  40577e:	f102 0e01 	add.w	lr, r2, #1
  405782:	b176      	cbz	r6, 4057a2 <__register_exitproc+0x4a>
  405784:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405788:	2401      	movs	r4, #1
  40578a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40578e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405792:	4094      	lsls	r4, r2
  405794:	4320      	orrs	r0, r4
  405796:	2e02      	cmp	r6, #2
  405798:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40579c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4057a0:	d023      	beq.n	4057ea <__register_exitproc+0x92>
  4057a2:	3202      	adds	r2, #2
  4057a4:	f8c3 e004 	str.w	lr, [r3, #4]
  4057a8:	6828      	ldr	r0, [r5, #0]
  4057aa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4057ae:	f7ff f81b 	bl	4047e8 <__retarget_lock_release_recursive>
  4057b2:	2000      	movs	r0, #0
  4057b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4057b8:	4b17      	ldr	r3, [pc, #92]	; (405818 <__register_exitproc+0xc0>)
  4057ba:	b30b      	cbz	r3, 405800 <__register_exitproc+0xa8>
  4057bc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4057c0:	f3af 8000 	nop.w
  4057c4:	4603      	mov	r3, r0
  4057c6:	b1d8      	cbz	r0, 405800 <__register_exitproc+0xa8>
  4057c8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4057cc:	6002      	str	r2, [r0, #0]
  4057ce:	2100      	movs	r1, #0
  4057d0:	6041      	str	r1, [r0, #4]
  4057d2:	460a      	mov	r2, r1
  4057d4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4057d8:	f04f 0e01 	mov.w	lr, #1
  4057dc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4057e0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4057e4:	2e00      	cmp	r6, #0
  4057e6:	d0dc      	beq.n	4057a2 <__register_exitproc+0x4a>
  4057e8:	e7cc      	b.n	405784 <__register_exitproc+0x2c>
  4057ea:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4057ee:	430c      	orrs	r4, r1
  4057f0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4057f4:	e7d5      	b.n	4057a2 <__register_exitproc+0x4a>
  4057f6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4057fa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4057fe:	e7bb      	b.n	405778 <__register_exitproc+0x20>
  405800:	6828      	ldr	r0, [r5, #0]
  405802:	f7fe fff1 	bl	4047e8 <__retarget_lock_release_recursive>
  405806:	f04f 30ff 	mov.w	r0, #4294967295
  40580a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40580e:	bf00      	nop
  405810:	20400450 	.word	0x20400450
  405814:	004072ec 	.word	0x004072ec
  405818:	00000000 	.word	0x00000000

0040581c <_calloc_r>:
  40581c:	b510      	push	{r4, lr}
  40581e:	fb02 f101 	mul.w	r1, r2, r1
  405822:	f7fe ffe3 	bl	4047ec <_malloc_r>
  405826:	4604      	mov	r4, r0
  405828:	b1d8      	cbz	r0, 405862 <_calloc_r+0x46>
  40582a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40582e:	f022 0203 	bic.w	r2, r2, #3
  405832:	3a04      	subs	r2, #4
  405834:	2a24      	cmp	r2, #36	; 0x24
  405836:	d818      	bhi.n	40586a <_calloc_r+0x4e>
  405838:	2a13      	cmp	r2, #19
  40583a:	d914      	bls.n	405866 <_calloc_r+0x4a>
  40583c:	2300      	movs	r3, #0
  40583e:	2a1b      	cmp	r2, #27
  405840:	6003      	str	r3, [r0, #0]
  405842:	6043      	str	r3, [r0, #4]
  405844:	d916      	bls.n	405874 <_calloc_r+0x58>
  405846:	2a24      	cmp	r2, #36	; 0x24
  405848:	6083      	str	r3, [r0, #8]
  40584a:	60c3      	str	r3, [r0, #12]
  40584c:	bf11      	iteee	ne
  40584e:	f100 0210 	addne.w	r2, r0, #16
  405852:	6103      	streq	r3, [r0, #16]
  405854:	6143      	streq	r3, [r0, #20]
  405856:	f100 0218 	addeq.w	r2, r0, #24
  40585a:	2300      	movs	r3, #0
  40585c:	6013      	str	r3, [r2, #0]
  40585e:	6053      	str	r3, [r2, #4]
  405860:	6093      	str	r3, [r2, #8]
  405862:	4620      	mov	r0, r4
  405864:	bd10      	pop	{r4, pc}
  405866:	4602      	mov	r2, r0
  405868:	e7f7      	b.n	40585a <_calloc_r+0x3e>
  40586a:	2100      	movs	r1, #0
  40586c:	f7fc fd20 	bl	4022b0 <memset>
  405870:	4620      	mov	r0, r4
  405872:	bd10      	pop	{r4, pc}
  405874:	f100 0208 	add.w	r2, r0, #8
  405878:	e7ef      	b.n	40585a <_calloc_r+0x3e>
  40587a:	bf00      	nop

0040587c <_malloc_trim_r>:
  40587c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40587e:	4f24      	ldr	r7, [pc, #144]	; (405910 <_malloc_trim_r+0x94>)
  405880:	460c      	mov	r4, r1
  405882:	4606      	mov	r6, r0
  405884:	f7ff fb4e 	bl	404f24 <__malloc_lock>
  405888:	68bb      	ldr	r3, [r7, #8]
  40588a:	685d      	ldr	r5, [r3, #4]
  40588c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405890:	310f      	adds	r1, #15
  405892:	f025 0503 	bic.w	r5, r5, #3
  405896:	4429      	add	r1, r5
  405898:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40589c:	f021 010f 	bic.w	r1, r1, #15
  4058a0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4058a4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4058a8:	db07      	blt.n	4058ba <_malloc_trim_r+0x3e>
  4058aa:	2100      	movs	r1, #0
  4058ac:	4630      	mov	r0, r6
  4058ae:	f7ff fe3f 	bl	405530 <_sbrk_r>
  4058b2:	68bb      	ldr	r3, [r7, #8]
  4058b4:	442b      	add	r3, r5
  4058b6:	4298      	cmp	r0, r3
  4058b8:	d004      	beq.n	4058c4 <_malloc_trim_r+0x48>
  4058ba:	4630      	mov	r0, r6
  4058bc:	f7ff fb38 	bl	404f30 <__malloc_unlock>
  4058c0:	2000      	movs	r0, #0
  4058c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4058c4:	4261      	negs	r1, r4
  4058c6:	4630      	mov	r0, r6
  4058c8:	f7ff fe32 	bl	405530 <_sbrk_r>
  4058cc:	3001      	adds	r0, #1
  4058ce:	d00d      	beq.n	4058ec <_malloc_trim_r+0x70>
  4058d0:	4b10      	ldr	r3, [pc, #64]	; (405914 <_malloc_trim_r+0x98>)
  4058d2:	68ba      	ldr	r2, [r7, #8]
  4058d4:	6819      	ldr	r1, [r3, #0]
  4058d6:	1b2d      	subs	r5, r5, r4
  4058d8:	f045 0501 	orr.w	r5, r5, #1
  4058dc:	4630      	mov	r0, r6
  4058de:	1b09      	subs	r1, r1, r4
  4058e0:	6055      	str	r5, [r2, #4]
  4058e2:	6019      	str	r1, [r3, #0]
  4058e4:	f7ff fb24 	bl	404f30 <__malloc_unlock>
  4058e8:	2001      	movs	r0, #1
  4058ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4058ec:	2100      	movs	r1, #0
  4058ee:	4630      	mov	r0, r6
  4058f0:	f7ff fe1e 	bl	405530 <_sbrk_r>
  4058f4:	68ba      	ldr	r2, [r7, #8]
  4058f6:	1a83      	subs	r3, r0, r2
  4058f8:	2b0f      	cmp	r3, #15
  4058fa:	ddde      	ble.n	4058ba <_malloc_trim_r+0x3e>
  4058fc:	4c06      	ldr	r4, [pc, #24]	; (405918 <_malloc_trim_r+0x9c>)
  4058fe:	4905      	ldr	r1, [pc, #20]	; (405914 <_malloc_trim_r+0x98>)
  405900:	6824      	ldr	r4, [r4, #0]
  405902:	f043 0301 	orr.w	r3, r3, #1
  405906:	1b00      	subs	r0, r0, r4
  405908:	6053      	str	r3, [r2, #4]
  40590a:	6008      	str	r0, [r1, #0]
  40590c:	e7d5      	b.n	4058ba <_malloc_trim_r+0x3e>
  40590e:	bf00      	nop
  405910:	20400454 	.word	0x20400454
  405914:	20400c84 	.word	0x20400c84
  405918:	2040085c 	.word	0x2040085c

0040591c <_free_r>:
  40591c:	2900      	cmp	r1, #0
  40591e:	d044      	beq.n	4059aa <_free_r+0x8e>
  405920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405924:	460d      	mov	r5, r1
  405926:	4680      	mov	r8, r0
  405928:	f7ff fafc 	bl	404f24 <__malloc_lock>
  40592c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405930:	4969      	ldr	r1, [pc, #420]	; (405ad8 <_free_r+0x1bc>)
  405932:	f027 0301 	bic.w	r3, r7, #1
  405936:	f1a5 0408 	sub.w	r4, r5, #8
  40593a:	18e2      	adds	r2, r4, r3
  40593c:	688e      	ldr	r6, [r1, #8]
  40593e:	6850      	ldr	r0, [r2, #4]
  405940:	42b2      	cmp	r2, r6
  405942:	f020 0003 	bic.w	r0, r0, #3
  405946:	d05e      	beq.n	405a06 <_free_r+0xea>
  405948:	07fe      	lsls	r6, r7, #31
  40594a:	6050      	str	r0, [r2, #4]
  40594c:	d40b      	bmi.n	405966 <_free_r+0x4a>
  40594e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405952:	1be4      	subs	r4, r4, r7
  405954:	f101 0e08 	add.w	lr, r1, #8
  405958:	68a5      	ldr	r5, [r4, #8]
  40595a:	4575      	cmp	r5, lr
  40595c:	443b      	add	r3, r7
  40595e:	d06d      	beq.n	405a3c <_free_r+0x120>
  405960:	68e7      	ldr	r7, [r4, #12]
  405962:	60ef      	str	r7, [r5, #12]
  405964:	60bd      	str	r5, [r7, #8]
  405966:	1815      	adds	r5, r2, r0
  405968:	686d      	ldr	r5, [r5, #4]
  40596a:	07ed      	lsls	r5, r5, #31
  40596c:	d53e      	bpl.n	4059ec <_free_r+0xd0>
  40596e:	f043 0201 	orr.w	r2, r3, #1
  405972:	6062      	str	r2, [r4, #4]
  405974:	50e3      	str	r3, [r4, r3]
  405976:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40597a:	d217      	bcs.n	4059ac <_free_r+0x90>
  40597c:	08db      	lsrs	r3, r3, #3
  40597e:	1c58      	adds	r0, r3, #1
  405980:	109a      	asrs	r2, r3, #2
  405982:	684d      	ldr	r5, [r1, #4]
  405984:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405988:	60a7      	str	r7, [r4, #8]
  40598a:	2301      	movs	r3, #1
  40598c:	4093      	lsls	r3, r2
  40598e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405992:	432b      	orrs	r3, r5
  405994:	3a08      	subs	r2, #8
  405996:	60e2      	str	r2, [r4, #12]
  405998:	604b      	str	r3, [r1, #4]
  40599a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40599e:	60fc      	str	r4, [r7, #12]
  4059a0:	4640      	mov	r0, r8
  4059a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4059a6:	f7ff bac3 	b.w	404f30 <__malloc_unlock>
  4059aa:	4770      	bx	lr
  4059ac:	0a5a      	lsrs	r2, r3, #9
  4059ae:	2a04      	cmp	r2, #4
  4059b0:	d852      	bhi.n	405a58 <_free_r+0x13c>
  4059b2:	099a      	lsrs	r2, r3, #6
  4059b4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4059b8:	00ff      	lsls	r7, r7, #3
  4059ba:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4059be:	19c8      	adds	r0, r1, r7
  4059c0:	59ca      	ldr	r2, [r1, r7]
  4059c2:	3808      	subs	r0, #8
  4059c4:	4290      	cmp	r0, r2
  4059c6:	d04f      	beq.n	405a68 <_free_r+0x14c>
  4059c8:	6851      	ldr	r1, [r2, #4]
  4059ca:	f021 0103 	bic.w	r1, r1, #3
  4059ce:	428b      	cmp	r3, r1
  4059d0:	d232      	bcs.n	405a38 <_free_r+0x11c>
  4059d2:	6892      	ldr	r2, [r2, #8]
  4059d4:	4290      	cmp	r0, r2
  4059d6:	d1f7      	bne.n	4059c8 <_free_r+0xac>
  4059d8:	68c3      	ldr	r3, [r0, #12]
  4059da:	60a0      	str	r0, [r4, #8]
  4059dc:	60e3      	str	r3, [r4, #12]
  4059de:	609c      	str	r4, [r3, #8]
  4059e0:	60c4      	str	r4, [r0, #12]
  4059e2:	4640      	mov	r0, r8
  4059e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4059e8:	f7ff baa2 	b.w	404f30 <__malloc_unlock>
  4059ec:	6895      	ldr	r5, [r2, #8]
  4059ee:	4f3b      	ldr	r7, [pc, #236]	; (405adc <_free_r+0x1c0>)
  4059f0:	42bd      	cmp	r5, r7
  4059f2:	4403      	add	r3, r0
  4059f4:	d040      	beq.n	405a78 <_free_r+0x15c>
  4059f6:	68d0      	ldr	r0, [r2, #12]
  4059f8:	60e8      	str	r0, [r5, #12]
  4059fa:	f043 0201 	orr.w	r2, r3, #1
  4059fe:	6085      	str	r5, [r0, #8]
  405a00:	6062      	str	r2, [r4, #4]
  405a02:	50e3      	str	r3, [r4, r3]
  405a04:	e7b7      	b.n	405976 <_free_r+0x5a>
  405a06:	07ff      	lsls	r7, r7, #31
  405a08:	4403      	add	r3, r0
  405a0a:	d407      	bmi.n	405a1c <_free_r+0x100>
  405a0c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405a10:	1aa4      	subs	r4, r4, r2
  405a12:	4413      	add	r3, r2
  405a14:	68a0      	ldr	r0, [r4, #8]
  405a16:	68e2      	ldr	r2, [r4, #12]
  405a18:	60c2      	str	r2, [r0, #12]
  405a1a:	6090      	str	r0, [r2, #8]
  405a1c:	4a30      	ldr	r2, [pc, #192]	; (405ae0 <_free_r+0x1c4>)
  405a1e:	6812      	ldr	r2, [r2, #0]
  405a20:	f043 0001 	orr.w	r0, r3, #1
  405a24:	4293      	cmp	r3, r2
  405a26:	6060      	str	r0, [r4, #4]
  405a28:	608c      	str	r4, [r1, #8]
  405a2a:	d3b9      	bcc.n	4059a0 <_free_r+0x84>
  405a2c:	4b2d      	ldr	r3, [pc, #180]	; (405ae4 <_free_r+0x1c8>)
  405a2e:	4640      	mov	r0, r8
  405a30:	6819      	ldr	r1, [r3, #0]
  405a32:	f7ff ff23 	bl	40587c <_malloc_trim_r>
  405a36:	e7b3      	b.n	4059a0 <_free_r+0x84>
  405a38:	4610      	mov	r0, r2
  405a3a:	e7cd      	b.n	4059d8 <_free_r+0xbc>
  405a3c:	1811      	adds	r1, r2, r0
  405a3e:	6849      	ldr	r1, [r1, #4]
  405a40:	07c9      	lsls	r1, r1, #31
  405a42:	d444      	bmi.n	405ace <_free_r+0x1b2>
  405a44:	6891      	ldr	r1, [r2, #8]
  405a46:	68d2      	ldr	r2, [r2, #12]
  405a48:	60ca      	str	r2, [r1, #12]
  405a4a:	4403      	add	r3, r0
  405a4c:	f043 0001 	orr.w	r0, r3, #1
  405a50:	6091      	str	r1, [r2, #8]
  405a52:	6060      	str	r0, [r4, #4]
  405a54:	50e3      	str	r3, [r4, r3]
  405a56:	e7a3      	b.n	4059a0 <_free_r+0x84>
  405a58:	2a14      	cmp	r2, #20
  405a5a:	d816      	bhi.n	405a8a <_free_r+0x16e>
  405a5c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405a60:	00ff      	lsls	r7, r7, #3
  405a62:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405a66:	e7aa      	b.n	4059be <_free_r+0xa2>
  405a68:	10aa      	asrs	r2, r5, #2
  405a6a:	2301      	movs	r3, #1
  405a6c:	684d      	ldr	r5, [r1, #4]
  405a6e:	4093      	lsls	r3, r2
  405a70:	432b      	orrs	r3, r5
  405a72:	604b      	str	r3, [r1, #4]
  405a74:	4603      	mov	r3, r0
  405a76:	e7b0      	b.n	4059da <_free_r+0xbe>
  405a78:	f043 0201 	orr.w	r2, r3, #1
  405a7c:	614c      	str	r4, [r1, #20]
  405a7e:	610c      	str	r4, [r1, #16]
  405a80:	60e5      	str	r5, [r4, #12]
  405a82:	60a5      	str	r5, [r4, #8]
  405a84:	6062      	str	r2, [r4, #4]
  405a86:	50e3      	str	r3, [r4, r3]
  405a88:	e78a      	b.n	4059a0 <_free_r+0x84>
  405a8a:	2a54      	cmp	r2, #84	; 0x54
  405a8c:	d806      	bhi.n	405a9c <_free_r+0x180>
  405a8e:	0b1a      	lsrs	r2, r3, #12
  405a90:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405a94:	00ff      	lsls	r7, r7, #3
  405a96:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405a9a:	e790      	b.n	4059be <_free_r+0xa2>
  405a9c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405aa0:	d806      	bhi.n	405ab0 <_free_r+0x194>
  405aa2:	0bda      	lsrs	r2, r3, #15
  405aa4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405aa8:	00ff      	lsls	r7, r7, #3
  405aaa:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405aae:	e786      	b.n	4059be <_free_r+0xa2>
  405ab0:	f240 5054 	movw	r0, #1364	; 0x554
  405ab4:	4282      	cmp	r2, r0
  405ab6:	d806      	bhi.n	405ac6 <_free_r+0x1aa>
  405ab8:	0c9a      	lsrs	r2, r3, #18
  405aba:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405abe:	00ff      	lsls	r7, r7, #3
  405ac0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405ac4:	e77b      	b.n	4059be <_free_r+0xa2>
  405ac6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405aca:	257e      	movs	r5, #126	; 0x7e
  405acc:	e777      	b.n	4059be <_free_r+0xa2>
  405ace:	f043 0101 	orr.w	r1, r3, #1
  405ad2:	6061      	str	r1, [r4, #4]
  405ad4:	6013      	str	r3, [r2, #0]
  405ad6:	e763      	b.n	4059a0 <_free_r+0x84>
  405ad8:	20400454 	.word	0x20400454
  405adc:	2040045c 	.word	0x2040045c
  405ae0:	20400860 	.word	0x20400860
  405ae4:	20400cb4 	.word	0x20400cb4

00405ae8 <__ascii_mbtowc>:
  405ae8:	b082      	sub	sp, #8
  405aea:	b149      	cbz	r1, 405b00 <__ascii_mbtowc+0x18>
  405aec:	b15a      	cbz	r2, 405b06 <__ascii_mbtowc+0x1e>
  405aee:	b16b      	cbz	r3, 405b0c <__ascii_mbtowc+0x24>
  405af0:	7813      	ldrb	r3, [r2, #0]
  405af2:	600b      	str	r3, [r1, #0]
  405af4:	7812      	ldrb	r2, [r2, #0]
  405af6:	1c10      	adds	r0, r2, #0
  405af8:	bf18      	it	ne
  405afa:	2001      	movne	r0, #1
  405afc:	b002      	add	sp, #8
  405afe:	4770      	bx	lr
  405b00:	a901      	add	r1, sp, #4
  405b02:	2a00      	cmp	r2, #0
  405b04:	d1f3      	bne.n	405aee <__ascii_mbtowc+0x6>
  405b06:	4610      	mov	r0, r2
  405b08:	b002      	add	sp, #8
  405b0a:	4770      	bx	lr
  405b0c:	f06f 0001 	mvn.w	r0, #1
  405b10:	e7f4      	b.n	405afc <__ascii_mbtowc+0x14>
  405b12:	bf00      	nop

00405b14 <memmove>:
  405b14:	4288      	cmp	r0, r1
  405b16:	b5f0      	push	{r4, r5, r6, r7, lr}
  405b18:	d90d      	bls.n	405b36 <memmove+0x22>
  405b1a:	188b      	adds	r3, r1, r2
  405b1c:	4298      	cmp	r0, r3
  405b1e:	d20a      	bcs.n	405b36 <memmove+0x22>
  405b20:	1884      	adds	r4, r0, r2
  405b22:	2a00      	cmp	r2, #0
  405b24:	d051      	beq.n	405bca <memmove+0xb6>
  405b26:	4622      	mov	r2, r4
  405b28:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405b2c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405b30:	4299      	cmp	r1, r3
  405b32:	d1f9      	bne.n	405b28 <memmove+0x14>
  405b34:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405b36:	2a0f      	cmp	r2, #15
  405b38:	d948      	bls.n	405bcc <memmove+0xb8>
  405b3a:	ea41 0300 	orr.w	r3, r1, r0
  405b3e:	079b      	lsls	r3, r3, #30
  405b40:	d146      	bne.n	405bd0 <memmove+0xbc>
  405b42:	f100 0410 	add.w	r4, r0, #16
  405b46:	f101 0310 	add.w	r3, r1, #16
  405b4a:	4615      	mov	r5, r2
  405b4c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405b50:	f844 6c10 	str.w	r6, [r4, #-16]
  405b54:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405b58:	f844 6c0c 	str.w	r6, [r4, #-12]
  405b5c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405b60:	f844 6c08 	str.w	r6, [r4, #-8]
  405b64:	3d10      	subs	r5, #16
  405b66:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405b6a:	f844 6c04 	str.w	r6, [r4, #-4]
  405b6e:	2d0f      	cmp	r5, #15
  405b70:	f103 0310 	add.w	r3, r3, #16
  405b74:	f104 0410 	add.w	r4, r4, #16
  405b78:	d8e8      	bhi.n	405b4c <memmove+0x38>
  405b7a:	f1a2 0310 	sub.w	r3, r2, #16
  405b7e:	f023 030f 	bic.w	r3, r3, #15
  405b82:	f002 0e0f 	and.w	lr, r2, #15
  405b86:	3310      	adds	r3, #16
  405b88:	f1be 0f03 	cmp.w	lr, #3
  405b8c:	4419      	add	r1, r3
  405b8e:	4403      	add	r3, r0
  405b90:	d921      	bls.n	405bd6 <memmove+0xc2>
  405b92:	1f1e      	subs	r6, r3, #4
  405b94:	460d      	mov	r5, r1
  405b96:	4674      	mov	r4, lr
  405b98:	3c04      	subs	r4, #4
  405b9a:	f855 7b04 	ldr.w	r7, [r5], #4
  405b9e:	f846 7f04 	str.w	r7, [r6, #4]!
  405ba2:	2c03      	cmp	r4, #3
  405ba4:	d8f8      	bhi.n	405b98 <memmove+0x84>
  405ba6:	f1ae 0404 	sub.w	r4, lr, #4
  405baa:	f024 0403 	bic.w	r4, r4, #3
  405bae:	3404      	adds	r4, #4
  405bb0:	4421      	add	r1, r4
  405bb2:	4423      	add	r3, r4
  405bb4:	f002 0203 	and.w	r2, r2, #3
  405bb8:	b162      	cbz	r2, 405bd4 <memmove+0xc0>
  405bba:	3b01      	subs	r3, #1
  405bbc:	440a      	add	r2, r1
  405bbe:	f811 4b01 	ldrb.w	r4, [r1], #1
  405bc2:	f803 4f01 	strb.w	r4, [r3, #1]!
  405bc6:	428a      	cmp	r2, r1
  405bc8:	d1f9      	bne.n	405bbe <memmove+0xaa>
  405bca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405bcc:	4603      	mov	r3, r0
  405bce:	e7f3      	b.n	405bb8 <memmove+0xa4>
  405bd0:	4603      	mov	r3, r0
  405bd2:	e7f2      	b.n	405bba <memmove+0xa6>
  405bd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405bd6:	4672      	mov	r2, lr
  405bd8:	e7ee      	b.n	405bb8 <memmove+0xa4>
  405bda:	bf00      	nop

00405bdc <_realloc_r>:
  405bdc:	2900      	cmp	r1, #0
  405bde:	f000 8095 	beq.w	405d0c <_realloc_r+0x130>
  405be2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405be6:	460d      	mov	r5, r1
  405be8:	4616      	mov	r6, r2
  405bea:	b083      	sub	sp, #12
  405bec:	4680      	mov	r8, r0
  405bee:	f106 070b 	add.w	r7, r6, #11
  405bf2:	f7ff f997 	bl	404f24 <__malloc_lock>
  405bf6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405bfa:	2f16      	cmp	r7, #22
  405bfc:	f02e 0403 	bic.w	r4, lr, #3
  405c00:	f1a5 0908 	sub.w	r9, r5, #8
  405c04:	d83c      	bhi.n	405c80 <_realloc_r+0xa4>
  405c06:	2210      	movs	r2, #16
  405c08:	4617      	mov	r7, r2
  405c0a:	42be      	cmp	r6, r7
  405c0c:	d83d      	bhi.n	405c8a <_realloc_r+0xae>
  405c0e:	4294      	cmp	r4, r2
  405c10:	da43      	bge.n	405c9a <_realloc_r+0xbe>
  405c12:	4bc4      	ldr	r3, [pc, #784]	; (405f24 <_realloc_r+0x348>)
  405c14:	6899      	ldr	r1, [r3, #8]
  405c16:	eb09 0004 	add.w	r0, r9, r4
  405c1a:	4288      	cmp	r0, r1
  405c1c:	f000 80b4 	beq.w	405d88 <_realloc_r+0x1ac>
  405c20:	6843      	ldr	r3, [r0, #4]
  405c22:	f023 0101 	bic.w	r1, r3, #1
  405c26:	4401      	add	r1, r0
  405c28:	6849      	ldr	r1, [r1, #4]
  405c2a:	07c9      	lsls	r1, r1, #31
  405c2c:	d54c      	bpl.n	405cc8 <_realloc_r+0xec>
  405c2e:	f01e 0f01 	tst.w	lr, #1
  405c32:	f000 809b 	beq.w	405d6c <_realloc_r+0x190>
  405c36:	4631      	mov	r1, r6
  405c38:	4640      	mov	r0, r8
  405c3a:	f7fe fdd7 	bl	4047ec <_malloc_r>
  405c3e:	4606      	mov	r6, r0
  405c40:	2800      	cmp	r0, #0
  405c42:	d03a      	beq.n	405cba <_realloc_r+0xde>
  405c44:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405c48:	f023 0301 	bic.w	r3, r3, #1
  405c4c:	444b      	add	r3, r9
  405c4e:	f1a0 0208 	sub.w	r2, r0, #8
  405c52:	429a      	cmp	r2, r3
  405c54:	f000 8121 	beq.w	405e9a <_realloc_r+0x2be>
  405c58:	1f22      	subs	r2, r4, #4
  405c5a:	2a24      	cmp	r2, #36	; 0x24
  405c5c:	f200 8107 	bhi.w	405e6e <_realloc_r+0x292>
  405c60:	2a13      	cmp	r2, #19
  405c62:	f200 80db 	bhi.w	405e1c <_realloc_r+0x240>
  405c66:	4603      	mov	r3, r0
  405c68:	462a      	mov	r2, r5
  405c6a:	6811      	ldr	r1, [r2, #0]
  405c6c:	6019      	str	r1, [r3, #0]
  405c6e:	6851      	ldr	r1, [r2, #4]
  405c70:	6059      	str	r1, [r3, #4]
  405c72:	6892      	ldr	r2, [r2, #8]
  405c74:	609a      	str	r2, [r3, #8]
  405c76:	4629      	mov	r1, r5
  405c78:	4640      	mov	r0, r8
  405c7a:	f7ff fe4f 	bl	40591c <_free_r>
  405c7e:	e01c      	b.n	405cba <_realloc_r+0xde>
  405c80:	f027 0707 	bic.w	r7, r7, #7
  405c84:	2f00      	cmp	r7, #0
  405c86:	463a      	mov	r2, r7
  405c88:	dabf      	bge.n	405c0a <_realloc_r+0x2e>
  405c8a:	2600      	movs	r6, #0
  405c8c:	230c      	movs	r3, #12
  405c8e:	4630      	mov	r0, r6
  405c90:	f8c8 3000 	str.w	r3, [r8]
  405c94:	b003      	add	sp, #12
  405c96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c9a:	462e      	mov	r6, r5
  405c9c:	1be3      	subs	r3, r4, r7
  405c9e:	2b0f      	cmp	r3, #15
  405ca0:	d81e      	bhi.n	405ce0 <_realloc_r+0x104>
  405ca2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405ca6:	f003 0301 	and.w	r3, r3, #1
  405caa:	4323      	orrs	r3, r4
  405cac:	444c      	add	r4, r9
  405cae:	f8c9 3004 	str.w	r3, [r9, #4]
  405cb2:	6863      	ldr	r3, [r4, #4]
  405cb4:	f043 0301 	orr.w	r3, r3, #1
  405cb8:	6063      	str	r3, [r4, #4]
  405cba:	4640      	mov	r0, r8
  405cbc:	f7ff f938 	bl	404f30 <__malloc_unlock>
  405cc0:	4630      	mov	r0, r6
  405cc2:	b003      	add	sp, #12
  405cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405cc8:	f023 0303 	bic.w	r3, r3, #3
  405ccc:	18e1      	adds	r1, r4, r3
  405cce:	4291      	cmp	r1, r2
  405cd0:	db1f      	blt.n	405d12 <_realloc_r+0x136>
  405cd2:	68c3      	ldr	r3, [r0, #12]
  405cd4:	6882      	ldr	r2, [r0, #8]
  405cd6:	462e      	mov	r6, r5
  405cd8:	60d3      	str	r3, [r2, #12]
  405cda:	460c      	mov	r4, r1
  405cdc:	609a      	str	r2, [r3, #8]
  405cde:	e7dd      	b.n	405c9c <_realloc_r+0xc0>
  405ce0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405ce4:	eb09 0107 	add.w	r1, r9, r7
  405ce8:	f002 0201 	and.w	r2, r2, #1
  405cec:	444c      	add	r4, r9
  405cee:	f043 0301 	orr.w	r3, r3, #1
  405cf2:	4317      	orrs	r7, r2
  405cf4:	f8c9 7004 	str.w	r7, [r9, #4]
  405cf8:	604b      	str	r3, [r1, #4]
  405cfa:	6863      	ldr	r3, [r4, #4]
  405cfc:	f043 0301 	orr.w	r3, r3, #1
  405d00:	3108      	adds	r1, #8
  405d02:	6063      	str	r3, [r4, #4]
  405d04:	4640      	mov	r0, r8
  405d06:	f7ff fe09 	bl	40591c <_free_r>
  405d0a:	e7d6      	b.n	405cba <_realloc_r+0xde>
  405d0c:	4611      	mov	r1, r2
  405d0e:	f7fe bd6d 	b.w	4047ec <_malloc_r>
  405d12:	f01e 0f01 	tst.w	lr, #1
  405d16:	d18e      	bne.n	405c36 <_realloc_r+0x5a>
  405d18:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405d1c:	eba9 0a01 	sub.w	sl, r9, r1
  405d20:	f8da 1004 	ldr.w	r1, [sl, #4]
  405d24:	f021 0103 	bic.w	r1, r1, #3
  405d28:	440b      	add	r3, r1
  405d2a:	4423      	add	r3, r4
  405d2c:	4293      	cmp	r3, r2
  405d2e:	db25      	blt.n	405d7c <_realloc_r+0x1a0>
  405d30:	68c2      	ldr	r2, [r0, #12]
  405d32:	6881      	ldr	r1, [r0, #8]
  405d34:	4656      	mov	r6, sl
  405d36:	60ca      	str	r2, [r1, #12]
  405d38:	6091      	str	r1, [r2, #8]
  405d3a:	f8da 100c 	ldr.w	r1, [sl, #12]
  405d3e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405d42:	1f22      	subs	r2, r4, #4
  405d44:	2a24      	cmp	r2, #36	; 0x24
  405d46:	60c1      	str	r1, [r0, #12]
  405d48:	6088      	str	r0, [r1, #8]
  405d4a:	f200 8094 	bhi.w	405e76 <_realloc_r+0x29a>
  405d4e:	2a13      	cmp	r2, #19
  405d50:	d96f      	bls.n	405e32 <_realloc_r+0x256>
  405d52:	6829      	ldr	r1, [r5, #0]
  405d54:	f8ca 1008 	str.w	r1, [sl, #8]
  405d58:	6869      	ldr	r1, [r5, #4]
  405d5a:	f8ca 100c 	str.w	r1, [sl, #12]
  405d5e:	2a1b      	cmp	r2, #27
  405d60:	f200 80a2 	bhi.w	405ea8 <_realloc_r+0x2cc>
  405d64:	3508      	adds	r5, #8
  405d66:	f10a 0210 	add.w	r2, sl, #16
  405d6a:	e063      	b.n	405e34 <_realloc_r+0x258>
  405d6c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405d70:	eba9 0a03 	sub.w	sl, r9, r3
  405d74:	f8da 1004 	ldr.w	r1, [sl, #4]
  405d78:	f021 0103 	bic.w	r1, r1, #3
  405d7c:	1863      	adds	r3, r4, r1
  405d7e:	4293      	cmp	r3, r2
  405d80:	f6ff af59 	blt.w	405c36 <_realloc_r+0x5a>
  405d84:	4656      	mov	r6, sl
  405d86:	e7d8      	b.n	405d3a <_realloc_r+0x15e>
  405d88:	6841      	ldr	r1, [r0, #4]
  405d8a:	f021 0b03 	bic.w	fp, r1, #3
  405d8e:	44a3      	add	fp, r4
  405d90:	f107 0010 	add.w	r0, r7, #16
  405d94:	4583      	cmp	fp, r0
  405d96:	da56      	bge.n	405e46 <_realloc_r+0x26a>
  405d98:	f01e 0f01 	tst.w	lr, #1
  405d9c:	f47f af4b 	bne.w	405c36 <_realloc_r+0x5a>
  405da0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405da4:	eba9 0a01 	sub.w	sl, r9, r1
  405da8:	f8da 1004 	ldr.w	r1, [sl, #4]
  405dac:	f021 0103 	bic.w	r1, r1, #3
  405db0:	448b      	add	fp, r1
  405db2:	4558      	cmp	r0, fp
  405db4:	dce2      	bgt.n	405d7c <_realloc_r+0x1a0>
  405db6:	4656      	mov	r6, sl
  405db8:	f8da 100c 	ldr.w	r1, [sl, #12]
  405dbc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405dc0:	1f22      	subs	r2, r4, #4
  405dc2:	2a24      	cmp	r2, #36	; 0x24
  405dc4:	60c1      	str	r1, [r0, #12]
  405dc6:	6088      	str	r0, [r1, #8]
  405dc8:	f200 808f 	bhi.w	405eea <_realloc_r+0x30e>
  405dcc:	2a13      	cmp	r2, #19
  405dce:	f240 808a 	bls.w	405ee6 <_realloc_r+0x30a>
  405dd2:	6829      	ldr	r1, [r5, #0]
  405dd4:	f8ca 1008 	str.w	r1, [sl, #8]
  405dd8:	6869      	ldr	r1, [r5, #4]
  405dda:	f8ca 100c 	str.w	r1, [sl, #12]
  405dde:	2a1b      	cmp	r2, #27
  405de0:	f200 808a 	bhi.w	405ef8 <_realloc_r+0x31c>
  405de4:	3508      	adds	r5, #8
  405de6:	f10a 0210 	add.w	r2, sl, #16
  405dea:	6829      	ldr	r1, [r5, #0]
  405dec:	6011      	str	r1, [r2, #0]
  405dee:	6869      	ldr	r1, [r5, #4]
  405df0:	6051      	str	r1, [r2, #4]
  405df2:	68a9      	ldr	r1, [r5, #8]
  405df4:	6091      	str	r1, [r2, #8]
  405df6:	eb0a 0107 	add.w	r1, sl, r7
  405dfa:	ebab 0207 	sub.w	r2, fp, r7
  405dfe:	f042 0201 	orr.w	r2, r2, #1
  405e02:	6099      	str	r1, [r3, #8]
  405e04:	604a      	str	r2, [r1, #4]
  405e06:	f8da 3004 	ldr.w	r3, [sl, #4]
  405e0a:	f003 0301 	and.w	r3, r3, #1
  405e0e:	431f      	orrs	r7, r3
  405e10:	4640      	mov	r0, r8
  405e12:	f8ca 7004 	str.w	r7, [sl, #4]
  405e16:	f7ff f88b 	bl	404f30 <__malloc_unlock>
  405e1a:	e751      	b.n	405cc0 <_realloc_r+0xe4>
  405e1c:	682b      	ldr	r3, [r5, #0]
  405e1e:	6003      	str	r3, [r0, #0]
  405e20:	686b      	ldr	r3, [r5, #4]
  405e22:	6043      	str	r3, [r0, #4]
  405e24:	2a1b      	cmp	r2, #27
  405e26:	d82d      	bhi.n	405e84 <_realloc_r+0x2a8>
  405e28:	f100 0308 	add.w	r3, r0, #8
  405e2c:	f105 0208 	add.w	r2, r5, #8
  405e30:	e71b      	b.n	405c6a <_realloc_r+0x8e>
  405e32:	4632      	mov	r2, r6
  405e34:	6829      	ldr	r1, [r5, #0]
  405e36:	6011      	str	r1, [r2, #0]
  405e38:	6869      	ldr	r1, [r5, #4]
  405e3a:	6051      	str	r1, [r2, #4]
  405e3c:	68a9      	ldr	r1, [r5, #8]
  405e3e:	6091      	str	r1, [r2, #8]
  405e40:	461c      	mov	r4, r3
  405e42:	46d1      	mov	r9, sl
  405e44:	e72a      	b.n	405c9c <_realloc_r+0xc0>
  405e46:	eb09 0107 	add.w	r1, r9, r7
  405e4a:	ebab 0b07 	sub.w	fp, fp, r7
  405e4e:	f04b 0201 	orr.w	r2, fp, #1
  405e52:	6099      	str	r1, [r3, #8]
  405e54:	604a      	str	r2, [r1, #4]
  405e56:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405e5a:	f003 0301 	and.w	r3, r3, #1
  405e5e:	431f      	orrs	r7, r3
  405e60:	4640      	mov	r0, r8
  405e62:	f845 7c04 	str.w	r7, [r5, #-4]
  405e66:	f7ff f863 	bl	404f30 <__malloc_unlock>
  405e6a:	462e      	mov	r6, r5
  405e6c:	e728      	b.n	405cc0 <_realloc_r+0xe4>
  405e6e:	4629      	mov	r1, r5
  405e70:	f7ff fe50 	bl	405b14 <memmove>
  405e74:	e6ff      	b.n	405c76 <_realloc_r+0x9a>
  405e76:	4629      	mov	r1, r5
  405e78:	4630      	mov	r0, r6
  405e7a:	461c      	mov	r4, r3
  405e7c:	46d1      	mov	r9, sl
  405e7e:	f7ff fe49 	bl	405b14 <memmove>
  405e82:	e70b      	b.n	405c9c <_realloc_r+0xc0>
  405e84:	68ab      	ldr	r3, [r5, #8]
  405e86:	6083      	str	r3, [r0, #8]
  405e88:	68eb      	ldr	r3, [r5, #12]
  405e8a:	60c3      	str	r3, [r0, #12]
  405e8c:	2a24      	cmp	r2, #36	; 0x24
  405e8e:	d017      	beq.n	405ec0 <_realloc_r+0x2e4>
  405e90:	f100 0310 	add.w	r3, r0, #16
  405e94:	f105 0210 	add.w	r2, r5, #16
  405e98:	e6e7      	b.n	405c6a <_realloc_r+0x8e>
  405e9a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405e9e:	f023 0303 	bic.w	r3, r3, #3
  405ea2:	441c      	add	r4, r3
  405ea4:	462e      	mov	r6, r5
  405ea6:	e6f9      	b.n	405c9c <_realloc_r+0xc0>
  405ea8:	68a9      	ldr	r1, [r5, #8]
  405eaa:	f8ca 1010 	str.w	r1, [sl, #16]
  405eae:	68e9      	ldr	r1, [r5, #12]
  405eb0:	f8ca 1014 	str.w	r1, [sl, #20]
  405eb4:	2a24      	cmp	r2, #36	; 0x24
  405eb6:	d00c      	beq.n	405ed2 <_realloc_r+0x2f6>
  405eb8:	3510      	adds	r5, #16
  405eba:	f10a 0218 	add.w	r2, sl, #24
  405ebe:	e7b9      	b.n	405e34 <_realloc_r+0x258>
  405ec0:	692b      	ldr	r3, [r5, #16]
  405ec2:	6103      	str	r3, [r0, #16]
  405ec4:	696b      	ldr	r3, [r5, #20]
  405ec6:	6143      	str	r3, [r0, #20]
  405ec8:	f105 0218 	add.w	r2, r5, #24
  405ecc:	f100 0318 	add.w	r3, r0, #24
  405ed0:	e6cb      	b.n	405c6a <_realloc_r+0x8e>
  405ed2:	692a      	ldr	r2, [r5, #16]
  405ed4:	f8ca 2018 	str.w	r2, [sl, #24]
  405ed8:	696a      	ldr	r2, [r5, #20]
  405eda:	f8ca 201c 	str.w	r2, [sl, #28]
  405ede:	3518      	adds	r5, #24
  405ee0:	f10a 0220 	add.w	r2, sl, #32
  405ee4:	e7a6      	b.n	405e34 <_realloc_r+0x258>
  405ee6:	4632      	mov	r2, r6
  405ee8:	e77f      	b.n	405dea <_realloc_r+0x20e>
  405eea:	4629      	mov	r1, r5
  405eec:	4630      	mov	r0, r6
  405eee:	9301      	str	r3, [sp, #4]
  405ef0:	f7ff fe10 	bl	405b14 <memmove>
  405ef4:	9b01      	ldr	r3, [sp, #4]
  405ef6:	e77e      	b.n	405df6 <_realloc_r+0x21a>
  405ef8:	68a9      	ldr	r1, [r5, #8]
  405efa:	f8ca 1010 	str.w	r1, [sl, #16]
  405efe:	68e9      	ldr	r1, [r5, #12]
  405f00:	f8ca 1014 	str.w	r1, [sl, #20]
  405f04:	2a24      	cmp	r2, #36	; 0x24
  405f06:	d003      	beq.n	405f10 <_realloc_r+0x334>
  405f08:	3510      	adds	r5, #16
  405f0a:	f10a 0218 	add.w	r2, sl, #24
  405f0e:	e76c      	b.n	405dea <_realloc_r+0x20e>
  405f10:	692a      	ldr	r2, [r5, #16]
  405f12:	f8ca 2018 	str.w	r2, [sl, #24]
  405f16:	696a      	ldr	r2, [r5, #20]
  405f18:	f8ca 201c 	str.w	r2, [sl, #28]
  405f1c:	3518      	adds	r5, #24
  405f1e:	f10a 0220 	add.w	r2, sl, #32
  405f22:	e762      	b.n	405dea <_realloc_r+0x20e>
  405f24:	20400454 	.word	0x20400454

00405f28 <__ascii_wctomb>:
  405f28:	b121      	cbz	r1, 405f34 <__ascii_wctomb+0xc>
  405f2a:	2aff      	cmp	r2, #255	; 0xff
  405f2c:	d804      	bhi.n	405f38 <__ascii_wctomb+0x10>
  405f2e:	700a      	strb	r2, [r1, #0]
  405f30:	2001      	movs	r0, #1
  405f32:	4770      	bx	lr
  405f34:	4608      	mov	r0, r1
  405f36:	4770      	bx	lr
  405f38:	238a      	movs	r3, #138	; 0x8a
  405f3a:	6003      	str	r3, [r0, #0]
  405f3c:	f04f 30ff 	mov.w	r0, #4294967295
  405f40:	4770      	bx	lr
  405f42:	bf00      	nop

00405f44 <__aeabi_drsub>:
  405f44:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405f48:	e002      	b.n	405f50 <__adddf3>
  405f4a:	bf00      	nop

00405f4c <__aeabi_dsub>:
  405f4c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405f50 <__adddf3>:
  405f50:	b530      	push	{r4, r5, lr}
  405f52:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405f56:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405f5a:	ea94 0f05 	teq	r4, r5
  405f5e:	bf08      	it	eq
  405f60:	ea90 0f02 	teqeq	r0, r2
  405f64:	bf1f      	itttt	ne
  405f66:	ea54 0c00 	orrsne.w	ip, r4, r0
  405f6a:	ea55 0c02 	orrsne.w	ip, r5, r2
  405f6e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405f72:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405f76:	f000 80e2 	beq.w	40613e <__adddf3+0x1ee>
  405f7a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405f7e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405f82:	bfb8      	it	lt
  405f84:	426d      	neglt	r5, r5
  405f86:	dd0c      	ble.n	405fa2 <__adddf3+0x52>
  405f88:	442c      	add	r4, r5
  405f8a:	ea80 0202 	eor.w	r2, r0, r2
  405f8e:	ea81 0303 	eor.w	r3, r1, r3
  405f92:	ea82 0000 	eor.w	r0, r2, r0
  405f96:	ea83 0101 	eor.w	r1, r3, r1
  405f9a:	ea80 0202 	eor.w	r2, r0, r2
  405f9e:	ea81 0303 	eor.w	r3, r1, r3
  405fa2:	2d36      	cmp	r5, #54	; 0x36
  405fa4:	bf88      	it	hi
  405fa6:	bd30      	pophi	{r4, r5, pc}
  405fa8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405fac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405fb0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405fb4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405fb8:	d002      	beq.n	405fc0 <__adddf3+0x70>
  405fba:	4240      	negs	r0, r0
  405fbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405fc0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405fc4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405fc8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405fcc:	d002      	beq.n	405fd4 <__adddf3+0x84>
  405fce:	4252      	negs	r2, r2
  405fd0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405fd4:	ea94 0f05 	teq	r4, r5
  405fd8:	f000 80a7 	beq.w	40612a <__adddf3+0x1da>
  405fdc:	f1a4 0401 	sub.w	r4, r4, #1
  405fe0:	f1d5 0e20 	rsbs	lr, r5, #32
  405fe4:	db0d      	blt.n	406002 <__adddf3+0xb2>
  405fe6:	fa02 fc0e 	lsl.w	ip, r2, lr
  405fea:	fa22 f205 	lsr.w	r2, r2, r5
  405fee:	1880      	adds	r0, r0, r2
  405ff0:	f141 0100 	adc.w	r1, r1, #0
  405ff4:	fa03 f20e 	lsl.w	r2, r3, lr
  405ff8:	1880      	adds	r0, r0, r2
  405ffa:	fa43 f305 	asr.w	r3, r3, r5
  405ffe:	4159      	adcs	r1, r3
  406000:	e00e      	b.n	406020 <__adddf3+0xd0>
  406002:	f1a5 0520 	sub.w	r5, r5, #32
  406006:	f10e 0e20 	add.w	lr, lr, #32
  40600a:	2a01      	cmp	r2, #1
  40600c:	fa03 fc0e 	lsl.w	ip, r3, lr
  406010:	bf28      	it	cs
  406012:	f04c 0c02 	orrcs.w	ip, ip, #2
  406016:	fa43 f305 	asr.w	r3, r3, r5
  40601a:	18c0      	adds	r0, r0, r3
  40601c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406020:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406024:	d507      	bpl.n	406036 <__adddf3+0xe6>
  406026:	f04f 0e00 	mov.w	lr, #0
  40602a:	f1dc 0c00 	rsbs	ip, ip, #0
  40602e:	eb7e 0000 	sbcs.w	r0, lr, r0
  406032:	eb6e 0101 	sbc.w	r1, lr, r1
  406036:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40603a:	d31b      	bcc.n	406074 <__adddf3+0x124>
  40603c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  406040:	d30c      	bcc.n	40605c <__adddf3+0x10c>
  406042:	0849      	lsrs	r1, r1, #1
  406044:	ea5f 0030 	movs.w	r0, r0, rrx
  406048:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40604c:	f104 0401 	add.w	r4, r4, #1
  406050:	ea4f 5244 	mov.w	r2, r4, lsl #21
  406054:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406058:	f080 809a 	bcs.w	406190 <__adddf3+0x240>
  40605c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406060:	bf08      	it	eq
  406062:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406066:	f150 0000 	adcs.w	r0, r0, #0
  40606a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40606e:	ea41 0105 	orr.w	r1, r1, r5
  406072:	bd30      	pop	{r4, r5, pc}
  406074:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406078:	4140      	adcs	r0, r0
  40607a:	eb41 0101 	adc.w	r1, r1, r1
  40607e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406082:	f1a4 0401 	sub.w	r4, r4, #1
  406086:	d1e9      	bne.n	40605c <__adddf3+0x10c>
  406088:	f091 0f00 	teq	r1, #0
  40608c:	bf04      	itt	eq
  40608e:	4601      	moveq	r1, r0
  406090:	2000      	moveq	r0, #0
  406092:	fab1 f381 	clz	r3, r1
  406096:	bf08      	it	eq
  406098:	3320      	addeq	r3, #32
  40609a:	f1a3 030b 	sub.w	r3, r3, #11
  40609e:	f1b3 0220 	subs.w	r2, r3, #32
  4060a2:	da0c      	bge.n	4060be <__adddf3+0x16e>
  4060a4:	320c      	adds	r2, #12
  4060a6:	dd08      	ble.n	4060ba <__adddf3+0x16a>
  4060a8:	f102 0c14 	add.w	ip, r2, #20
  4060ac:	f1c2 020c 	rsb	r2, r2, #12
  4060b0:	fa01 f00c 	lsl.w	r0, r1, ip
  4060b4:	fa21 f102 	lsr.w	r1, r1, r2
  4060b8:	e00c      	b.n	4060d4 <__adddf3+0x184>
  4060ba:	f102 0214 	add.w	r2, r2, #20
  4060be:	bfd8      	it	le
  4060c0:	f1c2 0c20 	rsble	ip, r2, #32
  4060c4:	fa01 f102 	lsl.w	r1, r1, r2
  4060c8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4060cc:	bfdc      	itt	le
  4060ce:	ea41 010c 	orrle.w	r1, r1, ip
  4060d2:	4090      	lslle	r0, r2
  4060d4:	1ae4      	subs	r4, r4, r3
  4060d6:	bfa2      	ittt	ge
  4060d8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4060dc:	4329      	orrge	r1, r5
  4060de:	bd30      	popge	{r4, r5, pc}
  4060e0:	ea6f 0404 	mvn.w	r4, r4
  4060e4:	3c1f      	subs	r4, #31
  4060e6:	da1c      	bge.n	406122 <__adddf3+0x1d2>
  4060e8:	340c      	adds	r4, #12
  4060ea:	dc0e      	bgt.n	40610a <__adddf3+0x1ba>
  4060ec:	f104 0414 	add.w	r4, r4, #20
  4060f0:	f1c4 0220 	rsb	r2, r4, #32
  4060f4:	fa20 f004 	lsr.w	r0, r0, r4
  4060f8:	fa01 f302 	lsl.w	r3, r1, r2
  4060fc:	ea40 0003 	orr.w	r0, r0, r3
  406100:	fa21 f304 	lsr.w	r3, r1, r4
  406104:	ea45 0103 	orr.w	r1, r5, r3
  406108:	bd30      	pop	{r4, r5, pc}
  40610a:	f1c4 040c 	rsb	r4, r4, #12
  40610e:	f1c4 0220 	rsb	r2, r4, #32
  406112:	fa20 f002 	lsr.w	r0, r0, r2
  406116:	fa01 f304 	lsl.w	r3, r1, r4
  40611a:	ea40 0003 	orr.w	r0, r0, r3
  40611e:	4629      	mov	r1, r5
  406120:	bd30      	pop	{r4, r5, pc}
  406122:	fa21 f004 	lsr.w	r0, r1, r4
  406126:	4629      	mov	r1, r5
  406128:	bd30      	pop	{r4, r5, pc}
  40612a:	f094 0f00 	teq	r4, #0
  40612e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406132:	bf06      	itte	eq
  406134:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406138:	3401      	addeq	r4, #1
  40613a:	3d01      	subne	r5, #1
  40613c:	e74e      	b.n	405fdc <__adddf3+0x8c>
  40613e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406142:	bf18      	it	ne
  406144:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406148:	d029      	beq.n	40619e <__adddf3+0x24e>
  40614a:	ea94 0f05 	teq	r4, r5
  40614e:	bf08      	it	eq
  406150:	ea90 0f02 	teqeq	r0, r2
  406154:	d005      	beq.n	406162 <__adddf3+0x212>
  406156:	ea54 0c00 	orrs.w	ip, r4, r0
  40615a:	bf04      	itt	eq
  40615c:	4619      	moveq	r1, r3
  40615e:	4610      	moveq	r0, r2
  406160:	bd30      	pop	{r4, r5, pc}
  406162:	ea91 0f03 	teq	r1, r3
  406166:	bf1e      	ittt	ne
  406168:	2100      	movne	r1, #0
  40616a:	2000      	movne	r0, #0
  40616c:	bd30      	popne	{r4, r5, pc}
  40616e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  406172:	d105      	bne.n	406180 <__adddf3+0x230>
  406174:	0040      	lsls	r0, r0, #1
  406176:	4149      	adcs	r1, r1
  406178:	bf28      	it	cs
  40617a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40617e:	bd30      	pop	{r4, r5, pc}
  406180:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  406184:	bf3c      	itt	cc
  406186:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40618a:	bd30      	popcc	{r4, r5, pc}
  40618c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406190:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406194:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406198:	f04f 0000 	mov.w	r0, #0
  40619c:	bd30      	pop	{r4, r5, pc}
  40619e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4061a2:	bf1a      	itte	ne
  4061a4:	4619      	movne	r1, r3
  4061a6:	4610      	movne	r0, r2
  4061a8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4061ac:	bf1c      	itt	ne
  4061ae:	460b      	movne	r3, r1
  4061b0:	4602      	movne	r2, r0
  4061b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4061b6:	bf06      	itte	eq
  4061b8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4061bc:	ea91 0f03 	teqeq	r1, r3
  4061c0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4061c4:	bd30      	pop	{r4, r5, pc}
  4061c6:	bf00      	nop

004061c8 <__aeabi_ui2d>:
  4061c8:	f090 0f00 	teq	r0, #0
  4061cc:	bf04      	itt	eq
  4061ce:	2100      	moveq	r1, #0
  4061d0:	4770      	bxeq	lr
  4061d2:	b530      	push	{r4, r5, lr}
  4061d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4061d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4061dc:	f04f 0500 	mov.w	r5, #0
  4061e0:	f04f 0100 	mov.w	r1, #0
  4061e4:	e750      	b.n	406088 <__adddf3+0x138>
  4061e6:	bf00      	nop

004061e8 <__aeabi_i2d>:
  4061e8:	f090 0f00 	teq	r0, #0
  4061ec:	bf04      	itt	eq
  4061ee:	2100      	moveq	r1, #0
  4061f0:	4770      	bxeq	lr
  4061f2:	b530      	push	{r4, r5, lr}
  4061f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4061f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4061fc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406200:	bf48      	it	mi
  406202:	4240      	negmi	r0, r0
  406204:	f04f 0100 	mov.w	r1, #0
  406208:	e73e      	b.n	406088 <__adddf3+0x138>
  40620a:	bf00      	nop

0040620c <__aeabi_f2d>:
  40620c:	0042      	lsls	r2, r0, #1
  40620e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406212:	ea4f 0131 	mov.w	r1, r1, rrx
  406216:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40621a:	bf1f      	itttt	ne
  40621c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406220:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406224:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406228:	4770      	bxne	lr
  40622a:	f092 0f00 	teq	r2, #0
  40622e:	bf14      	ite	ne
  406230:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406234:	4770      	bxeq	lr
  406236:	b530      	push	{r4, r5, lr}
  406238:	f44f 7460 	mov.w	r4, #896	; 0x380
  40623c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406240:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406244:	e720      	b.n	406088 <__adddf3+0x138>
  406246:	bf00      	nop

00406248 <__aeabi_ul2d>:
  406248:	ea50 0201 	orrs.w	r2, r0, r1
  40624c:	bf08      	it	eq
  40624e:	4770      	bxeq	lr
  406250:	b530      	push	{r4, r5, lr}
  406252:	f04f 0500 	mov.w	r5, #0
  406256:	e00a      	b.n	40626e <__aeabi_l2d+0x16>

00406258 <__aeabi_l2d>:
  406258:	ea50 0201 	orrs.w	r2, r0, r1
  40625c:	bf08      	it	eq
  40625e:	4770      	bxeq	lr
  406260:	b530      	push	{r4, r5, lr}
  406262:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406266:	d502      	bpl.n	40626e <__aeabi_l2d+0x16>
  406268:	4240      	negs	r0, r0
  40626a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40626e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406272:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406276:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40627a:	f43f aedc 	beq.w	406036 <__adddf3+0xe6>
  40627e:	f04f 0203 	mov.w	r2, #3
  406282:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406286:	bf18      	it	ne
  406288:	3203      	addne	r2, #3
  40628a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40628e:	bf18      	it	ne
  406290:	3203      	addne	r2, #3
  406292:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406296:	f1c2 0320 	rsb	r3, r2, #32
  40629a:	fa00 fc03 	lsl.w	ip, r0, r3
  40629e:	fa20 f002 	lsr.w	r0, r0, r2
  4062a2:	fa01 fe03 	lsl.w	lr, r1, r3
  4062a6:	ea40 000e 	orr.w	r0, r0, lr
  4062aa:	fa21 f102 	lsr.w	r1, r1, r2
  4062ae:	4414      	add	r4, r2
  4062b0:	e6c1      	b.n	406036 <__adddf3+0xe6>
  4062b2:	bf00      	nop

004062b4 <__aeabi_dmul>:
  4062b4:	b570      	push	{r4, r5, r6, lr}
  4062b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4062ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4062be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4062c2:	bf1d      	ittte	ne
  4062c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4062c8:	ea94 0f0c 	teqne	r4, ip
  4062cc:	ea95 0f0c 	teqne	r5, ip
  4062d0:	f000 f8de 	bleq	406490 <__aeabi_dmul+0x1dc>
  4062d4:	442c      	add	r4, r5
  4062d6:	ea81 0603 	eor.w	r6, r1, r3
  4062da:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4062de:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4062e2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4062e6:	bf18      	it	ne
  4062e8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4062ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4062f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4062f4:	d038      	beq.n	406368 <__aeabi_dmul+0xb4>
  4062f6:	fba0 ce02 	umull	ip, lr, r0, r2
  4062fa:	f04f 0500 	mov.w	r5, #0
  4062fe:	fbe1 e502 	umlal	lr, r5, r1, r2
  406302:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406306:	fbe0 e503 	umlal	lr, r5, r0, r3
  40630a:	f04f 0600 	mov.w	r6, #0
  40630e:	fbe1 5603 	umlal	r5, r6, r1, r3
  406312:	f09c 0f00 	teq	ip, #0
  406316:	bf18      	it	ne
  406318:	f04e 0e01 	orrne.w	lr, lr, #1
  40631c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406320:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406324:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406328:	d204      	bcs.n	406334 <__aeabi_dmul+0x80>
  40632a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40632e:	416d      	adcs	r5, r5
  406330:	eb46 0606 	adc.w	r6, r6, r6
  406334:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406338:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40633c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406340:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406344:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406348:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40634c:	bf88      	it	hi
  40634e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406352:	d81e      	bhi.n	406392 <__aeabi_dmul+0xde>
  406354:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406358:	bf08      	it	eq
  40635a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40635e:	f150 0000 	adcs.w	r0, r0, #0
  406362:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406366:	bd70      	pop	{r4, r5, r6, pc}
  406368:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40636c:	ea46 0101 	orr.w	r1, r6, r1
  406370:	ea40 0002 	orr.w	r0, r0, r2
  406374:	ea81 0103 	eor.w	r1, r1, r3
  406378:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40637c:	bfc2      	ittt	gt
  40637e:	ebd4 050c 	rsbsgt	r5, r4, ip
  406382:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406386:	bd70      	popgt	{r4, r5, r6, pc}
  406388:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40638c:	f04f 0e00 	mov.w	lr, #0
  406390:	3c01      	subs	r4, #1
  406392:	f300 80ab 	bgt.w	4064ec <__aeabi_dmul+0x238>
  406396:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40639a:	bfde      	ittt	le
  40639c:	2000      	movle	r0, #0
  40639e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4063a2:	bd70      	pople	{r4, r5, r6, pc}
  4063a4:	f1c4 0400 	rsb	r4, r4, #0
  4063a8:	3c20      	subs	r4, #32
  4063aa:	da35      	bge.n	406418 <__aeabi_dmul+0x164>
  4063ac:	340c      	adds	r4, #12
  4063ae:	dc1b      	bgt.n	4063e8 <__aeabi_dmul+0x134>
  4063b0:	f104 0414 	add.w	r4, r4, #20
  4063b4:	f1c4 0520 	rsb	r5, r4, #32
  4063b8:	fa00 f305 	lsl.w	r3, r0, r5
  4063bc:	fa20 f004 	lsr.w	r0, r0, r4
  4063c0:	fa01 f205 	lsl.w	r2, r1, r5
  4063c4:	ea40 0002 	orr.w	r0, r0, r2
  4063c8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4063cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4063d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4063d4:	fa21 f604 	lsr.w	r6, r1, r4
  4063d8:	eb42 0106 	adc.w	r1, r2, r6
  4063dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4063e0:	bf08      	it	eq
  4063e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4063e6:	bd70      	pop	{r4, r5, r6, pc}
  4063e8:	f1c4 040c 	rsb	r4, r4, #12
  4063ec:	f1c4 0520 	rsb	r5, r4, #32
  4063f0:	fa00 f304 	lsl.w	r3, r0, r4
  4063f4:	fa20 f005 	lsr.w	r0, r0, r5
  4063f8:	fa01 f204 	lsl.w	r2, r1, r4
  4063fc:	ea40 0002 	orr.w	r0, r0, r2
  406400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406404:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406408:	f141 0100 	adc.w	r1, r1, #0
  40640c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406410:	bf08      	it	eq
  406412:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406416:	bd70      	pop	{r4, r5, r6, pc}
  406418:	f1c4 0520 	rsb	r5, r4, #32
  40641c:	fa00 f205 	lsl.w	r2, r0, r5
  406420:	ea4e 0e02 	orr.w	lr, lr, r2
  406424:	fa20 f304 	lsr.w	r3, r0, r4
  406428:	fa01 f205 	lsl.w	r2, r1, r5
  40642c:	ea43 0302 	orr.w	r3, r3, r2
  406430:	fa21 f004 	lsr.w	r0, r1, r4
  406434:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406438:	fa21 f204 	lsr.w	r2, r1, r4
  40643c:	ea20 0002 	bic.w	r0, r0, r2
  406440:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  406444:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406448:	bf08      	it	eq
  40644a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40644e:	bd70      	pop	{r4, r5, r6, pc}
  406450:	f094 0f00 	teq	r4, #0
  406454:	d10f      	bne.n	406476 <__aeabi_dmul+0x1c2>
  406456:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40645a:	0040      	lsls	r0, r0, #1
  40645c:	eb41 0101 	adc.w	r1, r1, r1
  406460:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406464:	bf08      	it	eq
  406466:	3c01      	subeq	r4, #1
  406468:	d0f7      	beq.n	40645a <__aeabi_dmul+0x1a6>
  40646a:	ea41 0106 	orr.w	r1, r1, r6
  40646e:	f095 0f00 	teq	r5, #0
  406472:	bf18      	it	ne
  406474:	4770      	bxne	lr
  406476:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40647a:	0052      	lsls	r2, r2, #1
  40647c:	eb43 0303 	adc.w	r3, r3, r3
  406480:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406484:	bf08      	it	eq
  406486:	3d01      	subeq	r5, #1
  406488:	d0f7      	beq.n	40647a <__aeabi_dmul+0x1c6>
  40648a:	ea43 0306 	orr.w	r3, r3, r6
  40648e:	4770      	bx	lr
  406490:	ea94 0f0c 	teq	r4, ip
  406494:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406498:	bf18      	it	ne
  40649a:	ea95 0f0c 	teqne	r5, ip
  40649e:	d00c      	beq.n	4064ba <__aeabi_dmul+0x206>
  4064a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4064a4:	bf18      	it	ne
  4064a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4064aa:	d1d1      	bne.n	406450 <__aeabi_dmul+0x19c>
  4064ac:	ea81 0103 	eor.w	r1, r1, r3
  4064b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4064b4:	f04f 0000 	mov.w	r0, #0
  4064b8:	bd70      	pop	{r4, r5, r6, pc}
  4064ba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4064be:	bf06      	itte	eq
  4064c0:	4610      	moveq	r0, r2
  4064c2:	4619      	moveq	r1, r3
  4064c4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4064c8:	d019      	beq.n	4064fe <__aeabi_dmul+0x24a>
  4064ca:	ea94 0f0c 	teq	r4, ip
  4064ce:	d102      	bne.n	4064d6 <__aeabi_dmul+0x222>
  4064d0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4064d4:	d113      	bne.n	4064fe <__aeabi_dmul+0x24a>
  4064d6:	ea95 0f0c 	teq	r5, ip
  4064da:	d105      	bne.n	4064e8 <__aeabi_dmul+0x234>
  4064dc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4064e0:	bf1c      	itt	ne
  4064e2:	4610      	movne	r0, r2
  4064e4:	4619      	movne	r1, r3
  4064e6:	d10a      	bne.n	4064fe <__aeabi_dmul+0x24a>
  4064e8:	ea81 0103 	eor.w	r1, r1, r3
  4064ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4064f0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4064f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4064f8:	f04f 0000 	mov.w	r0, #0
  4064fc:	bd70      	pop	{r4, r5, r6, pc}
  4064fe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406502:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406506:	bd70      	pop	{r4, r5, r6, pc}

00406508 <__aeabi_ddiv>:
  406508:	b570      	push	{r4, r5, r6, lr}
  40650a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40650e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406516:	bf1d      	ittte	ne
  406518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40651c:	ea94 0f0c 	teqne	r4, ip
  406520:	ea95 0f0c 	teqne	r5, ip
  406524:	f000 f8a7 	bleq	406676 <__aeabi_ddiv+0x16e>
  406528:	eba4 0405 	sub.w	r4, r4, r5
  40652c:	ea81 0e03 	eor.w	lr, r1, r3
  406530:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406534:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406538:	f000 8088 	beq.w	40664c <__aeabi_ddiv+0x144>
  40653c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406540:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406544:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406548:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40654c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406550:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406554:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406558:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40655c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406560:	429d      	cmp	r5, r3
  406562:	bf08      	it	eq
  406564:	4296      	cmpeq	r6, r2
  406566:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40656a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40656e:	d202      	bcs.n	406576 <__aeabi_ddiv+0x6e>
  406570:	085b      	lsrs	r3, r3, #1
  406572:	ea4f 0232 	mov.w	r2, r2, rrx
  406576:	1ab6      	subs	r6, r6, r2
  406578:	eb65 0503 	sbc.w	r5, r5, r3
  40657c:	085b      	lsrs	r3, r3, #1
  40657e:	ea4f 0232 	mov.w	r2, r2, rrx
  406582:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406586:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40658a:	ebb6 0e02 	subs.w	lr, r6, r2
  40658e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406592:	bf22      	ittt	cs
  406594:	1ab6      	subcs	r6, r6, r2
  406596:	4675      	movcs	r5, lr
  406598:	ea40 000c 	orrcs.w	r0, r0, ip
  40659c:	085b      	lsrs	r3, r3, #1
  40659e:	ea4f 0232 	mov.w	r2, r2, rrx
  4065a2:	ebb6 0e02 	subs.w	lr, r6, r2
  4065a6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4065aa:	bf22      	ittt	cs
  4065ac:	1ab6      	subcs	r6, r6, r2
  4065ae:	4675      	movcs	r5, lr
  4065b0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4065b4:	085b      	lsrs	r3, r3, #1
  4065b6:	ea4f 0232 	mov.w	r2, r2, rrx
  4065ba:	ebb6 0e02 	subs.w	lr, r6, r2
  4065be:	eb75 0e03 	sbcs.w	lr, r5, r3
  4065c2:	bf22      	ittt	cs
  4065c4:	1ab6      	subcs	r6, r6, r2
  4065c6:	4675      	movcs	r5, lr
  4065c8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4065cc:	085b      	lsrs	r3, r3, #1
  4065ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4065d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4065d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4065da:	bf22      	ittt	cs
  4065dc:	1ab6      	subcs	r6, r6, r2
  4065de:	4675      	movcs	r5, lr
  4065e0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4065e4:	ea55 0e06 	orrs.w	lr, r5, r6
  4065e8:	d018      	beq.n	40661c <__aeabi_ddiv+0x114>
  4065ea:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4065ee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4065f2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4065f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4065fa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4065fe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406602:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406606:	d1c0      	bne.n	40658a <__aeabi_ddiv+0x82>
  406608:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40660c:	d10b      	bne.n	406626 <__aeabi_ddiv+0x11e>
  40660e:	ea41 0100 	orr.w	r1, r1, r0
  406612:	f04f 0000 	mov.w	r0, #0
  406616:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40661a:	e7b6      	b.n	40658a <__aeabi_ddiv+0x82>
  40661c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406620:	bf04      	itt	eq
  406622:	4301      	orreq	r1, r0
  406624:	2000      	moveq	r0, #0
  406626:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40662a:	bf88      	it	hi
  40662c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406630:	f63f aeaf 	bhi.w	406392 <__aeabi_dmul+0xde>
  406634:	ebb5 0c03 	subs.w	ip, r5, r3
  406638:	bf04      	itt	eq
  40663a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40663e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406642:	f150 0000 	adcs.w	r0, r0, #0
  406646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40664a:	bd70      	pop	{r4, r5, r6, pc}
  40664c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406650:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406654:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406658:	bfc2      	ittt	gt
  40665a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40665e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406662:	bd70      	popgt	{r4, r5, r6, pc}
  406664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406668:	f04f 0e00 	mov.w	lr, #0
  40666c:	3c01      	subs	r4, #1
  40666e:	e690      	b.n	406392 <__aeabi_dmul+0xde>
  406670:	ea45 0e06 	orr.w	lr, r5, r6
  406674:	e68d      	b.n	406392 <__aeabi_dmul+0xde>
  406676:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40667a:	ea94 0f0c 	teq	r4, ip
  40667e:	bf08      	it	eq
  406680:	ea95 0f0c 	teqeq	r5, ip
  406684:	f43f af3b 	beq.w	4064fe <__aeabi_dmul+0x24a>
  406688:	ea94 0f0c 	teq	r4, ip
  40668c:	d10a      	bne.n	4066a4 <__aeabi_ddiv+0x19c>
  40668e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406692:	f47f af34 	bne.w	4064fe <__aeabi_dmul+0x24a>
  406696:	ea95 0f0c 	teq	r5, ip
  40669a:	f47f af25 	bne.w	4064e8 <__aeabi_dmul+0x234>
  40669e:	4610      	mov	r0, r2
  4066a0:	4619      	mov	r1, r3
  4066a2:	e72c      	b.n	4064fe <__aeabi_dmul+0x24a>
  4066a4:	ea95 0f0c 	teq	r5, ip
  4066a8:	d106      	bne.n	4066b8 <__aeabi_ddiv+0x1b0>
  4066aa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4066ae:	f43f aefd 	beq.w	4064ac <__aeabi_dmul+0x1f8>
  4066b2:	4610      	mov	r0, r2
  4066b4:	4619      	mov	r1, r3
  4066b6:	e722      	b.n	4064fe <__aeabi_dmul+0x24a>
  4066b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4066bc:	bf18      	it	ne
  4066be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4066c2:	f47f aec5 	bne.w	406450 <__aeabi_dmul+0x19c>
  4066c6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4066ca:	f47f af0d 	bne.w	4064e8 <__aeabi_dmul+0x234>
  4066ce:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4066d2:	f47f aeeb 	bne.w	4064ac <__aeabi_dmul+0x1f8>
  4066d6:	e712      	b.n	4064fe <__aeabi_dmul+0x24a>

004066d8 <__gedf2>:
  4066d8:	f04f 3cff 	mov.w	ip, #4294967295
  4066dc:	e006      	b.n	4066ec <__cmpdf2+0x4>
  4066de:	bf00      	nop

004066e0 <__ledf2>:
  4066e0:	f04f 0c01 	mov.w	ip, #1
  4066e4:	e002      	b.n	4066ec <__cmpdf2+0x4>
  4066e6:	bf00      	nop

004066e8 <__cmpdf2>:
  4066e8:	f04f 0c01 	mov.w	ip, #1
  4066ec:	f84d cd04 	str.w	ip, [sp, #-4]!
  4066f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4066f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4066f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4066fc:	bf18      	it	ne
  4066fe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406702:	d01b      	beq.n	40673c <__cmpdf2+0x54>
  406704:	b001      	add	sp, #4
  406706:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40670a:	bf0c      	ite	eq
  40670c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406710:	ea91 0f03 	teqne	r1, r3
  406714:	bf02      	ittt	eq
  406716:	ea90 0f02 	teqeq	r0, r2
  40671a:	2000      	moveq	r0, #0
  40671c:	4770      	bxeq	lr
  40671e:	f110 0f00 	cmn.w	r0, #0
  406722:	ea91 0f03 	teq	r1, r3
  406726:	bf58      	it	pl
  406728:	4299      	cmppl	r1, r3
  40672a:	bf08      	it	eq
  40672c:	4290      	cmpeq	r0, r2
  40672e:	bf2c      	ite	cs
  406730:	17d8      	asrcs	r0, r3, #31
  406732:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406736:	f040 0001 	orr.w	r0, r0, #1
  40673a:	4770      	bx	lr
  40673c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406740:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406744:	d102      	bne.n	40674c <__cmpdf2+0x64>
  406746:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40674a:	d107      	bne.n	40675c <__cmpdf2+0x74>
  40674c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406750:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406754:	d1d6      	bne.n	406704 <__cmpdf2+0x1c>
  406756:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40675a:	d0d3      	beq.n	406704 <__cmpdf2+0x1c>
  40675c:	f85d 0b04 	ldr.w	r0, [sp], #4
  406760:	4770      	bx	lr
  406762:	bf00      	nop

00406764 <__aeabi_cdrcmple>:
  406764:	4684      	mov	ip, r0
  406766:	4610      	mov	r0, r2
  406768:	4662      	mov	r2, ip
  40676a:	468c      	mov	ip, r1
  40676c:	4619      	mov	r1, r3
  40676e:	4663      	mov	r3, ip
  406770:	e000      	b.n	406774 <__aeabi_cdcmpeq>
  406772:	bf00      	nop

00406774 <__aeabi_cdcmpeq>:
  406774:	b501      	push	{r0, lr}
  406776:	f7ff ffb7 	bl	4066e8 <__cmpdf2>
  40677a:	2800      	cmp	r0, #0
  40677c:	bf48      	it	mi
  40677e:	f110 0f00 	cmnmi.w	r0, #0
  406782:	bd01      	pop	{r0, pc}

00406784 <__aeabi_dcmpeq>:
  406784:	f84d ed08 	str.w	lr, [sp, #-8]!
  406788:	f7ff fff4 	bl	406774 <__aeabi_cdcmpeq>
  40678c:	bf0c      	ite	eq
  40678e:	2001      	moveq	r0, #1
  406790:	2000      	movne	r0, #0
  406792:	f85d fb08 	ldr.w	pc, [sp], #8
  406796:	bf00      	nop

00406798 <__aeabi_dcmplt>:
  406798:	f84d ed08 	str.w	lr, [sp, #-8]!
  40679c:	f7ff ffea 	bl	406774 <__aeabi_cdcmpeq>
  4067a0:	bf34      	ite	cc
  4067a2:	2001      	movcc	r0, #1
  4067a4:	2000      	movcs	r0, #0
  4067a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4067aa:	bf00      	nop

004067ac <__aeabi_dcmple>:
  4067ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4067b0:	f7ff ffe0 	bl	406774 <__aeabi_cdcmpeq>
  4067b4:	bf94      	ite	ls
  4067b6:	2001      	movls	r0, #1
  4067b8:	2000      	movhi	r0, #0
  4067ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4067be:	bf00      	nop

004067c0 <__aeabi_dcmpge>:
  4067c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4067c4:	f7ff ffce 	bl	406764 <__aeabi_cdrcmple>
  4067c8:	bf94      	ite	ls
  4067ca:	2001      	movls	r0, #1
  4067cc:	2000      	movhi	r0, #0
  4067ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4067d2:	bf00      	nop

004067d4 <__aeabi_dcmpgt>:
  4067d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4067d8:	f7ff ffc4 	bl	406764 <__aeabi_cdrcmple>
  4067dc:	bf34      	ite	cc
  4067de:	2001      	movcc	r0, #1
  4067e0:	2000      	movcs	r0, #0
  4067e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4067e6:	bf00      	nop

004067e8 <__aeabi_dcmpun>:
  4067e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4067ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4067f0:	d102      	bne.n	4067f8 <__aeabi_dcmpun+0x10>
  4067f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4067f6:	d10a      	bne.n	40680e <__aeabi_dcmpun+0x26>
  4067f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4067fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406800:	d102      	bne.n	406808 <__aeabi_dcmpun+0x20>
  406802:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406806:	d102      	bne.n	40680e <__aeabi_dcmpun+0x26>
  406808:	f04f 0000 	mov.w	r0, #0
  40680c:	4770      	bx	lr
  40680e:	f04f 0001 	mov.w	r0, #1
  406812:	4770      	bx	lr

00406814 <__aeabi_d2iz>:
  406814:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406818:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40681c:	d215      	bcs.n	40684a <__aeabi_d2iz+0x36>
  40681e:	d511      	bpl.n	406844 <__aeabi_d2iz+0x30>
  406820:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406824:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406828:	d912      	bls.n	406850 <__aeabi_d2iz+0x3c>
  40682a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40682e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406832:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406836:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40683a:	fa23 f002 	lsr.w	r0, r3, r2
  40683e:	bf18      	it	ne
  406840:	4240      	negne	r0, r0
  406842:	4770      	bx	lr
  406844:	f04f 0000 	mov.w	r0, #0
  406848:	4770      	bx	lr
  40684a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40684e:	d105      	bne.n	40685c <__aeabi_d2iz+0x48>
  406850:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406854:	bf08      	it	eq
  406856:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40685a:	4770      	bx	lr
  40685c:	f04f 0000 	mov.w	r0, #0
  406860:	4770      	bx	lr
  406862:	bf00      	nop

00406864 <sysfont_glyphs>:
	...
  406884:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  406894:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  4068a4:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  4068bc:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  4068cc:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  4068dc:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  4068f4:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  406904:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  406914:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  40692c:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  406948:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406958:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  406968:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  406978:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  4069a0:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  4069c8:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  4069d8:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  4069fc:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  406a0c:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  406a1c:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  406a2c:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  406a44:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  406a54:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  406a64:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  406a7c:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  406a8c:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  406a9c:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  406ab4:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  406ac4:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  406ad4:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  406aec:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  406afc:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  406b0c:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  406b24:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  406b34:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  406b44:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  406b60:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  406b70:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  406b80:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  406b9c:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  406bb4:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  406bcc:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  406bdc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  406bec:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  406c04:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  406c14:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  406c24:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  406c3c:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  406c4c:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  406c5c:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  406c74:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  406c84:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406c94:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  406cac:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  406cbc:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  406ccc:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  406ce4:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  406cf4:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406d04:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  406d1c:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  406d2c:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  406d3c:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  406d54:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  406d64:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  406d74:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  406d8c:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406d9c:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  406dac:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  406dc4:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  406dd4:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  406de4:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  406dfc:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  406e0c:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  406e1c:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  406e34:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  406e44:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  406e54:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  406e6c:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  406e7c:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  406e8c:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  406ea4:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  406eb4:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  406ec4:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  406edc:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  406eec:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  406efc:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  406f14:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  406f24:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  406f34:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  406f5c:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  406f6c:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  406f88:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  406fa0:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  406fb0:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  406fc0:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  406fd8:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  406fe8:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  406ff8:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  407010:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  407020:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  407030:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  407040:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  407050:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  407060:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  407070:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  407080:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  407090:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  4070a0:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  4070b8:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  4070c8:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  4070d8:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  4070f4:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  407110:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  40712c:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  40713c:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  40714c:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  407164:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  407180:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  40719c:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  4071b8:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  4071d4:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  4071f0:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  40720c:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  407228:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  407238:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  407248:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  407258:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  407268:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  407278:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  407288:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  407298:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  4072a8:	0000 0000 07e2 0000 0003 0000 0013 0000     ................
  4072b8:	000c 0000 000f 0000 002d 0000 0001 0000     ........-.......
  4072c8:	2020 2020 2020 2020 2020 2020 2020 2020                     
  4072d8:	2020 2020 0000 0000 3025 6432 0000 0000         ....%02d....
  4072e8:	003a 0000                                   :...

004072ec <_global_impure_ptr>:
  4072ec:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  4072fc:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  40730c:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  40731c:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  40732c:	296c 0000 0030 0000                         l)..0...

00407334 <blanks.7223>:
  407334:	2020 2020 2020 2020 2020 2020 2020 2020                     

00407344 <zeroes.7224>:
  407344:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  407354:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  407364:	0000 0000                                   ....

00407368 <__mprec_bigtens>:
  407368:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  407378:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  407388:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407390 <__mprec_tens>:
  407390:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  4073a0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  4073b0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  4073c0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4073d0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4073e0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4073f0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  407400:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  407410:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  407420:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  407430:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  407440:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  407450:	9db4 79d9 7843 44ea                         ...yCx.D

00407458 <p05.6055>:
  407458:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  407468:	4f50 4953 0058 0000 002e 0000               POSIX.......

00407474 <_ctype_>:
  407474:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  407484:	2020 2020 2020 2020 2020 2020 2020 2020                     
  407494:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  4074a4:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  4074b4:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  4074c4:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  4074d4:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  4074e4:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  4074f4:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00407578 <_init>:
  407578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40757a:	bf00      	nop
  40757c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40757e:	bc08      	pop	{r3}
  407580:	469e      	mov	lr, r3
  407582:	4770      	bx	lr

00407584 <__init_array_start>:
  407584:	004037f5 	.word	0x004037f5

00407588 <__frame_dummy_init_array_entry>:
  407588:	00400165                                e.@.

0040758c <_fini>:
  40758c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40758e:	bf00      	nop
  407590:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407592:	bc08      	pop	{r3}
  407594:	469e      	mov	lr, r3
  407596:	4770      	bx	lr

00407598 <__fini_array_start>:
  407598:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 6864 0040 0e0a 7d20               ....dh@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <_impure_ptr>:
20400020:	0028 2040 0000 0000                         (.@ ....

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0cc0 2040                                   ..@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	5f29 0040 5ae9 0040 0000 0000 7474 0040     )_@..Z@.....tt@.
20400954:	7470 0040 72dc 0040 72dc 0040 72dc 0040     pt@..r@..r@..r@.
20400964:	72dc 0040 72dc 0040 72dc 0040 72dc 0040     .r@..r@..r@..r@.
20400974:	72dc 0040 72dc 0040 ffff ffff ffff ffff     .r@..r@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
