// Seed: 1683796826
module module_0 (
    output wand id_0,
    input wor id_1,
    input tri id_2,
    output supply1 id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6,
    input wand id_7,
    output supply1 id_8
);
  wire id_10;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    input wand id_2,
    input tri0 id_3,
    output wand id_4,
    output wire id_5,
    output wor id_6,
    input wand id_7,
    output wand id_8,
    output wire id_9,
    input wor id_10,
    input supply1 id_11,
    output tri0 id_12,
    input tri0 id_13
);
  always @(posedge id_2) id_9 = 1;
  and (id_4, id_11, id_10, id_3, id_1, id_7, id_0, id_2, id_13);
  module_0(
      id_8, id_10, id_0, id_9, id_13, id_11, id_13, id_13, id_4
  );
endmodule
