#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  1 10:29:41 2019
# Process ID: 5520
# Current directory: /home/serlop/mem_ctrl/mem_ctrl.runs/impl_1
# Command line: vivado -log Root.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Root.tcl -notrace
# Log file: /home/serlop/mem_ctrl/mem_ctrl.runs/impl_1/Root.vdi
# Journal file: /home/serlop/mem_ctrl/mem_ctrl.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Root.tcl -notrace
Command: link_design -top Root -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0.dcp' for cell 'phy'
INFO: [Netlist 29-17] Analyzing 547 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: phy UUID: 232aad32-9c06-5252-8a08-6acda09f92b4 
Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0_board.xdc] for cell 'phy/inst'
Finished Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ddr4_phy_0_board.xdc] for cell 'phy/inst'
Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/par/ddr4_phy_0.xdc] for cell 'phy/inst'
Finished Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/par/ddr4_phy_0.xdc] for cell 'phy/inst'
Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ip_0/ddr4_phy_0_microblaze_mcs_board.xdc] for cell 'phy/inst/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/ip_0/ddr4_phy_0_microblaze_mcs_board.xdc] for cell 'phy/inst/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/bd_0/ip/ip_0/bd_c5bc_microblaze_I_0.xdc] for cell 'phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/bd_0/ip/ip_0/bd_c5bc_microblaze_I_0.xdc] for cell 'phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/bd_0/ip/ip_1/bd_c5bc_rst_0_0_board.xdc] for cell 'phy/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/bd_0/ip/ip_1/bd_c5bc_rst_0_0_board.xdc] for cell 'phy/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/bd_0/ip/ip_1/bd_c5bc_rst_0_0.xdc] for cell 'phy/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/bd_0/ip/ip_1/bd_c5bc_rst_0_0.xdc] for cell 'phy/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/bd_0/ip/ip_2/bd_c5bc_ilmb_0.xdc] for cell 'phy/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/bd_0/ip/ip_2/bd_c5bc_ilmb_0.xdc] for cell 'phy/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/bd_0/ip/ip_3/bd_c5bc_dlmb_0.xdc] for cell 'phy/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/bd_0/ip/ip_3/bd_c5bc_dlmb_0.xdc] for cell 'phy/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/bd_0/ip/ip_10/bd_c5bc_iomodule_0_0_board.xdc] for cell 'phy/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/bd_0/ip/ip_10/bd_c5bc_iomodule_0_0_board.xdc] for cell 'phy/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/constrs_1/new/Root.xdc]
Finished Parsing XDC File [/home/serlop/mem_ctrl/mem_ctrl.srcs/constrs_1/new/Root.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'Root'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2804.758 ; gain = 0.000 ; free physical = 803 ; free virtual = 18649
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 165 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 63 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 2804.758 ; gain = 1431.715 ; free physical = 803 ; free virtual = 18649
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2852.781 ; gain = 48.023 ; free physical = 793 ; free virtual = 18640

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 2c9c56fcb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3187.727 ; gain = 334.945 ; free physical = 527 ; free virtual = 18376

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3253.727 ; gain = 0.000 ; free physical = 463 ; free virtual = 18312
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3256.727 ; gain = 0.000 ; free physical = 463 ; free virtual = 18313
INFO: [Mig 66-111] Re-using generated and synthesized IP, "xilinx.com:ip:ddr4_phy:2.2", from Vivado IP cache entry "565a5206b903d742".
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3361.961 ; gain = 0.000 ; free physical = 390 ; free virtual = 18261
Phase 1 Generate And Synthesize MIG Cores | Checksum: 122663df7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3361.961 ; gain = 108.234 ; free physical = 390 ; free virtual = 18261

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "6a7ddc4480916ce7".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "2b7e9c7f44b45064".
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3809.727 ; gain = 0.000 ; free physical = 604 ; free virtual = 17772
Phase 2 Generate And Synthesize Debug Cores | Checksum: 108f93d75

Time (s): cpu = 00:02:44 ; elapsed = 00:02:53 . Memory (MB): peak = 3809.727 ; gain = 556.000 ; free physical = 604 ; free virtual = 17772

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 8 inverter(s) to 977 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: ffefc121

Time (s): cpu = 00:02:53 ; elapsed = 00:02:58 . Memory (MB): peak = 3809.727 ; gain = 556.000 ; free physical = 669 ; free virtual = 17838
INFO: [Opt 31-389] Phase Retarget created 526 cells and removed 616 cells
INFO: [Opt 31-1021] In phase Retarget, 341 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 4 Constant propagation | Checksum: 1805d83cf

Time (s): cpu = 00:02:54 ; elapsed = 00:02:59 . Memory (MB): peak = 3809.727 ; gain = 556.000 ; free physical = 669 ; free virtual = 17838
INFO: [Opt 31-389] Phase Constant propagation created 108 cells and removed 417 cells
INFO: [Opt 31-1021] In phase Constant propagation, 316 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 169547917

Time (s): cpu = 00:03:01 ; elapsed = 00:03:05 . Memory (MB): peak = 3809.727 ; gain = 556.000 ; free physical = 666 ; free virtual = 17835
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1323 cells
INFO: [Opt 31-1021] In phase Sweep, 2504 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG phy/inst/u_ddr4_infrastructure/mmcm_clkout0_BUFG_inst to drive 0 load(s) on clock net phy/inst/u_ddr4_infrastructure/mmcm_clkout0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG phy/inst/u_ddr4_infrastructure/mmcm_clkout5_BUFG_inst to drive 0 load(s) on clock net phy/inst/u_ddr4_infrastructure/mmcm_clkout5_BUFGCE
INFO: [Opt 31-194] Inserted BUFG phy/inst/u_ddr4_infrastructure/mmcm_clkout6_BUFG_inst to drive 0 load(s) on clock net phy/inst/u_ddr4_infrastructure/mmcm_clkout6_BUFGCE
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 182a5e5c2

Time (s): cpu = 00:03:03 ; elapsed = 00:03:08 . Memory (MB): peak = 3809.727 ; gain = 556.000 ; free physical = 670 ; free virtual = 17840
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 2 cells.

Phase 7 Shift Register Optimization
Phase 7 Shift Register Optimization | Checksum: 1a1c5ade9

Time (s): cpu = 00:04:31 ; elapsed = 00:04:35 . Memory (MB): peak = 3809.727 ; gain = 556.000 ; free physical = 602 ; free virtual = 17859
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1ca403e3e

Time (s): cpu = 00:04:32 ; elapsed = 00:04:36 . Memory (MB): peak = 3809.727 ; gain = 556.000 ; free physical = 602 ; free virtual = 17859
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 173 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             526  |             616  |                                            341  |
|  Constant propagation         |             108  |             417  |                                            316  |
|  Sweep                        |               0  |            1323  |                                           2504  |
|  BUFG optimization            |               1  |               2  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            173  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3809.727 ; gain = 0.000 ; free physical = 602 ; free virtual = 17859
Ending Logic Optimization Task | Checksum: 1f9796a91

Time (s): cpu = 00:04:32 ; elapsed = 00:04:37 . Memory (MB): peak = 3809.727 ; gain = 556.000 ; free physical = 602 ; free virtual = 17859

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.817 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 35 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 0 Total Ports: 70
Ending PowerOpt Patch Enables Task | Checksum: 1c620ad15

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:01 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 555 ; free virtual = 17170
Ending Power Optimization Task | Checksum: 1c620ad15

Time (s): cpu = 00:01:26 ; elapsed = 00:00:42 . Memory (MB): peak = 5215.594 ; gain = 1405.867 ; free physical = 628 ; free virtual = 17246

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c620ad15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 637 ; free virtual = 17254

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 637 ; free virtual = 17255
Ending Netlist Obfuscation Task | Checksum: 1616b5489

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 637 ; free virtual = 17255
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:12 ; elapsed = 00:05:35 . Memory (MB): peak = 5215.594 ; gain = 2410.836 ; free physical = 634 ; free virtual = 17255
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 625 ; free virtual = 17255
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 602 ; free virtual = 17247
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 563 ; free virtual = 17230
INFO: [Common 17-1381] The checkpoint '/home/serlop/mem_ctrl/mem_ctrl.runs/impl_1/Root_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 591 ; free virtual = 17250
INFO: [runtcl-4] Executing : report_drc -file Root_drc_opted.rpt -pb Root_drc_opted.pb -rpx Root_drc_opted.rpx
Command: report_drc -file Root_drc_opted.rpt -pb Root_drc_opted.pb -rpx Root_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/serlop/mem_ctrl/mem_ctrl.runs/impl_1/Root_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 553 ; free virtual = 17240
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 544 ; free virtual = 17239
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 127d39a51

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.13 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 544 ; free virtual = 17239
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 543 ; free virtual = 17239

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1504678aa

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 430 ; free virtual = 17140

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dfb5cad1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:26 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 301 ; free virtual = 17017

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dfb5cad1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:27 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 298 ; free virtual = 17014
Phase 1 Placer Initialization | Checksum: 1dfb5cad1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:27 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 297 ; free virtual = 17014

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 120b7a305

Time (s): cpu = 00:01:46 ; elapsed = 00:00:43 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 195 ; free virtual = 16916

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 189 ; free virtual = 16914
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 190 ; free virtual = 16916

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            6  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            6  |              0  |                     1  |           0  |           2  |  00:00:02  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 179ff39ac

Time (s): cpu = 00:03:22 ; elapsed = 00:01:32 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 185 ; free virtual = 16911
Phase 2 Global Placement | Checksum: 1b4143e0d

Time (s): cpu = 00:03:29 ; elapsed = 00:01:34 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 199 ; free virtual = 16925

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b4143e0d

Time (s): cpu = 00:03:29 ; elapsed = 00:01:34 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 198 ; free virtual = 16924

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1887e08f3

Time (s): cpu = 00:03:56 ; elapsed = 00:01:50 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 180 ; free virtual = 16907

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19a8521d0

Time (s): cpu = 00:03:56 ; elapsed = 00:01:50 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 181 ; free virtual = 16908

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1886f455b

Time (s): cpu = 00:04:02 ; elapsed = 00:01:55 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 139 ; free virtual = 16866

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 16a70049b

Time (s): cpu = 00:04:03 ; elapsed = 00:01:56 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 138 ; free virtual = 16865

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1acae683b

Time (s): cpu = 00:04:07 ; elapsed = 00:01:59 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 179 ; free virtual = 16832

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 19fe70901

Time (s): cpu = 00:04:22 ; elapsed = 00:02:04 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 178 ; free virtual = 16831

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 17b29c817

Time (s): cpu = 00:04:25 ; elapsed = 00:02:07 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 180 ; free virtual = 16834

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: e5cf3816

Time (s): cpu = 00:04:25 ; elapsed = 00:02:07 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 193 ; free virtual = 16847
Phase 3 Detail Placement | Checksum: e5cf3816

Time (s): cpu = 00:04:26 ; elapsed = 00:02:07 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 193 ; free virtual = 16847

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d7e53ed0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: d7e53ed0

Time (s): cpu = 00:05:32 ; elapsed = 00:02:24 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 243 ; free virtual = 16898
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.354. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 8922fca6

Time (s): cpu = 00:05:52 ; elapsed = 00:02:37 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 233 ; free virtual = 16888
Phase 4.1 Post Commit Optimization | Checksum: 8922fca6

Time (s): cpu = 00:05:52 ; elapsed = 00:02:37 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 231 ; free virtual = 16889

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8922fca6

Time (s): cpu = 00:05:53 ; elapsed = 00:02:38 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 241 ; free virtual = 16899
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 219 ; free virtual = 16879

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: b5347697

Time (s): cpu = 00:06:01 ; elapsed = 00:02:46 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 219 ; free virtual = 16879

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 219 ; free virtual = 16879
Phase 4.4 Final Placement Cleanup | Checksum: 128e9bbdb

Time (s): cpu = 00:06:01 ; elapsed = 00:02:46 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 219 ; free virtual = 16879
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 128e9bbdb

Time (s): cpu = 00:06:02 ; elapsed = 00:02:46 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 219 ; free virtual = 16879
Ending Placer Task | Checksum: 125de834a

Time (s): cpu = 00:06:02 ; elapsed = 00:02:46 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 341 ; free virtual = 17001
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:12 ; elapsed = 00:02:53 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 341 ; free virtual = 17001
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 341 ; free virtual = 17001
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 289 ; free virtual = 16988
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 184 ; free virtual = 16966
INFO: [Common 17-1381] The checkpoint '/home/serlop/mem_ctrl/mem_ctrl.runs/impl_1/Root_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 294 ; free virtual = 16987
INFO: [runtcl-4] Executing : report_io -file Root_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.74 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 260 ; free virtual = 16957
INFO: [runtcl-4] Executing : report_utilization -file Root_utilization_placed.rpt -pb Root_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 288 ; free virtual = 16986
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Root_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.38 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 287 ; free virtual = 16985
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5aa7519c ConstDB: 0 ShapeSum: 9f25b7bd RouteDB: 2c1179f1

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 113a7baa9

Time (s): cpu = 00:01:15 ; elapsed = 00:00:58 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 252 ; free virtual = 16658
Post Restoration Checksum: NetGraph: 666b09a1 NumContArr: 5ea34a63 Constraints: a9500716 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16e5e5b1a

Time (s): cpu = 00:01:16 ; elapsed = 00:01:00 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 203 ; free virtual = 16628

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16e5e5b1a

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 132 ; free virtual = 16564

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16e5e5b1a

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 5215.594 ; gain = 0.000 ; free physical = 131 ; free virtual = 16564

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 26383bd67

Time (s): cpu = 00:01:19 ; elapsed = 00:01:12 . Memory (MB): peak = 5276.945 ; gain = 61.352 ; free physical = 216 ; free virtual = 16567

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1e5984fad

Time (s): cpu = 00:02:19 ; elapsed = 00:01:29 . Memory (MB): peak = 5276.945 ; gain = 61.352 ; free physical = 155 ; free virtual = 16563
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.487  | TNS=0.000  | WHS=-0.221 | THS=-4.269 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1e0319088

Time (s): cpu = 00:03:41 ; elapsed = 00:01:45 . Memory (MB): peak = 5276.945 ; gain = 61.352 ; free physical = 216 ; free virtual = 16517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.487  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1f7625700

Time (s): cpu = 00:03:41 ; elapsed = 00:01:46 . Memory (MB): peak = 5276.945 ; gain = 61.352 ; free physical = 205 ; free virtual = 16516
Phase 2 Router Initialization | Checksum: 1b942a5c6

Time (s): cpu = 00:03:41 ; elapsed = 00:01:46 . Memory (MB): peak = 5276.945 ; gain = 61.352 ; free physical = 205 ; free virtual = 16517

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 27758d382

Time (s): cpu = 00:04:14 ; elapsed = 00:01:58 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 224 ; free virtual = 16511

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|   16x16|      0.34|   16x16|      0.57|     8x8|      0.34|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      0.69|   32x32|      1.76|     2x2|      0.08|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.15|     4x4|      0.10|     8x8|      0.58|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.24|     8x8|      0.35|     8x8|      0.37|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X48Y38->INT_X55Y53 (CLEM_X48Y38->CLEL_R_X55Y53)
	INT_X48Y40->INT_X55Y47 (CLEM_X48Y40->CLEL_R_X55Y47)
	INT_X48Y39->INT_X55Y46 (CLEM_X48Y39->CLEL_R_X55Y46)
	INT_X48Y38->INT_X55Y45 (CLEM_X48Y38->CLEL_R_X55Y45)
	INT_X48Y37->INT_X55Y44 (CLEM_X48Y37->CLEL_R_X55Y44)
SOUTH
	INT_X48Y52->INT_X55Y75 (CLEM_X48Y52->CLEL_R_X55Y75)
	INT_X48Y64->INT_X55Y71 (CLEM_X48Y64->CLEL_R_X55Y71)
	INT_X48Y56->INT_X55Y63 (CLEM_X48Y56->CLEL_R_X55Y63)
	INT_X48Y63->INT_X55Y70 (CLEM_X48Y63->CLEL_R_X55Y70)
	INT_X48Y55->INT_X55Y62 (CLEM_X48Y55->CLEL_R_X55Y62)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X48Y30->INT_X55Y53 (CLEM_X48Y30->CLEL_R_X55Y53)
	INT_X48Y40->INT_X55Y47 (CLEM_X48Y40->CLEL_R_X55Y47)
	INT_X48Y32->INT_X55Y39 (CLEM_X48Y32->CLEL_R_X55Y39)
	INT_X48Y39->INT_X55Y46 (CLEM_X48Y39->CLEL_R_X55Y46)
	INT_X48Y31->INT_X55Y38 (CLEM_X48Y31->CLEL_R_X55Y38)
SOUTH
	INT_X40Y47->INT_X55Y78 (CMT_L_X40Y0->CLEL_R_X55Y78)
	INT_X48Y56->INT_X63Y71 (CLEM_X48Y56->CLEL_R_X63Y71)
	INT_X48Y55->INT_X63Y70 (CLEM_X48Y55->CLEL_R_X63Y70)
	INT_X48Y54->INT_X63Y69 (CLEM_X48Y54->CLEL_R_X63Y69)
	INT_X48Y53->INT_X63Y68 (CLEM_X48Y53->CLEL_R_X63Y68)

INFO: [Route 35-448] Estimated routing congestion is level 5 (32x32). Congestion levels of 5 and greater can reduce routability and impact timing closure.

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 17388
 Number of Nodes with overlaps = 1656
 Number of Nodes with overlaps = 247
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.399  | TNS=0.000  | WHS=-0.025 | THS=-0.052 |

Phase 4.1 Global Iteration 0 | Checksum: 19a379589

Time (s): cpu = 00:07:28 ; elapsed = 00:02:59 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 218 ; free virtual = 16512

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 18af1f041

Time (s): cpu = 00:07:28 ; elapsed = 00:02:59 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 218 ; free virtual = 16512
Phase 4 Rip-up And Reroute | Checksum: 18af1f041

Time (s): cpu = 00:07:28 ; elapsed = 00:03:00 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 218 ; free virtual = 16512

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 222923941

Time (s): cpu = 00:07:56 ; elapsed = 00:03:07 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 220 ; free virtual = 16514
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.399  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 27b770626

Time (s): cpu = 00:07:56 ; elapsed = 00:03:08 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 219 ; free virtual = 16513

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27b770626

Time (s): cpu = 00:07:56 ; elapsed = 00:03:08 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 219 ; free virtual = 16513
Phase 5 Delay and Skew Optimization | Checksum: 27b770626

Time (s): cpu = 00:07:57 ; elapsed = 00:03:08 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 219 ; free virtual = 16513

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 20c25c9a9

Time (s): cpu = 00:08:19 ; elapsed = 00:03:14 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 219 ; free virtual = 16514
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.399  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 259837c72

Time (s): cpu = 00:08:19 ; elapsed = 00:03:14 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 219 ; free virtual = 16514
Phase 6 Post Hold Fix | Checksum: 259837c72

Time (s): cpu = 00:08:19 ; elapsed = 00:03:14 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 219 ; free virtual = 16514

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.19683 %
  Global Horizontal Routing Utilization  = 4.84859 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 250004b72

Time (s): cpu = 00:08:20 ; elapsed = 00:03:15 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 216 ; free virtual = 16510

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 250004b72

Time (s): cpu = 00:08:21 ; elapsed = 00:03:15 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 215 ; free virtual = 16509

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 250004b72

Time (s): cpu = 00:08:24 ; elapsed = 00:03:19 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 211 ; free virtual = 16508

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.399  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 250004b72

Time (s): cpu = 00:08:25 ; elapsed = 00:03:20 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 213 ; free virtual = 16512
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:25 ; elapsed = 00:03:20 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 302 ; free virtual = 16602

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:37 ; elapsed = 00:03:26 . Memory (MB): peak = 5293.945 ; gain = 78.352 ; free physical = 294 ; free virtual = 16602
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5293.945 ; gain = 0.000 ; free physical = 282 ; free virtual = 16605
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5293.945 ; gain = 0.000 ; free physical = 178 ; free virtual = 16576
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 5293.945 ; gain = 0.000 ; free physical = 138 ; free virtual = 16569
INFO: [Common 17-1381] The checkpoint '/home/serlop/mem_ctrl/mem_ctrl.runs/impl_1/Root_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 5293.945 ; gain = 0.000 ; free physical = 252 ; free virtual = 16591
INFO: [runtcl-4] Executing : report_drc -file Root_drc_routed.rpt -pb Root_drc_routed.pb -rpx Root_drc_routed.rpx
Command: report_drc -file Root_drc_routed.rpt -pb Root_drc_routed.pb -rpx Root_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/serlop/mem_ctrl/mem_ctrl.runs/impl_1/Root_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 5381.988 ; gain = 88.043 ; free physical = 199 ; free virtual = 16572
INFO: [runtcl-4] Executing : report_methodology -file Root_methodology_drc_routed.rpt -pb Root_methodology_drc_routed.pb -rpx Root_methodology_drc_routed.rpx
Command: report_methodology -file Root_methodology_drc_routed.rpt -pb Root_methodology_drc_routed.pb -rpx Root_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/serlop/mem_ctrl/mem_ctrl.runs/impl_1/Root_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:53 ; elapsed = 00:00:33 . Memory (MB): peak = 5381.988 ; gain = 0.000 ; free physical = 132 ; free virtual = 16283
INFO: [runtcl-4] Executing : report_power -file Root_power_routed.rpt -pb Root_power_summary_routed.pb -rpx Root_power_routed.rpx
Command: report_power -file Root_power_routed.rpt -pb Root_power_summary_routed.pb -rpx Root_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
123 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 5503.160 ; gain = 121.172 ; free physical = 139 ; free virtual = 16228
INFO: [runtcl-4] Executing : report_route_status -file Root_route_status.rpt -pb Root_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Root_timing_summary_routed.rpt -pb Root_timing_summary_routed.pb -rpx Root_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 5503.160 ; gain = 0.000 ; free physical = 165 ; free virtual = 16179
INFO: [runtcl-4] Executing : report_incremental_reuse -file Root_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Root_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Root_bus_skew_routed.rpt -pb Root_bus_skew_routed.pb -rpx Root_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed May  1 10:45:53 2019...
#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  1 10:54:16 2019
# Process ID: 20759
# Current directory: /home/serlop/mem_ctrl/mem_ctrl.runs/impl_1
# Command line: vivado -log Root.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Root.tcl -notrace
# Log file: /home/serlop/mem_ctrl/mem_ctrl.runs/impl_1/Root.vdi
# Journal file: /home/serlop/mem_ctrl/mem_ctrl.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Root.tcl -notrace
Command: open_checkpoint Root_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1297.227 ; gain = 0.000 ; free physical = 2516 ; free virtual = 19214
INFO: [Netlist 29-17] Analyzing 10158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'phy/inst/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'phy/inst/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'phy/inst/u_mig_ddr4_phy/sys_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3451.953 ; gain = 56.961 ; free physical = 259 ; free virtual = 17142
Restored from archive | CPU: 4.940000 secs | Memory: 70.610374 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3451.953 ; gain = 56.961 ; free physical = 259 ; free virtual = 17142
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3513.461 ; gain = 0.000 ; free physical = 218 ; free virtual = 17121
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7457 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 7304 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT, OBUFT): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF, OBUF): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:01:14 ; elapsed = 00:02:07 . Memory (MB): peak = 3513.461 ; gain = 2216.234 ; free physical = 218 ; free virtual = 17121
Command: write_bitstream -force Root.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 125 net(s) have no routable loads. The problem bus(es) and/or net(s) are phy/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], phy/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], phy/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], phy/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], phy/inst/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], phy/inst/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], phy/inst/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1], phy/inst/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], phy/inst/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1], phy/inst/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1], phy/inst/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1], phy/inst/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1], phy/inst/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg[1], phy/inst/u_phy2clb_fixdly_rdy_low/SYNC[2].sync_reg[1], phy/inst/u_phy2clb_phy_rdy_low/SYNC[2].sync_reg[1]... and (the first 15 of 123 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/serlop/mem_ctrl/mem_ctrl.srcs/sources_1/ip/ddr4_phy_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Root.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/serlop/mem_ctrl/mem_ctrl.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed May  1 10:57:28 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:20 ; elapsed = 00:00:46 . Memory (MB): peak = 3978.988 ; gain = 457.523 ; free physical = 405 ; free virtual = 17006
INFO: [Common 17-206] Exiting Vivado at Wed May  1 10:57:29 2019...
