theory Sparc_Init_State
imports Main Sparc_State Sparc_Types Sparc_Execution
begin

definition emp_cpu_reg :: "cpu_context" where
"emp_cpu_reg r \<equiv> 0"

definition emp_user_reg :: "word5 \<Rightarrow> window_context" where
"emp_user_reg ws w5 \<equiv> 0"

definition emp_sys_reg :: "sys_context" where
"emp_sys_reg r \<equiv> 0"

definition emp_mem :: "mem_context" where
"emp_mem asi add \<equiv> None"

definition init_mmu:: "MMU_state" where
"init_mmu \<equiv> mmu_setup"

definition emp_cpu_cache :: "cpu_cache" where
"emp_cpu_cache \<equiv> \<lparr>dcache = empty_cache,icache = empty_cache\<rparr>"

definition emp_dw_pool :: "delayed_write_pool" where
"emp_dw_pool \<equiv> []"

definition emp_bbyte :: "virtua_address \<Rightarrow> bool" where
"emp_bbyte add \<equiv> False"

definition emp_bword :: "virtua_address \<Rightarrow> bool" where
"emp_bword add \<equiv> False"

definition init_svar :: "sparc_state_var" where
"init_svar \<equiv> \<lparr>annul=False,resett=False,exe=True,
reset=False,err=False,ticc=(0b0000000::word7),
itrpt_lvl=(0b000::word3),st_bar=False,
atm_ldst_byte=emp_bbyte, atm_ldst_word=emp_bword\<rparr>"

definition emp_trap :: "Trap set" where
"emp_trap \<equiv> {}"

definition emp_state :: "leon3_state" where
"emp_state \<equiv> \<lparr>cpu_reg=emp_cpu_reg, user_reg=emp_user_reg, sys_reg=emp_sys_reg,
mem=emp_mem, mmu=init_mmu, cache=emp_cpu_cache, dwrite=emp_dw_pool,
state_var=init_svar,
traps=emp_trap, undef=False\<rparr>"

definition init_state0 :: "leon3_state" where
"init_state0 \<equiv>
  let s1 = cpu_reg_mod (0b11110011000000000000000011100000) PSR emp_state in
  cpu_reg_mod (0b00000000000000000000000000000010) TBR s1"

definition init_state1 :: "leon3_state" where
"init_state1 \<equiv>
  let s1 = cpu_reg_mod (0b01000000000000000000000000000000) PC init_state0;
      s2 = cpu_reg_mod (0b01000000000000000000000000000100) nPC s1
  in
  user_reg_mod (0x4ffffff0) 0 (14) s2
"

definition init_state2 :: "leon3_state" where
"init_state2 \<equiv>
  let s1 = mem_mod_w32 8 (0b01000000000000000000000000000000) (0b1111)
           (0b11000110000000000100000101000010) init_state1;
      s2 = mem_mod_w32 8 (0b01000000000000000000000000000100) (0b1111)
           (0b11001000000000010100000101000110) s1;
      s3 = mem_mod_w32 8 (0b01000000000000000000000000001000) (0b1111)
           (0b10010000000000001100000000000100) s2;
      s4 = mem_mod_w32 8 (0b01000000000000000000000000001100) (0b1111)
           (0b11010000001000000100000101000010) s3;
      s5 = mem_mod_w32 8 (0b01000000000000000000000000010000) (0b1111)
           (0b11010010000000000100000101000010) s4
  in
  s5
"

definition init_state3:: "leon3_state" where
"init_state3 \<equiv>
  let curr_win = ucast (get_CWP (cpu_reg_val PSR init_state2));
      s1 = user_reg_mod (0b01000000000000000000000000000000)
           curr_win (0b00001) init_state2;
      s2 = user_reg_mod (0b00000000000000000001000000000000)
           curr_win (0b00010) s1;
      s3 = user_reg_mod (0b01000000000000000000000000000000)
           curr_win (0b00101) s2;
      s4 = user_reg_mod (0b00000000000000000001000000000100)
           curr_win (0b00110) s3;
      s5 = mem_mod_w32 10 (0b01000000000000000001000000000000) (0b1111)
           (0b00000000000000000000000000000010) s4;
      s6 = mem_mod_w32 10 (0b01000000000000000001000000000100) (0b1111)
           (0b00000000000000000000000000000100) s5
  in
  s6
"

end
