[INF:CM0023] Creating log file ../../build/regression/JKFlipflop/slpp_all/surelog.log.

[WRN:CM0010] Command line argument "-ast" ignored.

[WRN:PA0205] dut.sv:1:1: No timescale set for "JKFlipflop".

[WRN:PA0205] dut.sv:9:1: No timescale set for "D_Flipflop".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:9:1: Compile module "work@D_Flipflop".

[INF:CP0303] dut.sv:1:1: Compile module "work@JKFlipflop".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] dut.sv:1:33: Implicit port type (wire) for "q".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@JKFlipflop".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/JKFlipflop/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/JKFlipflop/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/JKFlipflop/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@JKFlipflop), id:130
|vpiElaborated:1
|vpiName:work@JKFlipflop
|uhdmallPackages:
\_package: builtin (builtin::), id:131, file:, parent:work@JKFlipflop, parID:130
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiParent:
  \_design: (work@JKFlipflop), id:130
|uhdmtopPackages:
\_package: builtin (builtin::), id:89, file:, parent:work@JKFlipflop, parID:130
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class), id:94, file:, parent:builtin::, parID:89
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
    |vpiParent:
    \_package: builtin (builtin::), id:89, file:, parent:work@JKFlipflop, parID:130
  |vpiClassDefn:
  \_class_defn: (builtin::array), id:90, file:, parent:builtin::, parID:89
    |vpiName:array
    |vpiFullName:builtin::array
    |vpiParent:
    \_package: builtin (builtin::), id:89, file:, parent:work@JKFlipflop, parID:130
  |vpiClassDefn:
  \_class_defn: (builtin::queue), id:91, file:, parent:builtin::, parID:89
    |vpiName:queue
    |vpiFullName:builtin::queue
    |vpiParent:
    \_package: builtin (builtin::), id:89, file:, parent:work@JKFlipflop, parID:130
  |vpiClassDefn:
  \_class_defn: (builtin::string), id:92, file:, parent:builtin::, parID:89
    |vpiName:string
    |vpiFullName:builtin::string
    |vpiParent:
    \_package: builtin (builtin::), id:89, file:, parent:work@JKFlipflop, parID:130
  |vpiClassDefn:
  \_class_defn: (builtin::system), id:93, file:, parent:builtin::, parID:89
    |vpiName:system
    |vpiFullName:builtin::system
    |vpiParent:
    \_package: builtin (builtin::), id:89, file:, parent:work@JKFlipflop, parID:130
  |vpiParent:
  \_design: (work@JKFlipflop), id:130
|uhdmallClasses:
\_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiName:work@mailbox
  |vpiParent:
  \_design: (work@JKFlipflop), id:130
  |vpiMethod:
  \_function: (work@mailbox::new), id:164, parent:work@mailbox, parID:24
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: , id:28
      |vpiTypespec:
      \_class_typespec: , id:29
        |vpiClassDefn:
        \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiIODecl:
    \_io_decl: (bound), id:165, parent:work@mailbox::new, parID:164
      |vpiParent:
      \_function: (work@mailbox::new), id:164, parent:work@mailbox, parID:24
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , id:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , id:31
        |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_function: (work@mailbox::num), id:166, parent:work@mailbox, parID:24
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: , id:35
      |vpiTypespec:
      \_int_typespec: , id:34
        |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_task: (work@mailbox::put), id:167, parent:work@mailbox, parID:24
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiIODecl:
    \_io_decl: (message), id:168, parent:work@mailbox::put, parID:167
      |vpiParent:
      \_task: (work@mailbox::put), id:167, parent:work@mailbox, parID:24
      |vpiDirection:1
      |vpiName:message
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_function: (work@mailbox::try_put), id:169, parent:work@mailbox, parID:24
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: , id:39
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiIODecl:
    \_io_decl: (message), id:170, parent:work@mailbox::try_put, parID:169
      |vpiParent:
      \_function: (work@mailbox::try_put), id:169, parent:work@mailbox, parID:24
      |vpiDirection:1
      |vpiName:message
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_task: (work@mailbox::get), id:171, parent:work@mailbox, parID:24
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiIODecl:
    \_io_decl: (message), id:172, parent:work@mailbox::get, parID:171
      |vpiParent:
      \_task: (work@mailbox::get), id:171, parent:work@mailbox, parID:24
      |vpiDirection:6
      |vpiName:message
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_function: (work@mailbox::try_get), id:173, parent:work@mailbox, parID:24
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: , id:45
      |vpiTypespec:
      \_int_typespec: , id:44
        |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiIODecl:
    \_io_decl: (message), id:174, parent:work@mailbox::try_get, parID:173
      |vpiParent:
      \_function: (work@mailbox::try_get), id:173, parent:work@mailbox, parID:24
      |vpiDirection:6
      |vpiName:message
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_task: (work@mailbox::peek), id:175, parent:work@mailbox, parID:24
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiIODecl:
    \_io_decl: (message), id:176, parent:work@mailbox::peek, parID:175
      |vpiParent:
      \_task: (work@mailbox::peek), id:175, parent:work@mailbox, parID:24
      |vpiDirection:6
      |vpiName:message
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_function: (work@mailbox::try_peek), id:177, parent:work@mailbox, parID:24
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: , id:51
      |vpiTypespec:
      \_int_typespec: , id:50
        |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiIODecl:
    \_io_decl: (message), id:178, parent:work@mailbox::try_peek, parID:177
      |vpiParent:
      \_function: (work@mailbox::try_peek), id:177, parent:work@mailbox, parID:24
      |vpiDirection:6
      |vpiName:message
    |vpiParent:
    \_class_defn: (work@mailbox), id:24, file:builtin.sv, parent:work@JKFlipflop, parID:130
|uhdmallClasses:
\_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), id:185, parent:work@process, parID:25
    |vpiName:state
    |vpiParent:
    \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiEnumConst:
    \_enum_const: (FINISHED), id:186, parent:state, parID:185
      |vpiParent:
      \_enum_typespec: (state), id:185, parent:work@process, parID:25
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), id:187, parent:state, parID:185
      |vpiParent:
      \_enum_typespec: (state), id:185, parent:work@process, parID:25
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), id:188, parent:state, parID:185
      |vpiParent:
      \_enum_typespec: (state), id:185, parent:work@process, parID:25
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), id:189, parent:state, parID:185
      |vpiParent:
      \_enum_typespec: (state), id:185, parent:work@process, parID:25
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), id:190, parent:state, parID:185
      |vpiParent:
      \_enum_typespec: (state), id:185, parent:work@process, parID:25
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiParent:
  \_design: (work@JKFlipflop), id:130
  |vpiMethod:
  \_function: (work@process::self), id:179, parent:work@process, parID:25
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: , id:61
      |vpiTypespec:
      \_class_typespec: , id:62
        |vpiClassDefn:
        \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiParent:
    \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiParent:
    \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_function: (work@process::status), id:180, parent:work@process, parID:25
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: , id:64
      |vpiTypespec:
      \_enum_typespec: (state), id:53, parent:work@process, parID:25
        |vpiName:state
        |vpiParent:
        \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
        |vpiEnumConst:
        \_enum_const: (FINISHED), id:54
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), id:55
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), id:56
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), id:57
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), id:58
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
    |vpiParent:
    \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiParent:
    \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_task: (work@process::kill), id:181, parent:work@process, parID:25
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiParent:
    \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_task: (work@process::await), id:182, parent:work@process, parID:25
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiParent:
    \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_task: (work@process::suspend), id:183, parent:work@process, parID:25
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiParent:
    \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_task: (work@process::resume), id:184, parent:work@process, parID:25
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiParent:
    \_class_defn: (work@process), id:25, file:builtin.sv, parent:work@JKFlipflop, parID:130
|uhdmallClasses:
\_class_defn: (work@semaphore), id:26, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiName:work@semaphore
  |vpiParent:
  \_design: (work@JKFlipflop), id:130
  |vpiMethod:
  \_function: (work@semaphore::new), id:191, parent:work@semaphore, parID:26
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: , id:70
      |vpiTypespec:
      \_class_typespec: , id:71
        |vpiClassDefn:
        \_class_defn: (work@semaphore), id:26, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiParent:
    \_class_defn: (work@semaphore), id:26, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiIODecl:
    \_io_decl: (keyCount), id:192, parent:work@semaphore::new, parID:191
      |vpiParent:
      \_function: (work@semaphore::new), id:191, parent:work@semaphore, parID:26
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , id:74
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , id:73
        |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), id:26, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_task: (work@semaphore::put), id:193, parent:work@semaphore, parID:26
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), id:26, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiIODecl:
    \_io_decl: (keyCount), id:194, parent:work@semaphore::put, parID:193
      |vpiParent:
      \_task: (work@semaphore::put), id:193, parent:work@semaphore, parID:26
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , id:78
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , id:77
        |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), id:26, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_task: (work@semaphore::get), id:195, parent:work@semaphore, parID:26
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), id:26, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiIODecl:
    \_io_decl: (keyCount), id:196, parent:work@semaphore::get, parID:195
      |vpiParent:
      \_task: (work@semaphore::get), id:195, parent:work@semaphore, parID:26
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , id:82
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , id:81
        |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), id:26, file:builtin.sv, parent:work@JKFlipflop, parID:130
  |vpiMethod:
  \_function: (work@semaphore::try_get), id:197, parent:work@semaphore, parID:26
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: , id:85
      |vpiTypespec:
      \_int_typespec: , id:84
        |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), id:26, file:builtin.sv, parent:work@JKFlipflop, parID:130
    |vpiIODecl:
    \_io_decl: (keyCount), id:198, parent:work@semaphore::try_get, parID:197
      |vpiParent:
      \_function: (work@semaphore::try_get), id:197, parent:work@semaphore, parID:26
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , id:88
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: , id:87
        |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), id:26, file:builtin.sv, parent:work@JKFlipflop, parID:130
|uhdmallModules:
\_module: work@D_Flipflop (work@D_Flipflop), id:132 dut.sv:9:1: , endln:19:10, parent:work@JKFlipflop, parID:130
  |vpiFullName:work@D_Flipflop
  |vpiDefName:work@D_Flipflop
  |vpiNet:
  \_logic_net: (work@D_Flipflop.Din), id:137, line:9:19, endln:9:22, parent:work@D_Flipflop, parID:132
    |vpiName:Din
    |vpiFullName:work@D_Flipflop.Din
    |vpiParent:
    \_module: work@D_Flipflop (work@D_Flipflop), id:132 dut.sv:9:1: , endln:19:10, parent:work@JKFlipflop, parID:130
  |vpiNet:
  \_logic_net: (work@D_Flipflop.clk), id:139, line:9:23, endln:9:26, parent:work@D_Flipflop, parID:132
    |vpiName:clk
    |vpiFullName:work@D_Flipflop.clk
    |vpiParent:
    \_module: work@D_Flipflop (work@D_Flipflop), id:132 dut.sv:9:1: , endln:19:10, parent:work@JKFlipflop, parID:130
  |vpiNet:
  \_logic_net: (work@D_Flipflop.reset), id:141, line:9:27, endln:9:32, parent:work@D_Flipflop, parID:132
    |vpiName:reset
    |vpiFullName:work@D_Flipflop.reset
    |vpiParent:
    \_module: work@D_Flipflop (work@D_Flipflop), id:132 dut.sv:9:1: , endln:19:10, parent:work@JKFlipflop, parID:130
  |vpiNet:
  \_logic_net: (work@D_Flipflop.q), id:143, line:9:33, endln:9:34, parent:work@D_Flipflop, parID:132
    |vpiName:q
    |vpiFullName:work@D_Flipflop.q
    |vpiNetType:48
    |vpiParent:
    \_module: work@D_Flipflop (work@D_Flipflop), id:132 dut.sv:9:1: , endln:19:10, parent:work@JKFlipflop, parID:130
  |vpiParent:
  \_design: (work@JKFlipflop), id:130
  |vpiPort:
  \_port: (Din), id:133, line:9:19, endln:9:22, parent:work@D_Flipflop, parID:132
    |vpiName:Din
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:138
      |vpiActual:
      \_logic_net: (work@D_Flipflop.Din), id:137, line:9:19, endln:9:22, parent:work@D_Flipflop, parID:132
    |vpiParent:
    \_module: work@D_Flipflop (work@D_Flipflop), id:132 dut.sv:9:1: , endln:19:10, parent:work@JKFlipflop, parID:130
  |vpiPort:
  \_port: (clk), id:134, line:9:23, endln:9:26, parent:work@D_Flipflop, parID:132
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:140
      |vpiActual:
      \_logic_net: (work@D_Flipflop.clk), id:139, line:9:23, endln:9:26, parent:work@D_Flipflop, parID:132
    |vpiParent:
    \_module: work@D_Flipflop (work@D_Flipflop), id:132 dut.sv:9:1: , endln:19:10, parent:work@JKFlipflop, parID:130
  |vpiPort:
  \_port: (reset), id:135, line:9:27, endln:9:32, parent:work@D_Flipflop, parID:132
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:142
      |vpiActual:
      \_logic_net: (work@D_Flipflop.reset), id:141, line:9:27, endln:9:32, parent:work@D_Flipflop, parID:132
    |vpiParent:
    \_module: work@D_Flipflop (work@D_Flipflop), id:132 dut.sv:9:1: , endln:19:10, parent:work@JKFlipflop, parID:130
  |vpiPort:
  \_port: (q), id:136, line:9:33, endln:9:34, parent:work@D_Flipflop, parID:132
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:144
      |vpiActual:
      \_logic_net: (work@D_Flipflop.q), id:143, line:9:33, endln:9:34, parent:work@D_Flipflop, parID:132
    |vpiParent:
    \_module: work@D_Flipflop (work@D_Flipflop), id:132 dut.sv:9:1: , endln:19:10, parent:work@JKFlipflop, parID:130
  |vpiProcess:
  \_always: , id:0, line:12:5, endln:18:8, parent:work@D_Flipflop, parID:132
    |vpiStmt:
    \_event_control: , id:1, line:12:11, endln:12:25, parID:0
      |vpiParent:
      \_always: , id:0, line:12:5, endln:18:8, parent:work@D_Flipflop, parID:132
      |vpiCondition:
      \_operation: , id:2, line:12:13, endln:12:24, parID:1
        |vpiParent:
        \_event_control: , id:1, line:12:11, endln:12:25, parID:0
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@D_Flipflop.clk), id:3, line:12:21, endln:12:24, parID:2
          |vpiParent:
          \_operation: , id:2, line:12:13, endln:12:24, parID:1
          |vpiName:clk
          |vpiFullName:work@D_Flipflop.clk
          |vpiActual:
          \_logic_net: (work@JKFlipflop.dff.clk), id:118, line:9:23, endln:9:26, parent:work@JKFlipflop.dff, parID:163
            |vpiName:clk
            |vpiFullName:work@JKFlipflop.dff.clk
            |vpiParent:
            \_module: work@D_Flipflop (work@JKFlipflop.dff), id:163 dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop, parID:162
      |vpiStmt:
      \_begin: (work@D_Flipflop), id:4, line:13:5, endln:18:8, parID:1
        |vpiFullName:work@D_Flipflop
        |vpiParent:
        \_event_control: , id:1, line:12:11, endln:12:25, parID:0
        |vpiStmt:
        \_if_else: , id:6, line:14:5, endln:17:11, parent:work@D_Flipflop, parID:4
          |vpiParent:
          \_begin: (work@D_Flipflop), id:4, line:13:5, endln:18:8, parID:1
          |vpiCondition:
          \_ref_obj: (work@D_Flipflop.reset), id:5, line:14:8, endln:14:13, parID:6
            |vpiParent:
            \_if_else: , id:6, line:14:5, endln:17:11, parent:work@D_Flipflop, parID:4
            |vpiName:reset
            |vpiFullName:work@D_Flipflop.reset
            |vpiActual:
            \_logic_net: (work@JKFlipflop.dff.reset), id:119, line:9:27, endln:9:32, parent:work@JKFlipflop.dff, parID:163
              |vpiName:reset
              |vpiFullName:work@JKFlipflop.dff.reset
              |vpiParent:
              \_module: work@D_Flipflop (work@JKFlipflop.dff), id:163 dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop, parID:162
          |vpiStmt:
          \_assignment: , id:9, line:15:5, endln:15:11, parID:6
            |vpiParent:
            \_if_else: , id:6, line:14:5, endln:17:11, parent:work@D_Flipflop, parID:4
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , id:8, line:15:7, endln:15:11, parID:9
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiParent:
              \_assignment: , id:9, line:15:5, endln:15:11, parID:6
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@D_Flipflop.q), id:7, line:15:5, endln:15:6, parID:6
              |vpiParent:
              \_if_else: , id:6, line:14:5, endln:17:11, parent:work@D_Flipflop, parID:4
              |vpiName:q
              |vpiFullName:work@D_Flipflop.q
              |vpiActual:
              \_logic_net: (work@JKFlipflop.dff.q), id:121, line:9:33, endln:9:34, parent:work@JKFlipflop.dff, parID:163
                |vpiTypespec:
                \_logic_typespec: , id:120, line:11:12, endln:11:15
                |vpiName:q
                |vpiFullName:work@JKFlipflop.dff.q
                |vpiNetType:48
                |vpiParent:
                \_module: work@D_Flipflop (work@JKFlipflop.dff), id:163 dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop, parID:162
          |vpiElseStmt:
          \_assignment: , id:12, line:17:5, endln:17:10, parID:6
            |vpiParent:
            \_if_else: , id:6, line:14:5, endln:17:11, parent:work@D_Flipflop, parID:4
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@D_Flipflop.Din), id:11, line:17:7, endln:17:10, parID:6
              |vpiParent:
              \_if_else: , id:6, line:14:5, endln:17:11, parent:work@D_Flipflop, parID:4
              |vpiName:Din
              |vpiFullName:work@D_Flipflop.Din
              |vpiActual:
              \_logic_net: (work@JKFlipflop.dff.Din), id:117, line:9:19, endln:9:22, parent:work@JKFlipflop.dff, parID:163
                |vpiName:Din
                |vpiFullName:work@JKFlipflop.dff.Din
                |vpiParent:
                \_module: work@D_Flipflop (work@JKFlipflop.dff), id:163 dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop, parID:162
            |vpiLhs:
            \_ref_obj: (work@D_Flipflop.q), id:10, line:17:5, endln:17:6, parID:6
              |vpiParent:
              \_if_else: , id:6, line:14:5, endln:17:11, parent:work@D_Flipflop, parID:4
              |vpiName:q
              |vpiFullName:work@D_Flipflop.q
              |vpiActual:
              \_logic_net: (work@JKFlipflop.dff.q), id:121, line:9:33, endln:9:34, parent:work@JKFlipflop.dff, parID:163
    |vpiParent:
    \_module: work@D_Flipflop (work@D_Flipflop), id:132 dut.sv:9:1: , endln:19:10, parent:work@JKFlipflop, parID:130
    |vpiAlwaysType:1
|uhdmallModules:
\_module: work@JKFlipflop (work@JKFlipflop), id:145 dut.sv:1:1: , endln:7:10, parent:work@JKFlipflop, parID:130
  |vpiFullName:work@JKFlipflop
  |vpiDefName:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.w), id:151, line:4:8, endln:4:9, parent:work@JKFlipflop, parID:145
    |vpiName:w
    |vpiFullName:work@JKFlipflop.w
    |vpiNetType:1
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:145 dut.sv:1:1: , endln:7:10, parent:work@JKFlipflop, parID:130
  |vpiNet:
  \_logic_net: (work@JKFlipflop.J), id:152, line:1:19, endln:1:20, parent:work@JKFlipflop, parID:145
    |vpiName:J
    |vpiFullName:work@JKFlipflop.J
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:145 dut.sv:1:1: , endln:7:10, parent:work@JKFlipflop, parID:130
  |vpiNet:
  \_logic_net: (work@JKFlipflop.K), id:154, line:1:21, endln:1:22, parent:work@JKFlipflop, parID:145
    |vpiName:K
    |vpiFullName:work@JKFlipflop.K
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:145 dut.sv:1:1: , endln:7:10, parent:work@JKFlipflop, parID:130
  |vpiNet:
  \_logic_net: (work@JKFlipflop.clk), id:156, line:1:23, endln:1:26, parent:work@JKFlipflop, parID:145
    |vpiName:clk
    |vpiFullName:work@JKFlipflop.clk
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:145 dut.sv:1:1: , endln:7:10, parent:work@JKFlipflop, parID:130
  |vpiNet:
  \_logic_net: (work@JKFlipflop.reset), id:158, line:1:27, endln:1:32, parent:work@JKFlipflop, parID:145
    |vpiName:reset
    |vpiFullName:work@JKFlipflop.reset
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:145 dut.sv:1:1: , endln:7:10, parent:work@JKFlipflop, parID:130
  |vpiNet:
  \_logic_net: (work@JKFlipflop.q), id:160, line:1:33, endln:1:34, parent:work@JKFlipflop, parID:145
    |vpiName:q
    |vpiFullName:work@JKFlipflop.q
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:145 dut.sv:1:1: , endln:7:10, parent:work@JKFlipflop, parID:130
  |vpiParent:
  \_design: (work@JKFlipflop), id:130
  |vpiPort:
  \_port: (J), id:146, line:1:19, endln:1:20, parent:work@JKFlipflop, parID:145
    |vpiName:J
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:153
      |vpiActual:
      \_logic_net: (work@JKFlipflop.J), id:152, line:1:19, endln:1:20, parent:work@JKFlipflop, parID:145
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:145 dut.sv:1:1: , endln:7:10, parent:work@JKFlipflop, parID:130
  |vpiPort:
  \_port: (K), id:147, line:1:21, endln:1:22, parent:work@JKFlipflop, parID:145
    |vpiName:K
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:155
      |vpiActual:
      \_logic_net: (work@JKFlipflop.K), id:154, line:1:21, endln:1:22, parent:work@JKFlipflop, parID:145
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:145 dut.sv:1:1: , endln:7:10, parent:work@JKFlipflop, parID:130
  |vpiPort:
  \_port: (clk), id:148, line:1:23, endln:1:26, parent:work@JKFlipflop, parID:145
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:157
      |vpiActual:
      \_logic_net: (work@JKFlipflop.clk), id:156, line:1:23, endln:1:26, parent:work@JKFlipflop, parID:145
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:145 dut.sv:1:1: , endln:7:10, parent:work@JKFlipflop, parID:130
  |vpiPort:
  \_port: (reset), id:149, line:1:27, endln:1:32, parent:work@JKFlipflop, parID:145
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:159
      |vpiActual:
      \_logic_net: (work@JKFlipflop.reset), id:158, line:1:27, endln:1:32, parent:work@JKFlipflop, parID:145
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:145 dut.sv:1:1: , endln:7:10, parent:work@JKFlipflop, parID:130
  |vpiPort:
  \_port: (q), id:150, line:1:33, endln:1:34, parent:work@JKFlipflop, parID:145
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:161
      |vpiActual:
      \_logic_net: (work@JKFlipflop.q), id:160, line:1:33, endln:1:34, parent:work@JKFlipflop, parID:145
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:145 dut.sv:1:1: , endln:7:10, parent:work@JKFlipflop, parID:130
  |vpiContAssign:
  \_cont_assign: , id:23, line:5:10, endln:5:25, parent:work@JKFlipflop, parID:145
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:145 dut.sv:1:1: , endln:7:10, parent:work@JKFlipflop, parID:130
    |vpiRhs:
    \_operation: , id:18, line:5:12, endln:5:25, parID:23
      |vpiParent:
      \_cont_assign: , id:23, line:5:10, endln:5:25, parent:work@JKFlipflop, parID:145
      |vpiOpType:29
      |vpiOperand:
      \_operation: , id:15, line:5:13, endln:5:17, parID:18
        |vpiParent:
        \_operation: , id:18, line:5:12, endln:5:25, parID:23
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.J), id:14, line:5:13, endln:5:14, parID:15
          |vpiParent:
          \_operation: , id:15, line:5:13, endln:5:17, parID:18
          |vpiName:J
          |vpiFullName:work@JKFlipflop.J
          |vpiActual:
          \_logic_net: (work@JKFlipflop.J), id:102, line:1:19, endln:1:20, parent:work@JKFlipflop, parID:162
            |vpiName:J
            |vpiFullName:work@JKFlipflop.J
            |vpiParent:
            \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
        |vpiOperand:
        \_operation: , id:16, line:5:15, endln:5:17, parID:15
          |vpiParent:
          \_operation: , id:15, line:5:13, endln:5:17, parID:18
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.q), id:17, line:5:16, endln:5:17, parID:16
            |vpiParent:
            \_operation: , id:16, line:5:15, endln:5:17, parID:15
            |vpiName:q
            |vpiFullName:work@JKFlipflop.q
            |vpiActual:
            \_logic_net: (work@JKFlipflop.q), id:106, line:1:33, endln:1:34, parent:work@JKFlipflop, parID:162
              |vpiName:q
              |vpiFullName:work@JKFlipflop.q
              |vpiParent:
              \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
      |vpiOperand:
      \_operation: , id:21, line:5:20, endln:5:24, parID:18
        |vpiParent:
        \_operation: , id:18, line:5:12, endln:5:25, parID:23
        |vpiOpType:28
        |vpiOperand:
        \_operation: , id:19, line:5:20, endln:5:22, parID:18
          |vpiParent:
          \_operation: , id:18, line:5:12, endln:5:25, parID:23
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.K), id:20, line:5:21, endln:5:22, parID:19
            |vpiParent:
            \_operation: , id:19, line:5:20, endln:5:22, parID:18
            |vpiName:K
            |vpiFullName:work@JKFlipflop.K
            |vpiActual:
            \_logic_net: (work@JKFlipflop.K), id:103, line:1:21, endln:1:22, parent:work@JKFlipflop, parID:162
              |vpiName:K
              |vpiFullName:work@JKFlipflop.K
              |vpiParent:
              \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.q), id:22, line:5:23, endln:5:24, parID:21
          |vpiParent:
          \_operation: , id:21, line:5:20, endln:5:24, parID:18
          |vpiName:q
          |vpiFullName:work@JKFlipflop.q
          |vpiActual:
          \_logic_net: (work@JKFlipflop.q), id:106, line:1:33, endln:1:34, parent:work@JKFlipflop, parID:162
    |vpiLhs:
    \_ref_obj: (work@JKFlipflop.w), id:13, line:5:10, endln:5:11, parID:23
      |vpiParent:
      \_cont_assign: , id:23, line:5:10, endln:5:25, parent:work@JKFlipflop, parID:145
      |vpiName:w
      |vpiFullName:work@JKFlipflop.w
      |vpiActual:
      \_logic_net: (work@JKFlipflop.w), id:101, line:4:8, endln:4:9, parent:work@JKFlipflop, parID:162
        |vpiTypespec:
        \_logic_typespec: , id:100, line:4:3, endln:4:7
        |vpiName:w
        |vpiFullName:work@JKFlipflop.w
        |vpiNetType:1
        |vpiParent:
        \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
|uhdmtopModules:
\_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
  |vpiName:work@JKFlipflop
  |vpiDefName:work@JKFlipflop
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@JKFlipflop.w), id:101, line:4:8, endln:4:9, parent:work@JKFlipflop, parID:162
  |vpiNet:
  \_logic_net: (work@JKFlipflop.J), id:102, line:1:19, endln:1:20, parent:work@JKFlipflop, parID:162
  |vpiNet:
  \_logic_net: (work@JKFlipflop.K), id:103, line:1:21, endln:1:22, parent:work@JKFlipflop, parID:162
  |vpiNet:
  \_logic_net: (work@JKFlipflop.clk), id:104, line:1:23, endln:1:26, parent:work@JKFlipflop, parID:162
    |vpiName:clk
    |vpiFullName:work@JKFlipflop.clk
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
  |vpiNet:
  \_logic_net: (work@JKFlipflop.reset), id:105, line:1:27, endln:1:32, parent:work@JKFlipflop, parID:162
    |vpiName:reset
    |vpiFullName:work@JKFlipflop.reset
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
  |vpiNet:
  \_logic_net: (work@JKFlipflop.q), id:106, line:1:33, endln:1:34, parent:work@JKFlipflop, parID:162
  |vpiTopModule:1
  |vpiPort:
  \_port: (J), id:199, line:1:19, endln:1:20, parent:work@JKFlipflop, parID:162
    |vpiName:J
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.J), id:200, line:1:19, endln:1:20, parent:J, parID:199
      |vpiParent:
      \_port: (J), id:199, line:1:19, endln:1:20, parent:work@JKFlipflop, parID:162
      |vpiName:J
      |vpiFullName:work@JKFlipflop.J
      |vpiActual:
      \_logic_net: (work@JKFlipflop.J), id:102, line:1:19, endln:1:20, parent:work@JKFlipflop, parID:162
    |vpiInstance:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
  |vpiPort:
  \_port: (K), id:201, line:1:21, endln:1:22, parent:work@JKFlipflop, parID:162
    |vpiName:K
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.K), id:202, line:1:21, endln:1:22, parent:K, parID:201
      |vpiParent:
      \_port: (K), id:201, line:1:21, endln:1:22, parent:work@JKFlipflop, parID:162
      |vpiName:K
      |vpiFullName:work@JKFlipflop.K
      |vpiActual:
      \_logic_net: (work@JKFlipflop.K), id:103, line:1:21, endln:1:22, parent:work@JKFlipflop, parID:162
    |vpiInstance:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
  |vpiPort:
  \_port: (clk), id:203, line:1:23, endln:1:26, parent:work@JKFlipflop, parID:162
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.clk), id:204, line:1:23, endln:1:26, parent:clk, parID:203
      |vpiParent:
      \_port: (clk), id:203, line:1:23, endln:1:26, parent:work@JKFlipflop, parID:162
      |vpiName:clk
      |vpiFullName:work@JKFlipflop.clk
      |vpiActual:
      \_logic_net: (work@JKFlipflop.clk), id:104, line:1:23, endln:1:26, parent:work@JKFlipflop, parID:162
    |vpiInstance:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
  |vpiPort:
  \_port: (reset), id:205, line:1:27, endln:1:32, parent:work@JKFlipflop, parID:162
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.reset), id:206, line:1:27, endln:1:32, parent:reset, parID:205
      |vpiParent:
      \_port: (reset), id:205, line:1:27, endln:1:32, parent:work@JKFlipflop, parID:162
      |vpiName:reset
      |vpiFullName:work@JKFlipflop.reset
      |vpiActual:
      \_logic_net: (work@JKFlipflop.reset), id:105, line:1:27, endln:1:32, parent:work@JKFlipflop, parID:162
    |vpiInstance:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
  |vpiPort:
  \_port: (q), id:207, line:1:33, endln:1:34, parent:work@JKFlipflop, parID:162
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.q), id:208, line:1:33, endln:1:34, parent:q, parID:207
      |vpiParent:
      \_port: (q), id:207, line:1:33, endln:1:34, parent:work@JKFlipflop, parID:162
      |vpiName:q
      |vpiFullName:work@JKFlipflop.q
      |vpiActual:
      \_logic_net: (work@JKFlipflop.q), id:106, line:1:33, endln:1:34, parent:work@JKFlipflop, parID:162
    |vpiInstance:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
  |vpiContAssign:
  \_cont_assign: , id:209, line:5:10, endln:5:25, parent:work@JKFlipflop, parID:162
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
    |vpiRhs:
    \_operation: , id:211, line:5:12, endln:5:25, parID:209
      |vpiParent:
      \_cont_assign: , id:209, line:5:10, endln:5:25, parent:work@JKFlipflop, parID:162
      |vpiOpType:29
      |vpiOperand:
      \_operation: , id:212, line:5:13, endln:5:17, parID:211
        |vpiParent:
        \_operation: , id:211, line:5:12, endln:5:25, parID:209
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.J), id:213, line:5:13, endln:5:14, parID:212
          |vpiParent:
          \_operation: , id:212, line:5:13, endln:5:17, parID:211
          |vpiName:J
          |vpiFullName:work@JKFlipflop.J
          |vpiActual:
          \_logic_net: (work@JKFlipflop.J), id:102, line:1:19, endln:1:20, parent:work@JKFlipflop, parID:162
        |vpiOperand:
        \_operation: , id:214, line:5:15, endln:5:17, parID:212
          |vpiParent:
          \_operation: , id:212, line:5:13, endln:5:17, parID:211
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.q), id:215, line:5:16, endln:5:17, parID:214
            |vpiParent:
            \_operation: , id:214, line:5:15, endln:5:17, parID:212
            |vpiName:q
            |vpiFullName:work@JKFlipflop.q
            |vpiActual:
            \_logic_net: (work@JKFlipflop.q), id:106, line:1:33, endln:1:34, parent:work@JKFlipflop, parID:162
      |vpiOperand:
      \_operation: , id:216, line:5:20, endln:5:24, parID:211
        |vpiParent:
        \_operation: , id:211, line:5:12, endln:5:25, parID:209
        |vpiOpType:28
        |vpiOperand:
        \_operation: , id:217, line:5:20, endln:5:22, parID:216
          |vpiParent:
          \_operation: , id:216, line:5:20, endln:5:24, parID:211
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.K), id:218, line:5:21, endln:5:22, parID:217
            |vpiParent:
            \_operation: , id:217, line:5:20, endln:5:22, parID:216
            |vpiName:K
            |vpiFullName:work@JKFlipflop.K
            |vpiActual:
            \_logic_net: (work@JKFlipflop.K), id:103, line:1:21, endln:1:22, parent:work@JKFlipflop, parID:162
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.q), id:219, line:5:23, endln:5:24, parID:216
          |vpiParent:
          \_operation: , id:216, line:5:20, endln:5:24, parID:211
          |vpiName:q
          |vpiFullName:work@JKFlipflop.q
          |vpiActual:
          \_logic_net: (work@JKFlipflop.q), id:106, line:1:33, endln:1:34, parent:work@JKFlipflop, parID:162
    |vpiLhs:
    \_ref_obj: (work@JKFlipflop.w), id:210, line:5:10, endln:5:11, parID:209
      |vpiParent:
      \_cont_assign: , id:209, line:5:10, endln:5:25, parent:work@JKFlipflop, parID:162
      |vpiName:w
      |vpiFullName:work@JKFlipflop.w
      |vpiActual:
      \_logic_net: (work@JKFlipflop.w), id:101, line:4:8, endln:4:9, parent:work@JKFlipflop, parID:162
  |vpiModule:
  \_module: work@D_Flipflop (work@JKFlipflop.dff), id:163 dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop, parID:162
    |vpiName:dff
    |vpiFullName:work@JKFlipflop.dff
    |vpiDefName:work@D_Flipflop
    |vpiDefFile:dut.sv
    |vpiDefLineNo:9
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.Din), id:117, line:9:19, endln:9:22, parent:work@JKFlipflop.dff, parID:163
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.clk), id:118, line:9:23, endln:9:26, parent:work@JKFlipflop.dff, parID:163
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.reset), id:119, line:9:27, endln:9:32, parent:work@JKFlipflop.dff, parID:163
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.q), id:121, line:9:33, endln:9:34, parent:work@JKFlipflop.dff, parID:163
    |vpiInstance:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
    |vpiParent:
    \_module: work@JKFlipflop (work@JKFlipflop), id:162 dut.sv:1:1: , endln:7:10
    |vpiPort:
    \_port: (Din), id:220, line:9:19, endln:9:22, parent:work@JKFlipflop.dff, parID:163
      |vpiName:Din
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@JKFlipflop.w), id:221, line:6:18, endln:6:19, parent:Din, parID:220
        |vpiParent:
        \_port: (Din), id:220, line:9:19, endln:9:22, parent:work@JKFlipflop.dff, parID:163
        |vpiName:w
        |vpiFullName:work@JKFlipflop.w
        |vpiActual:
        \_logic_net: (work@JKFlipflop.w), id:101, line:4:8, endln:4:9, parent:work@JKFlipflop, parID:162
      |vpiLowConn:
      \_ref_obj: (work@JKFlipflop.dff.Din), id:222, line:9:19, endln:9:22, parent:Din, parID:220
        |vpiParent:
        \_port: (Din), id:220, line:9:19, endln:9:22, parent:work@JKFlipflop.dff, parID:163
        |vpiName:Din
        |vpiFullName:work@JKFlipflop.dff.Din
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.Din), id:117, line:9:19, endln:9:22, parent:work@JKFlipflop.dff, parID:163
      |vpiInstance:
      \_module: work@D_Flipflop (work@JKFlipflop.dff), id:163 dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop, parID:162
      |vpiParent:
      \_module: work@D_Flipflop (work@JKFlipflop.dff), id:163 dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop, parID:162
    |vpiPort:
    \_port: (clk), id:223, line:9:23, endln:9:26, parent:work@JKFlipflop.dff, parID:163
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@JKFlipflop.clk), id:224, line:6:20, endln:6:23, parent:clk, parID:223
        |vpiParent:
        \_port: (clk), id:223, line:9:23, endln:9:26, parent:work@JKFlipflop.dff, parID:163
        |vpiName:clk
        |vpiFullName:work@JKFlipflop.clk
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.clk), id:118, line:9:23, endln:9:26, parent:work@JKFlipflop.dff, parID:163
      |vpiLowConn:
      \_ref_obj: (work@JKFlipflop.dff.clk), id:225, line:9:23, endln:9:26, parent:clk, parID:223
        |vpiParent:
        \_port: (clk), id:223, line:9:23, endln:9:26, parent:work@JKFlipflop.dff, parID:163
        |vpiName:clk
        |vpiFullName:work@JKFlipflop.dff.clk
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.clk), id:118, line:9:23, endln:9:26, parent:work@JKFlipflop.dff, parID:163
      |vpiInstance:
      \_module: work@D_Flipflop (work@JKFlipflop.dff), id:163 dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop, parID:162
      |vpiParent:
      \_module: work@D_Flipflop (work@JKFlipflop.dff), id:163 dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop, parID:162
    |vpiPort:
    \_port: (reset), id:226, line:9:27, endln:9:32, parent:work@JKFlipflop.dff, parID:163
      |vpiName:reset
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@JKFlipflop.reset), id:227, line:6:24, endln:6:29, parent:reset, parID:226
        |vpiParent:
        \_port: (reset), id:226, line:9:27, endln:9:32, parent:work@JKFlipflop.dff, parID:163
        |vpiName:reset
        |vpiFullName:work@JKFlipflop.reset
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.reset), id:119, line:9:27, endln:9:32, parent:work@JKFlipflop.dff, parID:163
      |vpiLowConn:
      \_ref_obj: (work@JKFlipflop.dff.reset), id:228, line:9:27, endln:9:32, parent:reset, parID:226
        |vpiParent:
        \_port: (reset), id:226, line:9:27, endln:9:32, parent:work@JKFlipflop.dff, parID:163
        |vpiName:reset
        |vpiFullName:work@JKFlipflop.dff.reset
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.reset), id:119, line:9:27, endln:9:32, parent:work@JKFlipflop.dff, parID:163
      |vpiInstance:
      \_module: work@D_Flipflop (work@JKFlipflop.dff), id:163 dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop, parID:162
      |vpiParent:
      \_module: work@D_Flipflop (work@JKFlipflop.dff), id:163 dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop, parID:162
    |vpiPort:
    \_port: (q), id:229, line:9:33, endln:9:34, parent:work@JKFlipflop.dff, parID:163
      |vpiName:q
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@JKFlipflop.q), id:230, line:6:30, endln:6:31, parent:q, parID:229
        |vpiParent:
        \_port: (q), id:229, line:9:33, endln:9:34, parent:work@JKFlipflop.dff, parID:163
        |vpiName:q
        |vpiFullName:work@JKFlipflop.q
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.q), id:121, line:9:33, endln:9:34, parent:work@JKFlipflop.dff, parID:163
      |vpiLowConn:
      \_ref_obj: (work@JKFlipflop.dff.q), id:231, line:9:33, endln:9:34, parent:q, parID:229
        |vpiParent:
        \_port: (q), id:229, line:9:33, endln:9:34, parent:work@JKFlipflop.dff, parID:163
        |vpiName:q
        |vpiFullName:work@JKFlipflop.dff.q
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.q), id:121, line:9:33, endln:9:34, parent:work@JKFlipflop.dff, parID:163
      |vpiTypedef:
      \_logic_typespec: , id:116, line:11:12, endln:11:15
      |vpiInstance:
      \_module: work@D_Flipflop (work@JKFlipflop.dff), id:163 dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop, parID:162
      |vpiParent:
      \_module: work@D_Flipflop (work@JKFlipflop.dff), id:163 dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop, parID:162
    |vpiProcess:
    \_always: , id:232, line:12:5, endln:18:8, parent:work@JKFlipflop.dff, parID:163
      |vpiStmt:
      \_event_control: , id:233, line:12:11, endln:12:25, parID:232
        |vpiParent:
        \_always: , id:232, line:12:5, endln:18:8, parent:work@JKFlipflop.dff, parID:163
        |vpiCondition:
        \_operation: , id:234, line:12:13, endln:12:24, parID:233
          |vpiParent:
          \_event_control: , id:233, line:12:11, endln:12:25, parID:232
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.dff.clk), id:235, line:12:21, endln:12:24, parID:234
            |vpiParent:
            \_operation: , id:234, line:12:13, endln:12:24, parID:233
            |vpiName:clk
            |vpiFullName:work@JKFlipflop.dff.clk
            |vpiActual:
            \_logic_net: (work@JKFlipflop.dff.clk), id:118, line:9:23, endln:9:26, parent:work@JKFlipflop.dff, parID:163
        |vpiStmt:
        \_begin: (work@JKFlipflop.dff), id:236, line:13:5, endln:18:8, parID:233
          |vpiFullName:work@JKFlipflop.dff
          |vpiParent:
          \_event_control: , id:233, line:12:11, endln:12:25, parID:232
          |vpiStmt:
          \_if_else: , id:237, line:14:5, endln:17:11, parent:work@JKFlipflop.dff, parID:236
            |vpiParent:
            \_begin: (work@JKFlipflop.dff), id:236, line:13:5, endln:18:8, parID:233
            |vpiCondition:
            \_ref_obj: (work@JKFlipflop.dff.reset), id:238, line:14:8, endln:14:13, parID:237
              |vpiParent:
              \_if_else: , id:237, line:14:5, endln:17:11, parent:work@JKFlipflop.dff, parID:236
              |vpiName:reset
              |vpiFullName:work@JKFlipflop.dff.reset
              |vpiActual:
              \_logic_net: (work@JKFlipflop.dff.reset), id:119, line:9:27, endln:9:32, parent:work@JKFlipflop.dff, parID:163
            |vpiStmt:
            \_assignment: , id:239, line:15:5, endln:15:11, parID:237
              |vpiParent:
              \_if_else: , id:237, line:14:5, endln:17:11, parent:work@JKFlipflop.dff, parID:236
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , id:8, line:15:7, endln:15:11, parID:9
              |vpiLhs:
              \_ref_obj: (work@JKFlipflop.dff.q), id:240, line:15:5, endln:15:6, parID:239
                |vpiParent:
                \_assignment: , id:239, line:15:5, endln:15:11, parID:237
                |vpiName:q
                |vpiFullName:work@JKFlipflop.dff.q
                |vpiActual:
                \_logic_net: (work@JKFlipflop.dff.q), id:121, line:9:33, endln:9:34, parent:work@JKFlipflop.dff, parID:163
            |vpiElseStmt:
            \_assignment: , id:241, line:17:5, endln:17:10, parID:237
              |vpiParent:
              \_if_else: , id:237, line:14:5, endln:17:11, parent:work@JKFlipflop.dff, parID:236
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@JKFlipflop.dff.Din), id:242, line:17:7, endln:17:10, parID:241
                |vpiParent:
                \_assignment: , id:241, line:17:5, endln:17:10, parID:237
                |vpiName:Din
                |vpiFullName:work@JKFlipflop.dff.Din
                |vpiActual:
                \_logic_net: (work@JKFlipflop.dff.Din), id:117, line:9:19, endln:9:22, parent:work@JKFlipflop.dff, parID:163
              |vpiLhs:
              \_ref_obj: (work@JKFlipflop.dff.q), id:243, line:17:5, endln:17:6, parID:241
                |vpiParent:
                \_assignment: , id:241, line:17:5, endln:17:10, parID:237
                |vpiName:q
                |vpiFullName:work@JKFlipflop.dff.q
                |vpiActual:
                \_logic_net: (work@JKFlipflop.dff.q), id:121, line:9:33, endln:9:34, parent:work@JKFlipflop.dff, parID:163
      |vpiParent:
      \_module: work@D_Flipflop (work@JKFlipflop.dff), id:163 dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop, parID:162
      |vpiAlwaysType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/JKFlipflop/dut.sv | ${SURELOG_DIR}/build/regression/JKFlipflop/roundtrip/dut_000.sv | 7 | 19 | 

