$date
	Sat Oct 22 23:39:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#656822
b100 &
b100 %
1$
b100 !
1"
#656823
0"
#656826
b10 &
b10 %
#656830
b1 &
1#
b1 %
#656834
b0 &
b0 %
0#
0$
#1595051
b111 !
1"
#1595054
b111 &
b111 %
1$
#1595055
0"
#1595058
b10110 &
b10110 %
#1595062
b1011 &
b1011 %
#1595066
b100010 &
b100010 %
#1595070
b10001 &
b10001 %
#1595074
b110100 &
b110100 %
#1595078
b11010 &
b11010 %
#1595082
b1101 &
b1101 %
#1595086
b101000 &
b101000 %
#1595090
b10100 &
b10100 %
#1595094
b1010 &
b1010 %
#1595098
b101 &
b101 %
#1595102
b10000 &
b10000 %
#1595106
b1000 &
b1000 %
#1595110
b100 &
b100 %
#1595114
b10 &
b10 %
#1595118
b1 &
1#
b1 %
#1595122
b0 &
b0 %
0#
0$
#2658038
b10001 &
b10001 %
1$
b10001 !
1"
#2658039
0"
#2658042
b110100 &
b110100 %
#2658046
b11010 &
b11010 %
#2658050
b1101 &
b1101 %
#2658054
b101000 &
b101000 %
#2658058
b10100 &
b10100 %
#2658062
b1010 &
b1010 %
#2658066
b101 &
b101 %
#2658070
b10000 &
b10000 %
#2658074
b1000 &
b1000 %
#2658078
b100 &
b100 %
#2658082
b10 &
b10 %
#2658086
b1 &
1#
b1 %
#2658090
b0 &
b0 %
0#
0$
#4500012
