{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652119727980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652119727980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 09 23:38:47 2022 " "Processing started: Mon May 09 23:38:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652119727980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119727980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119727980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652119728720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652119728720 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement inst_dec.vhdl(36) " "VHDL syntax error at inst_dec.vhdl(36) near text \"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement" {  } { { "inst_dec.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 36 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740513 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement inst_dec.vhdl(44) " "VHDL syntax error at inst_dec.vhdl(44) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "inst_dec.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 44 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740514 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement inst_dec.vhdl(51) " "VHDL syntax error at inst_dec.vhdl(51) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "inst_dec.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740514 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement inst_dec.vhdl(58) " "VHDL syntax error at inst_dec.vhdl(58) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "inst_dec.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 58 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740514 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement inst_dec.vhdl(64) " "VHDL syntax error at inst_dec.vhdl(64) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "inst_dec.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 64 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740514 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement inst_dec.vhdl(70) " "VHDL syntax error at inst_dec.vhdl(70) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "inst_dec.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740514 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement inst_dec.vhdl(76) " "VHDL syntax error at inst_dec.vhdl(76) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "inst_dec.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 76 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740514 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement inst_dec.vhdl(82) " "VHDL syntax error at inst_dec.vhdl(82) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "inst_dec.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 82 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740514 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement inst_dec.vhdl(88) " "VHDL syntax error at inst_dec.vhdl(88) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "inst_dec.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740514 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement inst_dec.vhdl(94) " "VHDL syntax error at inst_dec.vhdl(94) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "inst_dec.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 94 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740515 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement inst_dec.vhdl(102) " "VHDL syntax error at inst_dec.vhdl(102) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "inst_dec.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/inst_dec.vhdl" 102 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_dec.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file inst_dec.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740516 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting an identifier (\"in\" is a reserved keyword), or a string literal datapath.vhdl(125) " "VHDL syntax error at datapath.vhdl(125) near text \"in\";  expecting an identifier (\"in\" is a reserved keyword), or a string literal" {  } { { "datapath.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 125 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740517 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"in\";  expecting an identifier (\"in\" is a reserved keyword), or a string literal datapath.vhdl(126) " "VHDL syntax error at datapath.vhdl(126) near text \"in\";  expecting an identifier (\"in\" is a reserved keyword), or a string literal" {  } { { "datapath.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 126 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740517 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \":\", or \",\" datapath.vhdl(150) " "VHDL syntax error at datapath.vhdl(150) near text \"=>\";  expecting \":\", or \",\"" {  } { { "datapath.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 150 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740518 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" datapath.vhdl(150) " "VHDL syntax error at datapath.vhdl(150) near text \")\";  expecting \":\", or \",\"" {  } { { "datapath.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 150 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740518 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \":\", or \",\" datapath.vhdl(152) " "VHDL syntax error at datapath.vhdl(152) near text \"=>\";  expecting \":\", or \",\"" {  } { { "datapath.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 152 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740518 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting \":\", or \",\" datapath.vhdl(153) " "VHDL syntax error at datapath.vhdl(153) near text \")\";  expecting \":\", or \",\"" {  } { { "datapath.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/datapath.vhdl" 153 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file datapath.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_mux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file priority_mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_mux-beh " "Found design unit 1: priority_mux-beh" {  } { { "priority_mux.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740528 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_mux " "Found entity 1: priority_mux" {  } { { "priority_mux.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/priority_mux.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LUT-arch " "Found design unit 1: LUT-arch" {  } { { "LUT.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740531 ""} { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUT.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/LUT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_oper_sel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_oper_sel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Oper_Sel-beh " "Found design unit 1: ALU_Oper_Sel-beh" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740535 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Oper_Sel " "Found entity 1: ALU_Oper_Sel" {  } { { "ALU_Oper_Sel.vhdl" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oper_Sel.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 write_enable-WB_enable_contol " "Found design unit 1: write_enable-WB_enable_contol" {  } { { "write_enable.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740537 ""} { "Info" "ISGN_ENTITY_NAME" "1 write_enable " "Found entity 1: write_enable" {  } { { "write_enable.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/write_enable.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_sign_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sel_sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_sign_extender-conditon " "Found design unit 1: sel_sign_extender-conditon" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740539 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_sign_extender " "Found entity 1: sel_sign_extender" {  } { { "sel_sign_extender.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/sel_sign_extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_register.vhd 13 7 " "Found 13 design units, including 7 entities, in source file pipeline_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_register " "Found design unit 1: pipeline_register" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740543 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pipe_IFD-reg_1_2 " "Found design unit 2: pipe_IFD-reg_1_2" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740543 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pipe_IDRR-reg_2_3 " "Found design unit 3: pipe_IDRR-reg_2_3" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 226 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740543 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pipe_RREX-reg_3_4 " "Found design unit 4: pipe_RREX-reg_3_4" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 309 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740543 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 pipe_EXMEM-reg_4_5 " "Found design unit 5: pipe_EXMEM-reg_4_5" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 402 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740543 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 pipe_MEMWB-reg_5_6 " "Found design unit 6: pipe_MEMWB-reg_5_6" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 498 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740543 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg " "Found entity 1: pipe_reg" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740543 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipe_bit " "Found entity 2: pipe_bit" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740543 ""} { "Info" "ISGN_ENTITY_NAME" "3 pipe_IFD " "Found entity 3: pipe_IFD" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740543 ""} { "Info" "ISGN_ENTITY_NAME" "4 pipe_IDRR " "Found entity 4: pipe_IDRR" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740543 ""} { "Info" "ISGN_ENTITY_NAME" "5 pipe_RREX " "Found entity 5: pipe_RREX" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740543 ""} { "Info" "ISGN_ENTITY_NAME" "6 pipe_EXMEM " "Found entity 6: pipe_EXMEM" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740543 ""} { "Info" "ISGN_ENTITY_NAME" "7 pipe_MEMWB " "Found entity 7: pipe_MEMWB" {  } { { "pipeline_register.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pipeline_register.vhd" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_pred.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_pred.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_pred-prediction " "Found design unit 1: pc_pred-prediction" {  } { { "pc_pred.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740546 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_pred " "Found entity 1: pc_pred" {  } { { "pc_pred.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/pc_pred.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_left_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cond_left_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cond_left_shift-cond_shifter " "Found design unit 1: cond_left_shift-cond_shifter" {  } { { "cond_left_shift.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740547 ""} { "Info" "ISGN_ENTITY_NAME" "1 cond_left_shift " "Found entity 1: cond_left_shift" {  } { { "cond_left_shift.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/cond_left_shift.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beq_jcheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file beq_jcheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BEQ_jcheck-jump_controller " "Found design unit 1: BEQ_jcheck-jump_controller" {  } { { "BEQ_jcheck.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740549 ""} { "Info" "ISGN_ENTITY_NAME" "1 BEQ_jcheck " "Found entity 1: BEQ_jcheck" {  } { { "BEQ_jcheck.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/BEQ_jcheck.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_oprd_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_oprd_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Oprd_Sel-controller " "Found design unit 1: ALU_Oprd_Sel-controller" {  } { { "ALU_Oprd_Sel.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740551 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Oprd_Sel " "Found entity 1: ALU_Oprd_Sel" {  } { { "ALU_Oprd_Sel.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/ALU_Oprd_Sel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Addr_cmp-comparator " "Found design unit 1: Addr_cmp-comparator" {  } { { "Addr_cmp.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740551 ""} { "Info" "ISGN_ENTITY_NAME" "1 Addr_cmp " "Found entity 1: Addr_cmp" {  } { { "Addr_cmp.vhd" "" { Text "D:/Files/EE309/project/RISC_MulticycleProcessor/RISC_pipelining_quartus/Addr_cmp.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652119740551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740551 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652119740729 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 09 23:39:00 2022 " "Processing ended: Mon May 09 23:39:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652119740729 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652119740729 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652119740729 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652119740729 ""}
