Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: tri_mode_eth_mac_v5_2_example_design.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "tri_mode_eth_mac_v5_2_example_design.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "tri_mode_eth_mac_v5_2_example_design"
Output Format                      : NGC
Target Device                      : xc7vx485t-2-ffg1761

---- Source Options
Top Module Name                    : tri_mode_eth_mac_v5_2_example_design
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\pselect_f.v" into library work
Parsing module <pselect_f>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\counter_f.v" into library work
Parsing module <counter_f>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\address_decoder.v" into library work
Parsing module <address_decoder>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" into library work
Parsing module <slave_attachment>.
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" Line 214. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" Line 215. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" Line 216. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" Line 217. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" Line 218. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" Line 219. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" Line 220. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" Line 221. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" Line 222. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" Line 223. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" Line 224. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" Line 225. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" Line 226. parameter declaration becomes local in slave_attachment with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" Line 227. parameter declaration becomes local in slave_attachment with formal parameter declaration list
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\sync_block.v" into library work
Parsing module <sync_block>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\johnson_cntr.v" into library work
Parsing module <johnson_cntr>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gtwizard_gt.v" into library work
Parsing module <GTWIZARD_GT>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_ipif.v" into library work
Parsing module <axi_lite_ipif>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\vector_decode.v" into library work
Parsing module <vector_decode>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_rate_adapt.v" into library work
Parsing module <tx_rate_adapt>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" into library work
Parsing module <tx_client_fifo>.
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 145. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 146. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 147. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 148. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 149. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 150. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 151. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 152. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 153. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 154. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 155. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 156. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 157. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 158. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 159. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 165. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 166. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 167. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 168. parameter declaration becomes local in tx_client_fifo with formal parameter declaration list
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_mod.v" into library work
Parsing module <tri_mode_eth_mac_v5_2>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\rx_rate_adapt.v" into library work
Parsing module <rx_rate_adapt>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\rx_elastic_buffer.v" into library work
Parsing module <rx_elastic_buffer>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\rx_client_fifo.v" into library work
Parsing module <rx_client_fifo>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\reset_sync.v" into library work
Parsing module <reset_sync>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\reset_sync-11.2.v" into library work
Parsing module <reset_sync_pcs_pma>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gtwizard.v" into library work
Parsing module <GTWIZARD>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\clk_gen.v" into library work
Parsing module <clk_gen>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi4_lite_ipif_wrapper.v" into library work
Parsing module <axi4_lite_ipif_wrapper>.
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi4_lite_ipif_wrapper.v" Line 111. parameter declaration becomes local in axi4_lite_ipif_wrapper with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi4_lite_ipif_wrapper.v" Line 112. parameter declaration becomes local in axi4_lite_ipif_wrapper with formal parameter declaration list
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_block.v" into library work
Parsing module <tri_mode_eth_mac_v5_2_block>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" into library work
Parsing module <transceiver>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\ten_100_1g_eth_fifo.v" into library work
Parsing module <ten_100_1g_eth_fifo>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\sgmii_adapt.v" into library work
Parsing module <sgmii_adapt>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\ipcore_dir\gig_eth_pcs_pma_v11_2.v" into library work
Parsing module <gig_eth_pcs_pma_v11_2>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pipe.v" into library work
Parsing module <axi_pipe>.
WARNING:HDLCompiler:248 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pipe.v" Line 144: Block identifier is required on this block
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_gen.v" into library work
Parsing module <axi_pat_gen>.
WARNING:HDLCompiler:248 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_gen.v" Line 188: Block identifier is required on this block
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_gen.v" Line 87. parameter declaration becomes local in axi_pat_gen with formal parameter declaration list
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_check.v" into library work
Parsing module <axi_pat_check>.
WARNING:HDLCompiler:248 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_check.v" Line 241: Block identifier is required on this block
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_check.v" Line 87. parameter declaration becomes local in axi_pat_check with formal parameter declaration list
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_mux.v" into library work
Parsing module <axi_mux>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\address_swap.v" into library work
Parsing module <address_swap>.
WARNING:HDLCompiler:248 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\address_swap.v" Line 273: Block identifier is required on this block
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_fifo_block.v" into library work
Parsing module <tri_mode_eth_mac_v5_2_fifo_block>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gig_eth_pcs_pma_v11_2_block.v" into library work
Parsing module <gig_eth_pcs_pma_v11_2_block>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\basic_pat_gen.v" into library work
Parsing module <basic_pat_gen>.
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" into library work
Parsing module <axi_lite_sm>.
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 100. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 120. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 126. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 133. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 136. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 139. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 142. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 145. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 148. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 151. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 154. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 157. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 158. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 159. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 160. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 161. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 165. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 166. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 167. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 168. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
INFO:HDLCompiler:693 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 169. parameter declaration becomes local in axi_lite_sm with formal parameter declaration list
Analyzing Verilog file "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_example_design.v" into library work
Parsing module <tri_mode_eth_mac_v5_2_example_design>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <tri_mode_eth_mac_v5_2_example_design>.

Elaborating module <IBUFGDS>.

Elaborating module <BUFG>.

Elaborating module <reset_sync>.

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_example_design.v" Line 553: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <axi_lite_sm(MAC_BASE_ADDR=32'b0)>.
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 245. $display ** Note: Setting MDC Frequency to 2.5MHZ....
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 257. $display ** Note: Checking for PHY
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 275. $display ** Note: Setting PHY 1G advertisement
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 286. $display ** Note: Setting PHY 10/100M advertisement
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 299. $display ** Note: Applying PHY software reset
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 316. $display ** Note: Settling PHY Loopback
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 326. $display ** Note: Wait for Autonegotiation to complete
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 343. $display ** Note: Programming MAC speed
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 355. $display ** Note: Reseting MAC RX
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 365. $display ** Note: Reseting MAC TX
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 377. $display ** Note: Setting MDC Frequency to 2.5MHZ....
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 385. $display ** Note: Disabling Flow control....
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 393. $display ** Note: Configuring unicast address(low word)....
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 401. $display ** Note: Configuring unicast address(high word)....
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v" Line 409. $display ** Note: Setting core to promiscuous mode....

Elaborating module <tri_mode_eth_mac_v5_2_fifo_block(C_BASE_ADDRESS=32'b0)>.

Elaborating module <tri_mode_eth_mac_v5_2_block(C_BASE_ADDRESS=32'b0)>.
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_block.v" Line 244: Assignment to glbl_rst ignored, since the identifier is never used

Elaborating module <axi4_lite_ipif_wrapper(C_BASE_ADDRESS=32'b0)>.

Elaborating module <axi_lite_ipif(C_S_AXI_MIN_SIZE=32'b011111111111,C_DPHASE_TIMEOUT=16,C_NUM_ADDRESS_RANGES=1,C_TOTAL_NUM_CE=1,C_ARD_ADDR_RANGE_ARRAY=64'b011111111111,C_ARD_NUM_CE_ARRAY=8'b01,C_FAMILY="virtex6")>.

Elaborating module <slave_attachment(C_NUM_ADDRESS_RANGES=1,C_TOTAL_NUM_CE=1,C_ARD_ADDR_RANGE_ARRAY=64'b011111111111,C_ARD_NUM_CE_ARRAY=8'b01,C_IPIF_ABUS_WIDTH=32,C_IPIF_DBUS_WIDTH=32,C_S_AXI_MIN_SIZE=32'b011111111111,C_USE_WSTRB=0,C_DPHASE_TIMEOUT=16,C_FAMILY="virtex6")>.

Elaborating module <address_decoder(C_NUM_ADDRESS_RANGES=1,C_TOTAL_NUM_CE=1,C_BUS_AWIDTH=32'sb01011,C_ARD_ADDR_RANGE_ARRAY=64'b011111111111,C_ARD_NUM_CE_ARRAY=8'b01,C_FAMILY="nofamily")>.
WARNING:HDLCompiler:1368 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\address_decoder.v" Line 218: Parameter DECODE_BITS depends on uninitialized variable

Elaborating module <counter_f(C_NUM_BITS=32'sb0101,C_FAMILY="nofamily")>.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\counter_f.v" Line 145: Result of 32-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\counter_f.v" Line 149: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <vector_decode>.
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\vector_decode.v" Line 193: Assignment to tx_byte_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\vector_decode.v" Line 195: Assignment to tx_excessive_collision ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\vector_decode.v" Line 196: Assignment to tx_late_collision ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\vector_decode.v" Line 197: Assignment to tx_excessive_deferral ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\vector_decode.v" Line 198: Assignment to tx_deferred ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\vector_decode.v" Line 225: Assignment to rx_byte_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\vector_decode.v" Line 228: Assignment to rx_out_of_bounds_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\vector_decode.v" Line 279: Assignment to rx_bad_frame_reg ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\vector_decode.v" Line 572: Assignment to single_attempt ignored, since the identifier is never used

Elaborating module <tri_mode_eth_mac_v5_2>.
WARNING:HDLCompiler:1499 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_mod.v" Line 56: Empty module <tri_mode_eth_mac_v5_2> remains a black box.

Elaborating module <ten_100_1g_eth_fifo(FULL_DUPLEX_ONLY=1)>.

Elaborating module <tx_client_fifo(FULL_DUPLEX_ONLY=1)>.

Elaborating module <sync_block>.

Elaborating module <FD(INIT=1'b0)>.

Elaborating module <BRAM_TDP_MACRO(DEVICE="7SERIES",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9,READ_WIDTH_A=9,READ_WIDTH_B=9)>.

Elaborating module
<RAMB18E1(DOA_REG=0,DOB_REG=0,INITP_00=256'b0,INITP_01=256'b0,INITP_02=256'b0,INITP_03=256'b0,INITP_04=256'b0,INITP_05=256'b0,INITP_06=256'b0,INITP_07=256'b0,INIT_00=256'b0,INIT_01=256'b0,INIT_02=256'b0,INIT_03=256'b0,INIT_04=256'b0,INIT_05=256'b0,INIT_06=256'b0,INIT_07=256'b0,INIT_08=256'b0,INIT_09=256'b0,INIT_0A=256'b0,INIT_0B=256'b0,INIT_0C=256'b0,INIT_0D=256'b0,INIT_0E=256'b0,INIT_0F=256'b0,INIT_10=256'b0,INIT_11=256'b0,INIT_12=256'b0,INIT_13=256'b0,INIT_14=256'b0,INIT_15=256'b0,INIT_16=256'b0,INIT_17=256'b0,INIT_18=256'b0,INIT_19=256'b0,INIT_1A=256'b0,INIT_1B=256'b0,INIT_1C=256'b0,INIT_1D=256'b0,INIT_1E=256'b0,INIT_1F=256'b0,INIT_20=256'b0,INIT_21=256'b0,INIT_22=256'b0,INIT_23=256'b0,INIT_24=256'b0,INIT_25=256'b0,INIT_26=256'b0,INIT_27=256'b0,INIT_28=256'b0,INIT_29=256'b0,INIT_2A=256'b0,INIT_2B=256'b0,INIT_2C=256'b0,INIT_2D=256'b0,INIT_2E=256'b0,INIT_2F=256'b0,INIT_30=256'b0,INIT_31=256'b0,INIT_32=256'b0,INIT_33=256'b0,INIT_34=256'b0,INIT_35=256'b0,INIT_36=256'b0,INIT_37=256'b0,INIT_38=256'b0,INIT_39=256
'b0,INIT_3A=256'b0,INIT_3B=256'b0,INIT_3C=256'b0,INIT_3D=256'b0,INIT_3E=256'b0,INIT_3F=256'b0,INIT_A=36'b0,INIT_B=36'b0,INIT_FILE="NONE",RAM_MODE="TDP",READ_WIDTH_A=9,READ_WIDTH_B=9,SIM_COLLISION_CHECK="ALL",SIM_DEVICE="7SERIES",SRVAL_A=36'b0,SRVAL_B=36'b0,WRITE_MODE_A="WRITE_FIRST",WRITE_MODE_B="WRITE_FIRST",WRITE_WIDTH_A=9,WRITE_WIDTH_B=9)>.
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 1653: Assignment to rd_bram_l_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" Line 1683: Assignment to rd_bram_u_unused ignored, since the identifier is never used

Elaborating module <rx_client_fifo>.

Elaborating module <IBUFDS_GTE2>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=10.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=10.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=5,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_USE_FINE_PS="FALSE",CLKIN1_PERIOD=16.0,REF_JITTER1=0.01)>.

Elaborating module <gig_eth_pcs_pma_v11_2_block>.
WARNING:HDLCompiler:1016 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\sgmii_adapt.v" Line 183: Port enable is not connected to this instance

Elaborating module <sgmii_adapt>.

Elaborating module <clk_gen>.

Elaborating module <johnson_cntr>.

Elaborating module <tx_rate_adapt>.

Elaborating module <rx_rate_adapt>.
WARNING:HDLCompiler:552 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\sgmii_adapt.v" Line 183: Input port enable is not connected on this instance

Elaborating module <gig_eth_pcs_pma_v11_2>.

Elaborating module <transceiver>.

Elaborating module <reset_sync_pcs_pma>.

Elaborating module <FDP(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" Line 181: Assignment to txreset_int ignored, since the identifier is never used

Elaborating module <GTWIZARD(WRAPPER_SIM_GTRESET_SPEEDUP="TRUE")>.
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gtwizard.v" Line 165: Assignment to tied_to_ground_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gtwizard.v" Line 166: Assignment to tied_to_ground_vec_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gtwizard.v" Line 167: Assignment to tied_to_vcc_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gtwizard.v" Line 168: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module <GTWIZARD_GT(GT_SIM_GTRESET_SPEEDUP="TRUE",SIM_VERSION="3.0",RX_DFE_KL_CFG2_IN=32'b0110000000100001101100100001100,PCS_RSVD_ATTR_IN=48'b0,PMA_RSV_IN=32'b011000010010000000)>.
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gtwizard_gt.v" Line 180: Assignment to tied_to_vcc_vec_i ignored, since the identifier is never used

Elaborating module
<GTXE2_CHANNEL(SIM_RECEIVER_DETECT_PASS="TRUE",SIM_TX_EIDLE_DRIVE_LEVEL="X",SIM_RESET_SPEEDUP="TRUE",SIM_CPLLREFCLK_SEL=3'b01,SIM_VERSION="3.0",ALIGN_COMMA_DOUBLE="FALSE",ALIGN_COMMA_ENABLE=10'b01111111,ALIGN_COMMA_WORD=2,ALIGN_MCOMMA_DET="TRUE",ALIGN_MCOMMA_VALUE=10'b1010000011,ALIGN_PCOMMA_DET="TRUE",ALIGN_PCOMMA_VALUE=10'b0101111100,DEC_MCOMMA_DETECT="TRUE",DEC_PCOMMA_DETECT="TRUE",DEC_VALID_COMMA_ONLY="FALSE",SHOW_REALIGN_COMMA="TRUE",RX_DISPERR_SEQ_MATCH="TRUE",RXSLIDE_AUTO_WAIT=7,RXSLIDE_MODE="OFF",RX_SIG_VALID_DLY=10,CBCC_DATA_SOURCE_SEL="DECODED",CHAN_BOND_KEEP_ALIGN="FALSE",CHAN_BOND_MAX_SKEW=1,CHAN_BOND_SEQ_LEN=1,CHAN_BOND_SEQ_1_1=10'b0,CHAN_BOND_SEQ_1_2=10'b0,CHAN_BOND_SEQ_1_3=10'b0,CHAN_BOND_SEQ_1_4=10'b0,CHAN_BOND_SEQ_1_ENABLE=4'b1111,CHAN_BOND_SEQ_2_1=10'b0,CHAN_BOND_SEQ_2_2=10'b0,CHAN_BOND_SEQ_2_3=10'b0,CHAN_BOND_SEQ_2_4=10'b0,CHAN_BOND_SEQ_2_ENABLE=4'b1111,CHAN_BOND_SEQ_2_USE="FALSE",FTS_DESKEW_SEQ_ENABLE=4'b1111,FTS_LANE_DESKEW_CFG=4'b1111,FTS_LANE_DESKEW_EN="FALSE",CLK_COR_KEEP_IDLE="FALSE",
CLK_COR_MAX_LAT=10,CLK_COR_MIN_LAT=8,CLK_COR_PRECEDENCE="TRUE",CLK_CORRECT_USE="FALSE",CLK_COR_REPEAT_WAIT=0,CLK_COR_SEQ_LEN=1,CLK_COR_SEQ_1_1=10'b0100000000,CLK_COR_SEQ_1_2=10'b0,CLK_COR_SEQ_1_3=10'b0100000000,CLK_COR_SEQ_1_4=10'b0100000000,CLK_COR_SEQ_1_ENABLE=4'b1111,CLK_COR_SEQ_2_1=10'b0100000000,CLK_COR_SEQ_2_2=10'b0,CLK_COR_SEQ_2_3=10'b0100000000,CLK_COR_SEQ_2_4=10'b0100000000,CLK_COR_SEQ_2_ENABLE=4'b1111,CLK_COR_SEQ_2_USE="FALSE",CPLL_CFG=24'b101111000000011111011100,CPLL_FBDIV=4,CPLL_FBDIV_45=5,CPLL_INIT_CFG=24'b011110,CPLL_LOCK_CFG=16'b0111101000,CPLL_REFCLK_DIV=1,RXOUT_DIV=4,TXOUT_DIV=4,ES_CONTROL=6'b0,ES_ERRDET_EN="FALSE",ES_EYE_SCAN_EN="TRUE",ES_HORZ_OFFSET=12'b0,ES_PMA_CFG=10'b0,ES_PRESCALE=5'b0,ES_QUALIFIER=80'b0,ES_QUAL_MASK=80'b0,ES_SDATA_MASK=80'b0,ES_VERT_OFFSET=9'b0,OUTREFCLK_SEL_INV=2'b11,PCS_PCIE_EN="FALSE",PCS_RSVD_ATTR=48'b0,PMA_RSV=32'b011000010010000000,PMA_RSV2=16'b010000001010000,PMA_RSV3=2'b0,PMA_RSV4=32'b0,RX_BIAS_CFG=12'b0100,DMONITOR_CFG=24'b0101000000000,RXBUF_ADDR_MODE="FAST",
RXBUF_EIDLE_HI_CNT=4'b1000,RXBUF_EIDLE_LO_CNT=4'b0,RXBUF_EN="TRUE",RX_BUFFER_CFG=6'b0,RXBUF_RESET_ON_CB_CHANGE="TRUE",RXBUF_RESET_ON_COMMAALIGN="FALSE",RXBUF_RESET_ON_EIDLE="FALSE",RXBUF_RESET_ON_RATE_CHANGE="TRUE",RXBUFRESET_TIME=5'b01,RXBUF_THRESH_OVFLW=61,RXBUF_THRESH_OVRD="FALSE",RXBUF_THRESH_UNDFLW=4,RXDLY_CFG=16'b011111,RXDLY_LCFG=9'b0110000,RXDLY_TAP_CFG=16'b0,RXPH_CFG=24'b0,RXPHDLY_CFG=24'b010000100000000100000,RXPH_MONITOR_SEL=5'b0,RX_XCLK_SEL="RXREC",RXCDR_CFG=72'b010110000000000000000001000111111111100100000010000000000000000100000,RXCDRFREQRESET_TIME=5'b01,RXCDR_FR_RESET_ON_EIDLE=1'b0,RXCDR_HOLD_DURING_EIDLE=1'b0,RXCDR_LOCK_CFG=6'b010101,RXCDR_PH_RESET_ON_EIDLE=1'b0,RXCDRPHRESET_TIME=5'b01,RXOOB_CFG=7'b0110,RX_INT_DATAWIDTH=0,RX_DATA_WIDTH=20,RX_CLKMUX_PD=1'b1,RX_CLK25_DIV=5,RX_CM_SEL=2'b11,RX_CM_TRIM=3'b010,RX_DDI_SEL=6'b0,RX_DEBUG_CFG=12'b0,RX_DEFER_RESET_BUF_EN="TRUE",RX_DFE_GAIN_CFG=23'b0100000111111101010,RX_DFE_H2_CFG=12'b0,RX_DFE_H3_CFG=12'b01000000,RX_DFE_H4_CFG=11'b011110000,RX_DFE_H5_CFG
=11'b011100000,RX_DFE_LPM_HOLD_DURING_EIDLE=1'b0,RX_DFE_KL_CFG=13'b011111110,RX_DFE_LPM_CFG=16'b0100101010100,RX_OS_CFG=13'b010000000,RX_DFE_UT_CFG=17'b10001111000000000,RX_DFE_VP_CFG=17'b011111100000011,RXDFELPMRESET_TIME=7'b01111,RXLPM_HF_CFG=14'b011110000,RXLPM_LF_CFG=14'b011110000,RXGEARBOX_EN="FALSE",GEARBOX_MODE=3'b0,RXISCANRESET_TIME=5'b01,RXPCSRESET_TIME=5'b01,RXPMARESET_TIME=5'b011,RXPRBS_ERR_LOOPBACK=1'b0,PD_TRANS_TIME_FROM_P2=12'b0111100,PD_TRANS_TIME_NONE_P2=8'b011001,PD_TRANS_TIME_TO_P2=8'b01100100,SAS_MAX_COM=64,SAS_MIN_COM=36,SATA_BURST_SEQ_LEN=4'b1111,SATA_BURST_VAL=3'b100,SATA_CPLL_CFG="VCO_3000MHZ",SATA_EIDLE_VAL=3'b100,SATA_MAX_BURST=8,SATA_MAX_INIT=21,SATA_MAX_WAKE=7,SATA_MIN_BURST=4,SATA_MIN_INIT=12,SATA_MIN_WAKE=4,TERM_RCAL_CFG=5'b10000,TERM_RCAL_OVRD=1'b0,TRANS_TIME_RATE=8'b01110,TST_RSV=32'b0,TXBUF_EN="TRUE",TXBUF_RESET_ON_RATE_CHANGE="TRUE",TXDLY_CFG=16'b011111,TXDLY_LCFG=9'b0110000,TXDLY_TAP_CFG=16'b0,TXPH_CFG=16'b011110000000,TXPHDLY_CFG=24'b010000100000000100000,TXPH_MONITOR_SEL=5'
b0,TX_XCLK_SEL="TXOUT",TX_DATA_WIDTH=20,TX_DEEMPH0=5'b0,TX_DEEMPH1=5'b0,TX_INT_DATAWIDTH=0,TX_CLKMUX_PD=1'b1,TX_CLK25_DIV=5,TX_EIDLE_ASSERT_DELAY=3'b110,TX_EIDLE_DEASSERT_DELAY=3'b100,TX_LOOPBACK_DRIVE_HIZ="FALSE",TX_MAINCURSOR_SEL=1'b0,TX_DRIVE_MODE="DIRECT",TXGEARBOX_EN="FALSE",TX_MARGIN_FULL_0=7'b1001110,TX_MARGIN_FULL_1=7'b1001001,TX_MARGIN_FULL_2=7'b1000101,TX_MARGIN_FULL_3=7'b1000010,TX_MARGIN_FULL_4=7'b1000000,TX_MARGIN_LOW_0=7'b1000110,TX_MARGIN_LOW_1=7'b1000100,TX_MARGIN_LOW_2=7'b1000010,TX_MARGIN_LOW_3=7'b1000000,TX_MARGIN_LOW_4=7'b1000000,TXPCSRESET_TIME=5'b01,TXPMARESET_TIME=5'b01,TX_QPI_STATUS_EN=1'b0,TX_RXDETECT_CFG=14'b01100000110010,TX_RXDETECT_REF=3'b100,UCODEER_CLR=1'b0,RX_DFE_KL_CFG2=32'b0110000000100001101100100001100,RX_DFE_XYD_CFG=13'b01100010000,TX_PREDRIVER_MODE=1'b0>.
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gtwizard_gt.v" Line 505: Assignment to rxchariscomma_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gtwizard_gt.v" Line 506: Assignment to rxcharisk_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gtwizard_gt.v" Line 507: Assignment to rxdisperr_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gtwizard_gt.v" Line 508: Assignment to rxnotintable_float_i ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gtwizard_gt.v" Line 541: Net <RXPCSRSET> does not have a driver.
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" Line 338: Assignment to rxbufstatus ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" Line 340: Assignment to resetdone_rx ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" Line 363: Assignment to resetdone_tx ignored, since the identifier is never used

Elaborating module <rx_elastic_buffer>.

Elaborating module <RAM64X1D>.
WARNING:HDLCompiler:1127 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gig_eth_pcs_pma_v11_2_block.v" Line 288: Assignment to plllock ignored, since the identifier is never used

Elaborating module <basic_pat_gen>.

Elaborating module <axi_pat_gen(DEST_ADDR=48'b110110100000000100000010000000110000010000000101,SRC_ADDR=48'b010110100000000100000010000000110000010000000101,MAX_SIZE=16'b0111110100,MIN_SIZE=16'b01000000,ENABLE_VLAN=1'b0,VLAN_ID=12'b010,VLAN_PRIORITY=3'b010)>.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_gen.v" Line 133: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_gen.v" Line 147: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_gen.v" Line 161: Result of 32-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_gen.v" Line 180: Result of 13-bit expression is truncated to fit in 12-bit target.

Elaborating module <LUT6(INIT=64'b01101010101010)>.

Elaborating module <LUT6(INIT=64'b01000001101001101)>.

Elaborating module <LUT6(INIT=64'b0110000110000)>.

Elaborating module <LUT6(INIT=64'b01000001)>.

Elaborating module <LUT6(INIT=64'b0)>.

Elaborating module <LUT6(INIT=64'b0100000001000001)>.

Elaborating module <LUT6(INIT=64'b01000000000001)>.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_gen.v" Line 228: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_gen.v" Line 261: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_gen.v" Line 265: Result of 14-bit expression is truncated to fit in 13-bit target.

Elaborating module <axi_pat_check(DEST_ADDR=48'b110110100000000100000010000000110000010000000101,SRC_ADDR=48'b010110100000000100000010000000110000010000000101,MAX_SIZE=16'b0111110100,MIN_SIZE=16'b01000000,ENABLE_VLAN=1'b0,VLAN_ID=12'b010,VLAN_PRIORITY=3'b010)>.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_check.v" Line 119: Result of 32-bit expression is truncated to fit in 1-bit target.
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_check.v" Line 190. $display Frame PASSED.  DA/SA swapped, Frame size = 0
"C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_check.v" Line 192. $display Frame PASSED.  Frame size = 0
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_check.v" Line 205: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_check.v" Line 223: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_check.v" Line 231: Result of 16-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_check.v" Line 233: Result of 32-bit expression is truncated to fit in 8-bit target.

Elaborating module <LUT6(INIT=64'b01000001000000)>.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_check.v" Line 376: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <axi_mux>.

Elaborating module <axi_pipe>.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pipe.v" Line 98: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pipe.v" Line 110: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pipe.v" Line 115: Result of 32-bit expression is truncated to fit in 2-bit target.

Elaborating module <address_swap>.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\address_swap.v" Line 217: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\address_swap.v" Line 245: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\address_swap.v" Line 247: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\address_swap.v" Line 367: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\address_swap.v" Line 415: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\address_swap.v" Line 417: Result of 4-bit expression is truncated to fit in 3-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <tri_mode_eth_mac_v5_2_example_design>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_example_design.v".
        MAC_BASE_ADDR = 32'b00000000000000000000000000000000
    Set property "ASYNC_REG = TRUE" for signal <pma_reset_pipe>.
    Set property "KEEP = TRUE" for signal <rx_statistics_vector>.
    Set property "KEEP = TRUE" for signal <tx_statistics_vector>.
    Set property "KEEP = TRUE" for signal <s_axi_awaddr>.
    Set property "KEEP = TRUE" for signal <s_axi_wdata>.
    Set property "KEEP = TRUE" for signal <s_axi_bresp>.
    Set property "KEEP = TRUE" for signal <s_axi_araddr>.
    Set property "KEEP = TRUE" for signal <s_axi_rdata>.
    Set property "KEEP = TRUE" for signal <s_axi_rresp>.
    Set property "KEEP = TRUE" for signal <rx_statistics_valid>.
    Set property "KEEP = TRUE" for signal <tx_statistics_valid>.
    Set property "KEEP = TRUE" for signal <s_axi_awvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_awready>.
    Set property "KEEP = TRUE" for signal <s_axi_wvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_wready>.
    Set property "KEEP = TRUE" for signal <s_axi_bvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_bready>.
    Set property "KEEP = TRUE" for signal <s_axi_arvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_arready>.
    Set property "KEEP = TRUE" for signal <s_axi_rvalid>.
    Set property "KEEP = TRUE" for signal <s_axi_rready>.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_example_design.v" line 941: Output port <sgmii_clk_r> of the instance <core_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_example_design.v" line 941: Output port <sgmii_clk_f> of the instance <core_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_example_design.v" line 941: Output port <gmii_isolate> of the instance <core_wrapper> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_example_design.v" line 941: Output port <an_interrupt> of the instance <core_wrapper> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <pma_reset_pipe>.
    Found 1-bit register for signal <enable_phy_loopback>.
    Found 1-bit register for signal <s_axi_pre_resetn>.
    Found 1-bit register for signal <s_axi_resetn>.
    Found 1-bit register for signal <gtx_pre_resetn>.
    Found 1-bit register for signal <gtx_resetn>.
    Found 1-bit register for signal <chk_pre_resetn>.
    Found 1-bit register for signal <chk_resetn>.
    Found 1-bit register for signal <phy_resetn>.
    Found 6-bit register for signal <phy_reset_count>.
    Found 1-bit register for signal <rx_statistics_valid_reg>.
    Found 30-bit register for signal <rx_stats_shift>.
    Found 1-bit register for signal <tx_statistics_valid_reg>.
    Found 34-bit register for signal <tx_stats_shift>.
    Found 19-bit register for signal <pause_shift>.
    Found 1-bit register for signal <pause_req>.
    Found 16-bit register for signal <pause_val>.
    Found 1-bit register for signal <enable_address_swap>.
    Found 6-bit adder for signal <phy_reset_count[5]_GND_1_o_add_8_OUT> created at line 553.
    Found 1-bit tristate buffer for signal <mdio> created at line 393
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal rx_statistics_valid may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal tx_statistics_valid may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal tx_statistics_vector may hinder XST clustering optimizations.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 121 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <tri_mode_eth_mac_v5_2_example_design> synthesized.

Synthesizing Unit <reset_sync>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\reset_sync.v".
        INITIALISE = 2'b11
    Set property "ASYNC_REG = TRUE" for instance <reset_sync1>.
    Set property "RLOC = X0Y0" for instance <reset_sync1>.
WARNING:Xst:3136 - Property "SHREG_EXTRACT" (value "NO") has not been applied on proper HDL object.
    Set property "INIT = 1" for instance <reset_sync1>.
    Set property "ASYNC_REG = TRUE" for instance <reset_sync2>.
    Set property "RLOC = X0Y0" for instance <reset_sync2>.
WARNING:Xst:3136 - Property "SHREG_EXTRACT" (value "NO") has not been applied on proper HDL object.
    Set property "INIT = 1" for instance <reset_sync2>.
    Summary:
	no macro.
Unit <reset_sync> synthesized.

Synthesizing Unit <axi_lite_sm>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_sm.v".
        MAC_BASE_ADDR = 32'b00000000000000000000000000000000
WARNING:Xst:647 - Input <s_axi_bresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s_axi_rresp> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <axi_state>.
    Found 1-bit register for signal <start_access>.
    Found 1-bit register for signal <start_mdio>.
    Found 1-bit register for signal <drive_mdio>.
    Found 2-bit register for signal <mdio_op>.
    Found 8-bit register for signal <mdio_reg_addr>.
    Found 1-bit register for signal <writenread>.
    Found 18-bit register for signal <addr>.
    Found 32-bit register for signal <axi_wr_data>.
    Found 2-bit register for signal <speed>.
    Found 2-bit register for signal <mdio_access_sm>.
    Found 32-bit register for signal <mdio_wr_data>.
    Found 2-bit register for signal <axi_access_sm>.
    Found 32-bit register for signal <s_axi_araddr>.
    Found 1-bit register for signal <s_axi_arvalid>.
    Found 1-bit register for signal <axi_status<0>>.
    Found 1-bit register for signal <s_axi_rready>.
    Found 1-bit register for signal <axi_status<1>>.
    Found 32-bit register for signal <axi_rd_data>.
    Found 1-bit register for signal <mdio_ready>.
    Found 32-bit register for signal <s_axi_awaddr>.
    Found 1-bit register for signal <s_axi_awvalid>.
    Found 1-bit register for signal <axi_status<2>>.
    Found 32-bit register for signal <s_axi_wdata>.
    Found 1-bit register for signal <s_axi_wvalid>.
    Found 1-bit register for signal <axi_status<3>>.
    Found 1-bit register for signal <s_axi_bready>.
    Found 1-bit register for signal <axi_status<4>>.
    Found 37-bit register for signal <serial_command_shift>.
    Found 1-bit register for signal <load_data>.
    Found 1-bit register for signal <capture_data>.
    Found 1-bit register for signal <write_access>.
    Found 1-bit register for signal <read_access>.
    Found 21-bit register for signal <count_shift>.
    Found 1-bit register for signal <update_speed_reg>.
    Found finite state machine <FSM_2> for signal <axi_access_sm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | s_axi_aclk (rising_edge)                       |
    | Reset              | s_axi_reset (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_0> for signal <axi_state>.
    -----------------------------------------------------------------------
    | States             | 18                                             |
    | Transitions        | 96                                             |
    | Inputs             | 10                                             |
    | Outputs            | 36                                             |
    | Clock              | s_axi_aclk (rising_edge)                       |
    | Reset              | s_axi_reset (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <mdio_access_sm>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 10                                             |
    | Clock              | s_axi_aclk (rising_edge)                       |
    | Reset              | s_axi_reset (positive)                         |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 300 D-type flip-flop(s).
	inferred  58 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <axi_lite_sm> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_2_fifo_block>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_fifo_block.v".
        C_BASE_ADDRESS = 32'b00000000000000000000000000000000
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tdata>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tdata>.
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tvalid>.
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tlast>.
    Set property "KEEP = TRUE" for signal <rx_axis_mac_tuser>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tvalid>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tready>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tlast>.
    Set property "KEEP = TRUE" for signal <tx_axis_mac_tuser>.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_fifo_block.v" line 318: Output port <tx_fifo_status> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_fifo_block.v" line 318: Output port <rx_fifo_status> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_fifo_block.v" line 318: Output port <tx_fifo_overflow> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_fifo_block.v" line 318: Output port <rx_axis_mac_tready> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_fifo_block.v" line 318: Output port <rx_fifo_overflow> of the instance <user_side_FIFO> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_2_fifo_block> synthesized.

Synthesizing Unit <tri_mode_eth_mac_v5_2_block>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_block.v".
        C_BASE_ADDRESS = 32'b00000000000000000000000000000000
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tri_mode_eth_mac_v5_2_block.v" line 324: Output port <mac_irq> of the instance <trimac_core> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <tri_mode_eth_mac_v5_2_block> synthesized.

Synthesizing Unit <axi4_lite_ipif_wrapper>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi4_lite_ipif_wrapper.v".
        C_BASE_ADDRESS = 32'b00000000000000000000000000000000
        C_ADDR_RANGE_SIZE = 32'b00000000000000000000011111111111
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi4_lite_ipif_wrapper.v" line 143: Output port <Bus2IP_BE> of the instance <axi_lite_top> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi4_lite_ipif_wrapper.v" line 143: Output port <Bus2IP_RNW> of the instance <axi_lite_top> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <local_rdack>.
    Found 1-bit register for signal <cs_edge_reg>.
    Found 1-bit register for signal <local_wrack>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <axi4_lite_ipif_wrapper> synthesized.

Synthesizing Unit <axi_lite_ipif>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_lite_ipif.v".
        C_S_AXI_DATA_WIDTH = 32
        C_S_AXI_ADDR_WIDTH = 32
        C_S_AXI_MIN_SIZE = 32'b00000000000000000000011111111111
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 16
        C_NUM_ADDRESS_RANGES = 1
        C_TOTAL_NUM_CE = 1
        C_ARD_ADDR_RANGE_ARRAY = 64'b0000000000000000000000000000000000000000000000000000011111111111
        C_ARD_NUM_CE_ARRAY = 8'b00000001
        C_FAMILY = "virtex6"
    Summary:
	no macro.
Unit <axi_lite_ipif> synthesized.

Synthesizing Unit <slave_attachment>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v".
        C_NUM_ADDRESS_RANGES = 1
        C_TOTAL_NUM_CE = 1
        C_ARD_ADDR_RANGE_ARRAY = 64'b0000000000000000000000000000000000000000000000000000011111111111
        C_ARD_NUM_CE_ARRAY = 8'b00000001
        C_IPIF_ABUS_WIDTH = 32
        C_IPIF_DBUS_WIDTH = 32
        C_S_AXI_MIN_SIZE = 32'b00000000000000000000011111111111
        C_USE_WSTRB = 0
        C_DPHASE_TIMEOUT = 16
        C_FAMILY = "virtex6"
WARNING:Xst:647 - Input <S_AXI_WSTRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\slave_attachment.v" line 570: Output port <Count_Out> of the instance <DATA_PHASE_WDT.I_DPTO_COUNTER> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <s_axi_awready_reg>.
    Found 1-bit register for signal <s_axi_wready_reg>.
    Found 1-bit register for signal <s_axi_bvalid_reg>.
    Found 2-bit register for signal <s_axi_bresp_reg>.
    Found 1-bit register for signal <s_axi_arready_reg>.
    Found 32-bit register for signal <s_axi_rdata_reg>.
    Found 2-bit register for signal <s_axi_rresp_reg>.
    Found 1-bit register for signal <s_axi_rvalid_reg>.
    Found 32-bit register for signal <bus2ip_addr_reg>.
    Found 1-bit register for signal <bus2ip_rnw_reg>.
    Found 1-bit register for signal <axi_avalid_reg>.
    Found 1-bit register for signal <counter_en_reg>.
    Found 1-bit register for signal <data_timeout>.
    Found 3-bit register for signal <access_cs>.
    Found finite state machine <FSM_3> for signal <access_cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 7                                              |
    | Clock              | S_AXI_ACLK (rising_edge)                       |
    | Reset              | S_AXI_ARESETN_GND_12_o_equal_61_o (positive)       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 8-to-1 multiplexer for signal <counter_en_i> created at line 353.
    Summary:
	inferred  77 D-type flip-flop(s).
	inferred  47 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <slave_attachment> synthesized.

Synthesizing Unit <address_decoder>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\address_decoder.v".
        C_NUM_ADDRESS_RANGES = 1
        C_TOTAL_NUM_CE = 1
        C_BUS_AWIDTH = 11
        C_ARD_ADDR_RANGE_ARRAY = 64'b0000000000000000000000000000000000000000000000000000011111111111
        C_ARD_NUM_CE_ARRAY = 8'b00000001
        C_FAMILY = "nofamily"
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus_RNW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <wrce_out_i>.
    Found 1-bit register for signal <cs_out_i>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <address_decoder> synthesized.

Synthesizing Unit <counter_f>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\counter_f.v".
        C_NUM_BITS = 5
        C_FAMILY = "nofamily"
    Found 6-bit register for signal <icount_out>.
    Found 6-bit adder for signal <icount_out_x[5]_GND_14_o_add_9_OUT> created at line 149.
    Found 6-bit subtractor for signal <GND_14_o_GND_14_o_sub_8_OUT<5:0>> created at line 145.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_f> synthesized.

Synthesizing Unit <vector_decode>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\vector_decode.v".
    Found 28-bit register for signal <rx_statistics_vector_reg>.
    Found 1-bit register for signal <tx_statistics_valid_reg>.
    Found 32-bit register for signal <tx_statistics_vector_reg>.
    Found 1-bit register for signal <rx_stats_valid_pipe>.
    Found 1-bit register for signal <rx_stats_valid_reg>.
    Found 1-bit register for signal <rx_good_frame_reg>.
    Found 1-bit register for signal <rx_fcs_error_reg>.
    Found 1-bit register for signal <rx_control_frame_reg>.
    Found 1-bit register for signal <rx_length_type_error_reg>.
    Found 1-bit register for signal <rx_flow_control_frame_reg>.
    Found 1-bit register for signal <rx_bad_pause_opcode_reg>.
    Found 1-bit register for signal <rx_alignment_error_reg>.
    Found 1-bit register for signal <tx_stats_valid_pipe>.
    Found 1-bit register for signal <tx_stats_valid_reg>.
    Found 1-bit register for signal <tx_good_frame_reg>.
    Found 1-bit register for signal <tx_control_frame_reg>.
    Found 1-bit register for signal <rx_oversize_frame>.
    Found 5-bit register for signal <rx_frame_length_reg<10:6>>.
    Found 1-bit register for signal <rx_mult_64>.
    Found 1-bit register for signal <tx_oversize_frame>.
    Found 5-bit register for signal <tx_frame_length_reg<10:6>>.
    Found 1-bit register for signal <tx_mult_64>.
    Found 1-bit register for signal <rx_0_63>.
    Found 1-bit register for signal <rx_64>.
    Found 1-bit register for signal <rx_65_127>.
    Found 1-bit register for signal <rx_128_255>.
    Found 1-bit register for signal <rx_256_511>.
    Found 1-bit register for signal <rx_512_1023>.
    Found 1-bit register for signal <rx_1024_max>.
    Found 1-bit register for signal <rx_oversize>.
    Found 1-bit register for signal <tx_0_64>.
    Found 1-bit register for signal <tx_65_127>.
    Found 1-bit register for signal <tx_128_255>.
    Found 1-bit register for signal <tx_256_511>.
    Found 1-bit register for signal <tx_512_1023>.
    Found 1-bit register for signal <tx_1024_max>.
    Found 1-bit register for signal <tx_oversize>.
    Found 1-bit register for signal <inc_vector<4>>.
    Found 1-bit register for signal <inc_vector<5>>.
    Found 1-bit register for signal <inc_vector<6>>.
    Found 1-bit register for signal <inc_vector<7>>.
    Found 1-bit register for signal <inc_vector<8>>.
    Found 1-bit register for signal <inc_vector<9>>.
    Found 1-bit register for signal <inc_vector<10>>.
    Found 1-bit register for signal <inc_vector<11>>.
    Found 1-bit register for signal <inc_vector<12>>.
    Found 1-bit register for signal <inc_vector<13>>.
    Found 1-bit register for signal <inc_vector<14>>.
    Found 1-bit register for signal <inc_vector<15>>.
    Found 1-bit register for signal <inc_vector<16>>.
    Found 1-bit register for signal <inc_vector<17>>.
    Found 1-bit register for signal <inc_vector<18>>.
    Found 1-bit register for signal <inc_vector<19>>.
    Found 1-bit register for signal <inc_vector<20>>.
    Found 1-bit register for signal <inc_vector<21>>.
    Found 1-bit register for signal <inc_vector<22>>.
    Found 1-bit register for signal <inc_vector<23>>.
    Found 1-bit register for signal <inc_vector<24>>.
    Found 1-bit register for signal <inc_vector<25>>.
    Found 1-bit register for signal <inc_vector<26>>.
    Found 1-bit register for signal <inc_vector<27>>.
    Found 1-bit register for signal <inc_vector<28>>.
    Found 1-bit register for signal <inc_vector<29>>.
    Found 1-bit register for signal <inc_vector<30>>.
    Found 1-bit register for signal <inc_vector<31>>.
    Found 1-bit register for signal <inc_vector<32>>.
    Found 1-bit register for signal <inc_vector<33>>.
    Found 1-bit register for signal <rx_statistics_valid_reg>.
    Found 14-bit comparator greater for signal <GND_15_o_rx_frame_length[13]_LessThan_15_o> created at line 337
    Found 14-bit comparator greater for signal <GND_15_o_rx_frame_length[13]_LessThan_16_o> created at line 338
    Found 14-bit comparator greater for signal <GND_15_o_tx_frame_length[13]_LessThan_21_o> created at line 359
    Found 14-bit comparator greater for signal <GND_15_o_tx_frame_length[13]_LessThan_22_o> created at line 360
    Summary:
	inferred 134 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <vector_decode> synthesized.

Synthesizing Unit <ten_100_1g_eth_fifo>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\ten_100_1g_eth_fifo.v".
        FULL_DUPLEX_ONLY = 1
    Summary:
	no macro.
Unit <ten_100_1g_eth_fifo> synthesized.

Synthesizing Unit <tx_client_fifo>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v".
        FULL_DUPLEX_ONLY = 1
    Set property "ASYNC_REG = TRUE" for signal <wr_rd_addr>.
    Set property "ASYNC_REG = TRUE" for signal <wr_col_window_pipe>.
    Set property "INIT = 0" for signal <rd_tran_frame_tog>.
    Set property "INIT = 0" for signal <wr_tran_frame_delay>.
    Set property "INIT = 0" for signal <rd_retran_frame_tog>.
    Set property "INIT = 0" for signal <wr_retran_frame_delay>.
    Set property "INIT = 0" for signal <rd_txfer_tog>.
    Set property "INIT = 0" for signal <wr_txfer_tog_delay>.
WARNING:Xst:647 - Input <tx_collision> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <tx_retransmit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" line 1652: Output port <DOA> of the instance <ramgen_l> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_client_fifo.v" line 1682: Output port <DOA> of the instance <ramgen_u> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wr_ovflow_dst_rdy>.
    Found 1-bit register for signal <wr_eof_state_reg>.
    Found 4-bit register for signal <rd_state>.
    Found 8-bit register for signal <tx_axis_mac_tdata_int>.
    Found 1-bit register for signal <tx_axis_mac_tvalid>.
    Found 1-bit register for signal <tx_axis_mac_tlast>.
    Found 1-bit register for signal <tx_axis_mac_tuser>.
    Found 1-bit register for signal <rd_tran_frame_tog>.
    Found 1-bit register for signal <wr_tran_frame_delay>.
    Found 1-bit register for signal <wr_transmit_frame>.
    Found 9-bit register for signal <wr_frames>.
    Found 1-bit register for signal <wr_frame_in_fifo>.
    Found 12-bit register for signal <wr_addr>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit register for signal <rd_addr>.
    Found 12-bit register for signal <rd_start_addr>.
    Found 12-bit register for signal <rd_dec_addr>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 1-bit register for signal <wr_data_pipe<0><7>>.
    Found 1-bit register for signal <wr_data_pipe<0><6>>.
    Found 1-bit register for signal <wr_data_pipe<0><5>>.
    Found 1-bit register for signal <wr_data_pipe<0><4>>.
    Found 1-bit register for signal <wr_data_pipe<0><3>>.
    Found 1-bit register for signal <wr_data_pipe<0><2>>.
    Found 1-bit register for signal <wr_data_pipe<0><1>>.
    Found 1-bit register for signal <wr_data_pipe<0><0>>.
    Found 1-bit register for signal <wr_data_pipe<1><7>>.
    Found 1-bit register for signal <wr_data_pipe<1><6>>.
    Found 1-bit register for signal <wr_data_pipe<1><5>>.
    Found 1-bit register for signal <wr_data_pipe<1><4>>.
    Found 1-bit register for signal <wr_data_pipe<1><3>>.
    Found 1-bit register for signal <wr_data_pipe<1><2>>.
    Found 1-bit register for signal <wr_data_pipe<1><1>>.
    Found 1-bit register for signal <wr_data_pipe<1><0>>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 1-bit register for signal <wr_eof_reg>.
    Found 1-bit register for signal <wr_sof_pipe<0>>.
    Found 1-bit register for signal <wr_sof_pipe<1>>.
    Found 2-bit register for signal <wr_accept_pipe>.
    Found 1-bit register for signal <wr_accept_bram>.
    Found 1-bit register for signal <wr_eof_pipe<0>>.
    Found 1-bit register for signal <wr_eof_pipe<1>>.
    Found 1-bit register for signal <wr_eof_bram>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 1-bit register for signal <rd_eof_pipe>.
    Found 1-bit register for signal <rd_eof>.
    Found 1-bit register for signal <rd_eof_reg>.
    Found 4-bit register for signal <rd_16_count>.
    Found 12-bit register for signal <rd_addr_txfer>.
    Found 1-bit register for signal <rd_txfer_tog>.
    Found 1-bit register for signal <wr_txfer_tog_delay>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 2-bit register for signal <wr_state>.
    Found finite state machine <FSM_5> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | tx_fifo_aclk (rising_edge)                     |
    | Reset              | tx_fifo_reset (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 15                                             |
    | Clock              | tx_mac_aclk (rising_edge)                      |
    | Reset              | tx_mac_reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <wr_frames[8]_GND_18_o_sub_144_OUT> created at line 1046.
    Found 12-bit subtractor for signal <rd_addr[11]_GND_18_o_sub_184_OUT> created at line 1308.
    Found 12-bit subtractor for signal <wr_rd_addr[11]_wr_addr[11]_sub_245_OUT> created at line 1530.
    Found 9-bit adder for signal <wr_frames[8]_GND_18_o_add_141_OUT> created at line 1043.
    Found 12-bit adder for signal <wr_addr[11]_GND_18_o_add_155_OUT> created at line 1164.
    Found 12-bit adder for signal <rd_addr[11]_GND_18_o_add_171_OUT> created at line 1193.
    Found 4-bit adder for signal <rd_16_count[3]_GND_18_o_add_223_OUT> created at line 1467.
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 195 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <tx_client_fifo> synthesized.

Synthesizing Unit <sync_block>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\sync_block.v".
        INITIALISE = 2'b00
    Set property "ASYNC_REG = TRUE" for instance <data_sync>.
    Set property "RLOC = X0Y0" for instance <data_sync>.
    Set property "RLOC = X0Y0" for instance <data_sync_reg>.
    Summary:
	no macro.
Unit <sync_block> synthesized.

Synthesizing Unit <BRAM_TDP_MACRO>.
    Related source file is "N:/P.15xf/rtf/devlib/verilog/src/unimacro/BRAM_TDP_MACRO.v".
        BRAM_SIZE = "18Kb"
        DEVICE = "7SERIES"
        DOA_REG = 0
        DOB_REG = 0
        INIT_A = 36'b000000000000000000000000000000000000
        INIT_B = 36'b000000000000000000000000000000000000
        INIT_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_10 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_11 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_12 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_13 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_14 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_15 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_16 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_17 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_18 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_19 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_1F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_20 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_21 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_22 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_23 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_24 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_25 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_26 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_27 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_28 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_29 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_2F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_30 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_31 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_32 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_33 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_34 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_35 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_36 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_37 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_38 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_39 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_3F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_40 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_41 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_42 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_43 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_44 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_45 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_46 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_47 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_48 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_49 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_4F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_50 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_51 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_52 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_53 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_54 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_55 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_56 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_57 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_58 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_59 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_5F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_60 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_61 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_62 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_63 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_64 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_65 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_66 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_67 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_68 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_69 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_6F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_70 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_71 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_72 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_73 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_74 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_75 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_76 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_77 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_78 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_79 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_7F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_00 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_01 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_02 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_03 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_04 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_05 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_06 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_07 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_08 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_09 = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0A = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0B = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0C = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0D = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0E = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INITP_0F = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
        INIT_FILE = "NONE"
        READ_WIDTH_A = 9
        READ_WIDTH_B = 9
        SIM_COLLISION_CHECK = "ALL"
        SIM_MODE = "FAST"
        SRVAL_A = 36'b000000000000000000000000000000000000
        SRVAL_B = 36'b000000000000000000000000000000000000
        WRITE_MODE_A = "WRITE_FIRST"
        WRITE_MODE_B = "WRITE_FIRST"
        WRITE_WIDTH_A = 9
        WRITE_WIDTH_B = 9
    Summary:
	no macro.
Unit <BRAM_TDP_MACRO> synthesized.

Synthesizing Unit <rx_client_fifo>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\rx_client_fifo.v".
        WAIT_s = 3'b000
        QUEUE1_s = 3'b001
        QUEUE2_s = 3'b010
        QUEUE3_s = 3'b011
        QUEUE_SOF_s = 3'b100
        SOF_s = 3'b101
        DATA_s = 3'b110
        EOF_s = 3'b111
        IDLE_s = 3'b000
        FRAME_s = 3'b001
        GF_s = 3'b010
        BF_s = 3'b011
        OVFLOW_s = 3'b100
    Set property "INIT = 0" for signal <wr_store_frame_tog>.
    Set property "INIT = 0" for signal <rd_store_frame_delay>.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\rx_client_fifo.v" line 917: Output port <DOA> of the instance <ramgen_l> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\rx_client_fifo.v" line 947: Output port <DOA> of the instance <ramgen_u> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <rd_valid_pipe>.
    Found 1-bit register for signal <rx_axis_fifo_tlast_int>.
    Found 1-bit register for signal <rx_axis_fifo_tvalid>.
    Found 1-bit register for signal <rd_addr_reload>.
    Found 1-bit register for signal <frame_in_fifo>.
    Found 1-bit register for signal <rd_store_frame_delay>.
    Found 1-bit register for signal <rd_store_frame>.
    Found 1-bit register for signal <rd_pull_frame>.
    Found 9-bit register for signal <rd_frames>.
    Found 3-bit register for signal <wr_state>.
    Found 1-bit register for signal <wr_store_frame_tog>.
    Found 12-bit register for signal <wr_addr>.
    Found 12-bit register for signal <wr_start_addr>.
    Found 12-bit register for signal <rd_addr>.
    Found 1-bit register for signal <rd_bram_u>.
    Found 1-bit register for signal <rd_bram_u_reg>.
    Found 16-bit register for signal <n0209>.
    Found 8-bit register for signal <wr_data_bram>.
    Found 3-bit register for signal <wr_dv_pipe>.
    Found 2-bit register for signal <wr_eof_bram_pipe>.
    Found 1-bit register for signal <wr_eof_bram>.
    Found 2-bit register for signal <wr_gfbf_pipe>.
    Found 1-bit register for signal <wr_gf>.
    Found 1-bit register for signal <wr_bf>.
    Found 1-bit register for signal <rx_axis_mac_tready>.
    Found 8-bit register for signal <rd_data_pipe_u>.
    Found 8-bit register for signal <rd_data_pipe_l>.
    Found 8-bit register for signal <rd_data_pipe>.
    Found 8-bit register for signal <rx_axis_fifo_tdata>.
    Found 1-bit register for signal <rd_eof>.
    Found 2-bit register for signal <old_rd_addr>.
    Found 1-bit register for signal <update_addr_tog>.
    Found 1-bit register for signal <update_addr_tog_sync_reg>.
    Found 12-bit register for signal <wr_rd_addr>.
    Found 12-bit register for signal <wr_addr_diff>.
    Found 1-bit register for signal <wr_fifo_full>.
    Found 4-bit register for signal <wr_fifo_status>.
    Found 3-bit register for signal <rd_state>.
    Found finite state machine <FSM_6> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | rx_mac_aclk (rising_edge)                      |
    | Reset              | rx_mac_reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | rx_fifo_aclk (rising_edge)                     |
    | Reset              | rx_fifo_reset (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <rd_frames[8]_GND_23_o_sub_61_OUT> created at line 525.
    Found 12-bit subtractor for signal <rd_addr[11]_GND_23_o_sub_107_OUT> created at line 682.
    Found 9-bit adder for signal <rd_frames[8]_GND_23_o_add_57_OUT> created at line 520.
    Found 12-bit adder for signal <wr_addr[11]_GND_23_o_add_92_OUT> created at line 656.
    Found 12-bit adder for signal <rd_addr[11]_GND_23_o_add_108_OUT> created at line 685.
    Found 12-bit subtractor for signal <wr_addr_diff_in<11:0>> created at line 224.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 158 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <rx_client_fifo> synthesized.

Synthesizing Unit <gig_eth_pcs_pma_v11_2_block>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gig_eth_pcs_pma_v11_2_block.v".
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gig_eth_pcs_pma_v11_2_block.v" line 266: Output port <plllkdet> of the instance <transceiver_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gig_eth_pcs_pma_v11_2_block.v" line 266: Output port <rxelecidle> of the instance <transceiver_inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <gig_eth_pcs_pma_v11_2_block> synthesized.

Synthesizing Unit <sgmii_adapt>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\sgmii_adapt.v".
    Summary:
	no macro.
Unit <sgmii_adapt> synthesized.

Synthesizing Unit <clk_gen>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\clk_gen.v".
    Found 1-bit register for signal <clk_en_12_5_rise>.
    Found 1-bit register for signal <clk_en_12_5_fall>.
    Found 1-bit register for signal <clk1_25_reg>.
    Found 1-bit register for signal <clk_en_1_25_fall>.
    Found 1-bit register for signal <sgmii_clk_en>.
    Found 1-bit register for signal <sgmii_clk_r>.
    Found 1-bit register for signal <reset_fall>.
    Found 1-bit register for signal <speed_is_10_100_fall>.
    Found 1-bit register for signal <speed_is_100_fall>.
    Found 1-bit register for signal <sgmii_clk_f>.
    Found 1-bit register for signal <clk12_5_reg>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <clk_gen> synthesized.

Synthesizing Unit <johnson_cntr>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\johnson_cntr.v".
    Found 1-bit register for signal <reg2>.
    Found 1-bit register for signal <reg3>.
    Found 1-bit register for signal <reg4>.
    Found 1-bit register for signal <reg5>.
    Found 1-bit register for signal <reg1>.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <johnson_cntr> synthesized.

Synthesizing Unit <tx_rate_adapt>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\tx_rate_adapt.v".
    Found 1-bit register for signal <gmii_tx_en_out>.
    Found 1-bit register for signal <gmii_tx_er_out>.
    Found 8-bit register for signal <gmii_txd_out>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <tx_rate_adapt> synthesized.

Synthesizing Unit <rx_rate_adapt>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\rx_rate_adapt.v".
    Found 8-bit register for signal <rxd_reg2>.
    Found 1-bit register for signal <rx_dv_reg1>.
    Found 1-bit register for signal <rx_dv_reg2>.
    Found 1-bit register for signal <rx_er_reg1>.
    Found 1-bit register for signal <rx_er_reg2>.
    Found 1-bit register for signal <sfd_enable>.
    Found 1-bit register for signal <muxsel>.
    Found 8-bit register for signal <rxd_aligned>.
    Found 1-bit register for signal <rx_dv_aligned>.
    Found 1-bit register for signal <rx_er_aligned>.
    Found 8-bit register for signal <gmii_rxd_out>.
    Found 1-bit register for signal <gmii_rx_dv_out>.
    Found 1-bit register for signal <gmii_rx_er_out>.
    Found 8-bit register for signal <rxd_reg1>.
    Summary:
	inferred  42 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <rx_rate_adapt> synthesized.

Synthesizing Unit <transceiver>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v".
WARNING:Xst:647 - Input <loopback> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" line 177: Output port <reset_out> of the instance <reclock_txreset> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" line 298: Output port <GT0_RXBUFSTATUS_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" line 298: Output port <GT0_CPLLFBCLKLOST_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" line 298: Output port <GT0_CPLLREFCLKLOST_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" line 298: Output port <GT0_EYESCANDATAERROR_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" line 298: Output port <GT0_RXCDRLOCK_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" line 298: Output port <GT0_RXRESETDONE_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" line 298: Output port <GT0_TXOUTCLKFABRIC_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" line 298: Output port <GT0_TXOUTCLKPCS_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\transceiver.v" line 298: Output port <GT0_TXRESETDONE_OUT> of the instance <gtwizard_inst> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <txdata_reg>.
    Found 1-bit register for signal <txchardispmode_reg>.
    Found 1-bit register for signal <txchardispval_reg>.
    Found 1-bit register for signal <txcharisk_reg>.
    Found 16-bit register for signal <txdata_double>.
    Found 2-bit register for signal <txchardispmode_double>.
    Found 2-bit register for signal <txchardispval_double>.
    Found 2-bit register for signal <txcharisk_double>.
    Found 16-bit register for signal <txdata_int>.
    Found 2-bit register for signal <txchardispmode_int>.
    Found 2-bit register for signal <txchardispval_int>.
    Found 2-bit register for signal <txcharisk_int>.
    Found 1-bit register for signal <txbufstatus_reg<1>>.
    Found 8-bit register for signal <reset_counter>.
    Found 6-bit register for signal <reset_pulse>.
    Found 1-bit register for signal <txbuferr>.
    Found 1-bit register for signal <toggle>.
    Found 8-bit adder for signal <reset_counter[7]_GND_33_o_add_26_OUT> created at line 273.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <transceiver> synthesized.

Synthesizing Unit <reset_sync_pcs_pma>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\reset_sync-11.2.v".
        INITIALISE = 2'b11
    Set property "shreg_extract = no" for signal <reset_stage1>.
    Set property "ASYNC_REG = TRUE" for signal <reset_stage1>.
    Set property "shreg_extract = no" for signal <reset_stage2>.
    Set property "ASYNC_REG = TRUE" for signal <reset_stage2>.
    Summary:
	no macro.
Unit <reset_sync_pcs_pma> synthesized.

Synthesizing Unit <GTWIZARD>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gtwizard.v".
        WRAPPER_SIM_GTRESET_SPEEDUP = "TRUE"
        RX_DFE_KL_CFG2_IN = 32'b00110000000100001101100100001100
        PMA_RSV_IN = 32'b00000000000000011000010010000000
        SIM_VERSION = "3.0"
    Summary:
	no macro.
Unit <GTWIZARD> synthesized.

Synthesizing Unit <GTWIZARD_GT>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\gtwizard_gt.v".
        GT_SIM_GTRESET_SPEEDUP = "TRUE"
        RX_DFE_KL_CFG2_IN = 32'b00110000000100001101100100001100
        PMA_RSV_IN = 32'b00000000000000011000010010000000
        PCS_RSVD_ATTR_IN = 48'b000000000000000000000000000000000000000000000000
        SIM_VERSION = "3.0"
WARNING:Xst:647 - Input <RXPCSRESET> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <RXPCSRSET> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <GTWIZARD_GT> synthesized.

Synthesizing Unit <rx_elastic_buffer>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\rx_elastic_buffer.v".
    Found 36-bit register for signal <wr_data_reg>.
    Found 1-bit register for signal <wr_enable>.
    Found 1-bit register for signal <remove_idle>.
    Found 1-bit register for signal <k28p5_wr_reg>.
    Found 1-bit register for signal <d16p2_wr_reg>.
    Found 6-bit register for signal <wr_addr_plus2>.
    Found 6-bit register for signal <wr_addr_plus1>.
    Found 6-bit register for signal <wr_addr>.
    Found 6-bit register for signal <wr_addr_gray>.
    Found 1-bit register for signal <rd_data<0>>.
    Found 1-bit register for signal <rd_data<1>>.
    Found 1-bit register for signal <rd_data<2>>.
    Found 1-bit register for signal <rd_data<3>>.
    Found 1-bit register for signal <rd_data<4>>.
    Found 1-bit register for signal <rd_data<5>>.
    Found 1-bit register for signal <rd_data<6>>.
    Found 1-bit register for signal <rd_data<7>>.
    Found 1-bit register for signal <rd_data<8>>.
    Found 1-bit register for signal <rd_data<9>>.
    Found 1-bit register for signal <rd_data<10>>.
    Found 1-bit register for signal <rd_data<11>>.
    Found 1-bit register for signal <rd_data<12>>.
    Found 1-bit register for signal <rd_data<13>>.
    Found 1-bit register for signal <rd_data<14>>.
    Found 1-bit register for signal <rd_data<15>>.
    Found 1-bit register for signal <rd_data<16>>.
    Found 1-bit register for signal <rd_data<17>>.
    Found 1-bit register for signal <rd_data<18>>.
    Found 1-bit register for signal <rd_data<19>>.
    Found 1-bit register for signal <rd_data<20>>.
    Found 1-bit register for signal <rd_data<21>>.
    Found 1-bit register for signal <rd_data<22>>.
    Found 1-bit register for signal <rd_data<23>>.
    Found 1-bit register for signal <rd_data<24>>.
    Found 1-bit register for signal <rd_data<25>>.
    Found 1-bit register for signal <rd_data<26>>.
    Found 1-bit register for signal <rd_data<27>>.
    Found 1-bit register for signal <rd_data<28>>.
    Found 1-bit register for signal <rd_data<29>>.
    Found 1-bit register for signal <rd_data<30>>.
    Found 1-bit register for signal <rd_data<31>>.
    Found 1-bit register for signal <rd_data<32>>.
    Found 1-bit register for signal <rd_data<33>>.
    Found 1-bit register for signal <rd_data<34>>.
    Found 1-bit register for signal <rd_data<35>>.
    Found 36-bit register for signal <rd_data_reg>.
    Found 1-bit register for signal <even>.
    Found 1-bit register for signal <rd_enable>.
    Found 1-bit register for signal <insert_idle>.
    Found 1-bit register for signal <insert_idle_reg>.
    Found 6-bit register for signal <rd_addr_plus2>.
    Found 6-bit register for signal <rd_addr_plus1>.
    Found 6-bit register for signal <rd_addr>.
    Found 6-bit register for signal <rd_addr_gray>.
    Found 1-bit register for signal <rxchariscomma_usr>.
    Found 1-bit register for signal <rxcharisk_usr>.
    Found 1-bit register for signal <rxdisperr_usr>.
    Found 1-bit register for signal <rxnotintable_usr>.
    Found 1-bit register for signal <rxrundisp_usr>.
    Found 8-bit register for signal <rxdata_usr>.
    Found 3-bit register for signal <rxclkcorcnt>.
    Found 6-bit register for signal <rd_occupancy>.
    Found 1-bit register for signal <rxbuferr>.
    Found 6-bit register for signal <wr_occupancy>.
    Found 35-bit register for signal <wr_data>.
    Found finite state machine <FSM_8> for signal <rxclkcorcnt>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | rxusrclk2 (rising_edge)                        |
    | Reset              | rxreset (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <rd_wr_addr[5]_rd_addr[5]_sub_164_OUT> created at line 652.
    Found 6-bit subtractor for signal <wr_addr[5]_wr_rd_addr[5]_sub_176_OUT> created at line 737.
    Found 6-bit adder for signal <wr_addr_plus2[5]_GND_39_o_add_25_OUT> created at line 299.
    Found 6-bit adder for signal <rd_addr_plus2[5]_GND_39_o_add_129_OUT> created at line 515.
    Found 6-bit comparator greater for signal <emptying> created at line 658
    Found 6-bit comparator greater for signal <underflow> created at line 663
    Found 6-bit comparator greater for signal <overflow> created at line 668
    Found 6-bit comparator greater for signal <filling> created at line 743
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 225 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  17 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <rx_elastic_buffer> synthesized.

Synthesizing Unit <basic_pat_gen>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\basic_pat_gen.v".
        DEST_ADDR = 48'b110110100000000100000010000000110000010000000101
        SRC_ADDR = 48'b010110100000000100000010000000110000010000000101
        MAX_SIZE = 16'b0000000111110100
        MIN_SIZE = 16'b0000000001000000
        ENABLE_VLAN = 1'b0
        VLAN_ID = 12'b000000000010
        VLAN_PRIORITY = 3'b010
    Summary:
	no macro.
Unit <basic_pat_gen> synthesized.

Synthesizing Unit <axi_pat_gen>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_gen.v".
        DEST_ADDR = 48'b110110100000000100000010000000110000010000000101
        SRC_ADDR = 48'b010110100000000100000010000000110000010000000101
        MAX_SIZE = 16'b0000000111110100
        MIN_SIZE = 16'b0000000001000000
        ENABLE_VLAN = 1'b0
        VLAN_ID = 12'b000000000010
        VLAN_PRIORITY = 3'b010
    Found 4-bit register for signal <header_count>.
    Found 5-bit register for signal <overhead_count>.
    Found 12-bit register for signal <pkt_size>.
    Found 8-bit register for signal <basic_rc_counter>.
    Found 1-bit register for signal <add_credit>.
    Found 13-bit register for signal <credit_count>.
    Found 3-bit register for signal <gen_state>.
    Found 1-bit register for signal <tvalid_int>.
    Found 8-bit register for signal <tdata>.
    Found 1-bit register for signal <tlast>.
    Found 12-bit register for signal <byte_count>.
    Found finite state machine <FSM_9> for signal <gen_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | axi_tclk (rising_edge)                         |
    | Reset              | axi_treset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <header_count[3]_GND_42_o_add_12_OUT> created at line 147.
    Found 12-bit adder for signal <pkt_size[11]_GND_42_o_add_31_OUT> created at line 180.
    Found 8-bit adder for signal <basic_rc_counter[7]_GND_42_o_add_37_OUT> created at line 228.
    Found 13-bit adder for signal <credit_count[12]_GND_42_o_add_50_OUT> created at line 265.
    Found 12-bit subtractor for signal <GND_42_o_GND_42_o_sub_4_OUT<11:0>> created at line 133.
    Found 5-bit subtractor for signal <GND_42_o_GND_42_o_sub_22_OUT<4:0>> created at line 161.
    Found 13-bit subtractor for signal <GND_42_o_GND_42_o_sub_48_OUT<12:0>> created at line 261.
    Found 8-bit comparator greater for signal <basic_rc_counter[7]_PWR_46_o_LessThan_42_o> created at line 236
    Found 8-bit comparator greater for signal <basic_rc_counter[7]_GND_42_o_LessThan_43_o> created at line 241
    Found 8-bit comparator greater for signal <basic_rc_counter[7]_GND_42_o_LessThan_44_o> created at line 246
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_pat_gen> synthesized.

Synthesizing Unit <axi_pat_check>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pat_check.v".
        DEST_ADDR = 48'b110110100000000100000010000000110000010000000101
        SRC_ADDR = 48'b010110100000000100000010000000110000010000000101
        MAX_SIZE = 16'b0000000111110100
        MIN_SIZE = 16'b0000000001000000
        ENABLE_VLAN = 1'b0
        VLAN_ID = 12'b000000000010
        VLAN_PRIORITY = 3'b010
    Found 2-bit register for signal <rx_state>.
    Found 5-bit register for signal <packet_count>.
    Found 16-bit register for signal <packet_size>.
    Found 8-bit register for signal <expected_data>.
    Found 1-bit register for signal <errored_addr_data>.
    Found 1-bit register for signal <errored_swap_data>.
    Found 1-bit register for signal <errored_data>.
    Found 1-bit register for signal <maybe_frame_error>.
    Found 1-bit register for signal <frame_error_int>.
    Found 16-bit register for signal <frame_activity_count>.
    Found 1-bit register for signal <sm_active>.
    Found finite state machine <FSM_10> for signal <rx_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 19                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | axi_tclk (rising_edge)                         |
    | Reset              | axi_tresetn_INV_235_o (positive)               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <packet_count[4]_GND_50_o_add_25_OUT> created at line 205.
    Found 16-bit adder for signal <packet_size[15]_GND_50_o_add_38_OUT> created at line 223.
    Found 16-bit adder for signal <frame_activity_count[15]_GND_50_o_add_73_OUT> created at line 376.
    Found 8-bit subtractor for signal <GND_50_o_GND_50_o_sub_50_OUT<7:0>> created at line 233.
    Found 5-bit comparator lessequal for signal <n0063> created at line 232
    Found 5-bit comparator lessequal for signal <n0072> created at line 311
    Found 8-bit comparator not equal for signal <n0077> created at line 312
    Found 8-bit comparator not equal for signal <n0084> created at line 325
    Found 8-bit comparator not equal for signal <n0094> created at line 334
    Found 8-bit comparator not equal for signal <n0099> created at line 338
    Found 8-bit comparator not equal for signal <n0105> created at line 342
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <axi_pat_check> synthesized.

Synthesizing Unit <axi_mux>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_mux.v".
    Summary:
	inferred   4 Multiplexer(s).
Unit <axi_mux> synthesized.

Synthesizing Unit <axi_pipe>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\axi_pipe.v".
    Found 6-bit register for signal <rd_addr>.
    Found 1-bit register for signal <rx_axis_fifo_tready_int>.
    Found 6-bit register for signal <wr_addr>.
    Found 6-bit adder for signal <wr_addr[5]_GND_53_o_add_1_OUT> created at line 98.
    Found 6-bit adder for signal <rd_addr[5]_GND_53_o_add_6_OUT> created at line 110.
    Found 2-bit subtractor for signal <rd_block> created at line 79.
    Found 2-bit comparator not equal for signal <wr_block[1]_rd_block[1]_equal_14_o> created at line 125
    Found 6-bit comparator not equal for signal <rd_addr[5]_wr_addr[5]_equal_15_o> created at line 136
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <axi_pipe> synthesized.

Synthesizing Unit <address_swap>.
    Related source file is "C:\Users\VNIE-RESEARCH\Google Drive\v-7 Interface Git\Project_Files\Ethernet_Try1\address_swap.v".
        IDLE = 3'b000
        WAIT = 3'b001
        READ_DEST = 3'b010
        READ_SRC = 3'b011
        READ_DEST2 = 3'b100
        READ_SRC2 = 3'b101
        READ = 3'b110
        WRITE_SLOT1 = 2'b01
        WRITE_SLOT2 = 2'b10
        WRITE = 2'b11
    Found 1-bit register for signal <rx_axis_fifo_tlast_reg>.
    Found 1-bit register for signal <new_packet_start>.
    Found 2-bit register for signal <wr_state>.
    Found 1-bit register for signal <packet_waiting>.
    Found 4-bit register for signal <wr_count>.
    Found 3-bit register for signal <wr_slot>.
    Found 3-bit register for signal <wr_addr>.
    Found 1-bit register for signal <fifo_full>.
    Found 3-bit register for signal <rd_state>.
    Found 4-bit register for signal <rd_count>.
    Found 1-bit register for signal <rd_count_6>.
    Found 1-bit register for signal <rd_count_12>.
    Found 3-bit register for signal <rd_slot>.
    Found 3-bit register for signal <rd_addr>.
    Found 8-bit register for signal <tx_axis_fifo_tdata>.
    Found 1-bit register for signal <tx_axis_fifo_tvalid>.
    Found 1-bit register for signal <tx_axis_fifo_tlast_int>.
    Found 1-bit register for signal <rx_axis_fifo_tvalid_reg>.
    Found finite state machine <FSM_11> for signal <wr_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | axi_tclk (rising_edge)                         |
    | Reset              | axi_treset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <rd_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 27                                             |
    | Inputs             | 9                                              |
    | Outputs            | 11                                             |
    | Clock              | axi_tclk (rising_edge)                         |
    | Reset              | axi_treset (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit subtractor for signal <slot_diff> created at line 251.
    Found 4-bit adder for signal <wr_count[3]_GND_54_o_add_27_OUT> created at line 217.
    Found 3-bit adder for signal <wr_addr[2]_GND_54_o_add_39_OUT> created at line 245.
    Found 3-bit adder for signal <wr_slot[2]_GND_54_o_add_41_OUT> created at line 247.
    Found 4-bit adder for signal <rd_count[3]_GND_54_o_add_82_OUT> created at line 367.
    Found 3-bit adder for signal <rd_addr[2]_GND_54_o_add_102_OUT> created at line 415.
    Found 3-bit adder for signal <rd_slot[2]_GND_54_o_add_104_OUT> created at line 417.
    Found 2-bit 4-to-1 multiplexer for signal <next_wr_state> created at line 158.
    Found 6-bit comparator equal for signal <fifo_empty> created at line 425
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  27 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <address_swap> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 37
 12-bit adder                                          : 4
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 4
 13-bit addsub                                         : 1
 16-bit adder                                          : 2
 2-bit subtractor                                      : 1
 3-bit adder                                           : 4
 3-bit subtractor                                      : 1
 4-bit adder                                           : 4
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 5
 6-bit addsub                                          : 1
 6-bit subtractor                                      : 2
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
 9-bit addsub                                          : 2
# Registers                                            : 347
 1-bit register                                        : 232
 12-bit register                                       : 15
 13-bit register                                       : 1
 16-bit register                                       : 6
 18-bit register                                       : 1
 19-bit register                                       : 1
 2-bit register                                        : 16
 21-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 5
 30-bit register                                       : 1
 32-bit register                                       : 9
 34-bit register                                       : 1
 35-bit register                                       : 1
 36-bit register                                       : 3
 37-bit register                                       : 1
 4-bit register                                        : 7
 5-bit register                                        : 4
 6-bit register                                        : 15
 8-bit register                                        : 23
 9-bit register                                        : 3
# Comparators                                          : 21
 14-bit comparator greater                             : 4
 2-bit comparator not equal                            : 1
 5-bit comparator lessequal                            : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 4
 6-bit comparator not equal                            : 1
 8-bit comparator greater                              : 3
 8-bit comparator not equal                            : 5
# Multiplexers                                         : 277
 1-bit 2-to-1 multiplexer                              : 184
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 7
 16-bit 2-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 6
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 18
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 23
 34-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 10
 8-bit 2-to-1 multiplexer                              : 12
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1
# FSMs                                                 : 13
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <gig_eth_pcs_pma_v11_2.ngc>.
Reading core <tri_mode_eth_mac_v5_2.ngc>.
INFO:coreutil - Design Linking license for component <tri_mode_eth_mac> found. This license does not allow you to generate bitstreams for designs that incorporate this component. You may generate functional simulation netlists, but you may not evaluate this component in hardware.
   For ordering information, please refer to the product page for this component on: www.xilinx.com
Loading core <gig_eth_pcs_pma_v11_2> for timing and area information for instance <gig_eth_pcs_pma_core>.
Loading core <tri_mode_eth_mac_v5_2> for timing and area information for instance <trimac_core>.
INFO:Xst:2261 - The FF/Latch <mdio_reg_addr_1> in Unit <axi_lite_controller> is equivalent to the following 4 FFs/Latches, which will be removed : <mdio_reg_addr_4> <mdio_reg_addr_5> <mdio_reg_addr_6> <mdio_reg_addr_7> 
INFO:Xst:2261 - The FF/Latch <wr_rd_addr_0> in Unit <rx_fifo_i> is equivalent to the following 5 FFs/Latches, which will be removed : <wr_rd_addr_1> <wr_rd_addr_2> <wr_rd_addr_3> <wr_rd_addr_4> <wr_rd_addr_5> 
WARNING:Xst:1710 - FF/Latch <mdio_reg_addr_1> (without init value) has a constant value of 0 in block <axi_lite_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_axis_mac_tuser> (without init value) has a constant value of 0 in block <tx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rd_addr_0> (without init value) has a constant value of 0 in block <rx_fifo_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rd_data_14> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_15> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_29> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_30> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_31> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_32> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_33> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_34> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_35> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_reg_14> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_reg_15> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_reg_29> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_reg_30> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_reg_31> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_reg_32> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_reg_33> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_reg_34> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <rd_data_reg_35> of sequential type is unconnected in block <rx_elastic_buffer_inst>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <tx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_0> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <wr_addr_diff_1> of sequential type is unconnected in block <rx_fifo_i>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_5> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_6> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_7> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_8> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_9> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_10> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_11> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_12> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_13> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_14> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_15> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_16> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_17> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_18> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_20> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_21> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_22> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_23> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_24> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_25> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_26> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_27> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_28> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_29> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_30> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_1> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_5> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_6> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_7> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_8> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_9> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_10> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_11> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_12> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_13> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_14> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_15> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_16> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_17> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_18> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_20> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_22> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_27> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2404 -  FFs/Latches <mdio_reg_addr<7:4>> (without init value) have a constant value of 0 in block <axi_lite_sm>.

Synthesizing (advanced) Unit <address_swap>.
The following registers are absorbed into counter <wr_count>: 1 register on signal <wr_count>.
The following registers are absorbed into counter <rd_count>: 1 register on signal <rd_count>.
Unit <address_swap> synthesized (advanced).

Synthesizing (advanced) Unit <axi_pat_check>.
The following registers are absorbed into counter <expected_data>: 1 register on signal <expected_data>.
The following registers are absorbed into counter <packet_count>: 1 register on signal <packet_count>.
The following registers are absorbed into counter <frame_activity_count>: 1 register on signal <frame_activity_count>.
Unit <axi_pat_check> synthesized (advanced).

Synthesizing (advanced) Unit <axi_pat_gen>.
The following registers are absorbed into counter <basic_rc_counter>: 1 register on signal <basic_rc_counter>.
The following registers are absorbed into counter <overhead_count>: 1 register on signal <overhead_count>.
The following registers are absorbed into counter <header_count>: 1 register on signal <header_count>.
The following registers are absorbed into counter <credit_count>: 1 register on signal <credit_count>.
The following registers are absorbed into counter <byte_count>: 1 register on signal <byte_count>.
Unit <axi_pat_gen> synthesized (advanced).

Synthesizing (advanced) Unit <axi_pipe>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
Unit <axi_pipe> synthesized (advanced).

Synthesizing (advanced) Unit <rx_client_fifo>.
The following registers are absorbed into accumulator <rd_addr>: 1 register on signal <rd_addr>, 1 register on signal <rd_addr_reload>.
The following registers are absorbed into counter <rd_frames>: 1 register on signal <rd_frames>.
The following registers are absorbed into counter <wr_addr>: 1 register on signal <wr_addr>.
Unit <rx_client_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <rx_elastic_buffer>.
The following registers are absorbed into counter <wr_addr_plus2>: 1 register on signal <wr_addr_plus2>.
The following registers are absorbed into counter <rd_addr_plus2>: 1 register on signal <rd_addr_plus2>.
Unit <rx_elastic_buffer> synthesized (advanced).

Synthesizing (advanced) Unit <transceiver>.
The following registers are absorbed into counter <reset_counter>: 1 register on signal <reset_counter>.
Unit <transceiver> synthesized (advanced).

Synthesizing (advanced) Unit <tri_mode_eth_mac_v5_2_example_design>.
The following registers are absorbed into counter <phy_reset_count>: 1 register on signal <phy_reset_count>.
Unit <tri_mode_eth_mac_v5_2_example_design> synthesized (advanced).

Synthesizing (advanced) Unit <tx_client_fifo>.
The following registers are absorbed into counter <wr_frames>: 1 register on signal <wr_frames>.
The following registers are absorbed into counter <rd_16_count>: 1 register on signal <rd_16_count>.
The following registers are absorbed into counter <rd_addr>: 1 register on signal <rd_addr>.
Unit <tx_client_fifo> synthesized (advanced).
WARNING:Xst:2677 - Node <rd_data_14> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_15> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_29> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_30> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_31> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_32> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_33> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_34> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_35> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_reg_14> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_reg_15> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_reg_29> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_reg_30> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_reg_31> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_reg_32> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_reg_33> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_reg_34> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <rd_data_reg_35> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_5> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_6> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_7> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_8> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_9> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_10> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_11> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_12> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_13> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_14> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_15> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_16> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_17> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_18> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_20> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_21> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_22> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_23> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_24> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_25> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_26> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_27> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_28> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_29> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <tx_statistics_vector_reg_30> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_1> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_5> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_6> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_7> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_8> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_9> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_10> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_11> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_12> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_13> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_14> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_15> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_16> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_17> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_18> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_20> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_22> of sequential type is unconnected in block <vector_decode>.
WARNING:Xst:2677 - Node <rx_statistics_vector_reg_27> of sequential type is unconnected in block <vector_decode>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 15
 12-bit adder                                          : 2
 12-bit subtractor                                     : 3
 16-bit adder                                          : 1
 2-bit subtractor                                      : 1
 3-bit adder                                           : 4
 3-bit subtractor                                      : 1
 6-bit addsub                                          : 1
 6-bit subtractor                                      : 2
# Counters                                             : 21
 12-bit down counter                                   : 1
 12-bit up counter                                     : 2
 13-bit updown counter                                 : 1
 16-bit up counter                                     : 1
 4-bit up counter                                      : 4
 5-bit down counter                                    : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 5
 8-bit down counter                                    : 1
 8-bit up counter                                      : 2
 9-bit updown counter                                  : 2
# Accumulators                                         : 1
 12-bit updown accumulator                             : 1
# Registers                                            : 1349
 Flip-Flops                                            : 1349
# Comparators                                          : 21
 14-bit comparator greater                             : 4
 2-bit comparator not equal                            : 1
 5-bit comparator lessequal                            : 2
 6-bit comparator equal                                : 1
 6-bit comparator greater                              : 4
 6-bit comparator not equal                            : 1
 8-bit comparator greater                              : 3
 8-bit comparator not equal                            : 5
# Multiplexers                                         : 296
 1-bit 2-to-1 multiplexer                              : 216
 1-bit 8-to-1 multiplexer                              : 1
 12-bit 2-to-1 multiplexer                             : 4
 16-bit 2-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 5
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 18
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 22
 34-bit 2-to-1 multiplexer                             : 1
 36-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2
 6-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 13
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <mdio_reg_addr_1> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_axis_mac_tuser> (without init value) has a constant value of 0 in block <tx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_rd_addr_0> (without init value) has a constant value of 0 in block <rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_1> (without init value) has a constant value of 0 in block <rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_2> (without init value) has a constant value of 0 in block <rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_3> (without init value) has a constant value of 0 in block <rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_4> (without init value) has a constant value of 0 in block <rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_rd_addr_5> (without init value) has a constant value of 0 in block <rx_client_fifo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1730 - XST has found some RLOC properties in element gtx_reset_gen which is instantiated several times. To handle this constraint XST will add the property "hu_set gtx_reset_gen" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element chk_reset_gen which is instantiated several times. To handle this constraint XST will add the property "hu_set chk_reset_gen" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element gen_sync_reset which is instantiated several times. To handle this constraint XST will add the property "hu_set gen_sync_reset" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element axi_lite_reset_gen which is instantiated several times. To handle this constraint XST will add the property "hu_set axi_lite_reset_gen" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element glbl_reset_gen which is instantiated several times. To handle this constraint XST will add the property "hu_set glbl_reset_gen" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element core_wrapper/sgmii_logic/resync_speed_100 which is instantiated several times. To handle this constraint XST will add the property "hu_set core_wrapper/sgmii_logic/resync_speed_100" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element core_wrapper/sgmii_logic/resync_speed_10_100 which is instantiated several times. To handle this constraint XST will add the property "hu_set core_wrapper/sgmii_logic/resync_speed_10_100" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element sync_rd_addr_tog which is instantiated several times. To handle this constraint XST will add the property "hu_set sync_rd_addr_tog" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element resync_wr_store_frame_tog which is instantiated several times. To handle this constraint XST will add the property "hu_set resync_wr_store_frame_tog" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element resync_wr_frame_in_fifo which is instantiated several times. To handle this constraint XST will add the property "hu_set resync_wr_frame_in_fifo" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element resync_rd_txfer_tog which is instantiated several times. To handle this constraint XST will add the property "hu_set resync_rd_txfer_tog" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element resync_rd_tran_frame_tog which is instantiated several times. To handle this constraint XST will add the property "hu_set resync_rd_tran_frame_tog" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element reclock_wr_addrgray[5].sync_wr_addrgray which is instantiated several times. To handle this constraint XST will add the property "hu_set reclock_wr_addrgray[5].sync_wr_addrgray" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element reclock_wr_addrgray[4].sync_wr_addrgray which is instantiated several times. To handle this constraint XST will add the property "hu_set reclock_wr_addrgray[4].sync_wr_addrgray" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element reclock_wr_addrgray[3].sync_wr_addrgray which is instantiated several times. To handle this constraint XST will add the property "hu_set reclock_wr_addrgray[3].sync_wr_addrgray" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element reclock_wr_addrgray[2].sync_wr_addrgray which is instantiated several times. To handle this constraint XST will add the property "hu_set reclock_wr_addrgray[2].sync_wr_addrgray" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element reclock_wr_addrgray[1].sync_wr_addrgray which is instantiated several times. To handle this constraint XST will add the property "hu_set reclock_wr_addrgray[1].sync_wr_addrgray" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element reclock_wr_addrgray[0].sync_wr_addrgray which is instantiated several times. To handle this constraint XST will add the property "hu_set reclock_wr_addrgray[0].sync_wr_addrgray" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element reclock_rd_addrgray[5].sync_rd_addrgray which is instantiated several times. To handle this constraint XST will add the property "hu_set reclock_rd_addrgray[5].sync_rd_addrgray" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element reclock_rd_addrgray[4].sync_rd_addrgray which is instantiated several times. To handle this constraint XST will add the property "hu_set reclock_rd_addrgray[4].sync_rd_addrgray" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element reclock_rd_addrgray[3].sync_rd_addrgray which is instantiated several times. To handle this constraint XST will add the property "hu_set reclock_rd_addrgray[3].sync_rd_addrgray" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element reclock_rd_addrgray[2].sync_rd_addrgray which is instantiated several times. To handle this constraint XST will add the property "hu_set reclock_rd_addrgray[2].sync_rd_addrgray" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element reclock_rd_addrgray[1].sync_rd_addrgray which is instantiated several times. To handle this constraint XST will add the property "hu_set reclock_rd_addrgray[1].sync_rd_addrgray" on each element with RLOC.
INFO:Xst:1730 - XST has found some RLOC properties in element reclock_rd_addrgray[0].sync_rd_addrgray which is instantiated several times. To handle this constraint XST will add the property "hu_set reclock_rd_addrgray[0].sync_rd_addrgray" on each element with RLOC.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_lite_controller/FSM_1> on signal <mdio_access_sm[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 01
 10    | 11
 01    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_lite_controller/FSM_2> on signal <axi_access_sm[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <axi_lite_controller/FSM_0> on signal <axi_state[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 01111 | 01111
 00100 | 00100
 01011 | 01011
 01101 | 01101
 01100 | 01100
 01110 | 01110
 10001 | 10001
 10010 | 10010
 10000 | 10000
 10011 | 10011
 10100 | 10100
 10101 | 10101
 10110 | 10110
 11001 | 11001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <basic_pat_gen/axi_pat_gen/FSM_9> on signal <gen_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <basic_pat_gen/axi_pat_check/FSM_10> on signal <rx_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <basic_pat_gen/address_swap/FSM_12> on signal <rd_state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 100   | 010
 011   | 011
 110   | 100
 010   | 101
 101   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <basic_pat_gen/address_swap/FSM_11> on signal <wr_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <core_wrapper/transceiver_inst/rx_elastic_buffer_inst/FSM_8> on signal <rxclkcorcnt[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 111   | 01
 001   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_5> on signal <wr_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trimac_fifo_block/user_side_FIFO/tx_fifo_i/FSM_4> on signal <rd_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1000  | 1000
 1010  | 1010
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trimac_fifo_block/user_side_FIFO/rx_fifo_i/FSM_7> on signal <rd_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 110   | 110
 101   | 101
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trimac_fifo_block/user_side_FIFO/rx_fifo_i/FSM_6> on signal <wr_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 011   | 011
 010   | 010
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/FSM_3> on signal <access_cs[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
WARNING:Xst:1710 - FF/Latch <s_axi_araddr_29> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_30> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_31> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_12> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_13> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_14> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_15> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_16> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_17> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_18> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_19> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_20> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_21> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_22> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_23> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_24> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_25> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_26> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_27> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_28> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_29> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_30> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_awaddr_31> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_12> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_13> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_14> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_15> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_16> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <addr_17> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_12> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_13> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_14> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_15> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_16> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_17> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_18> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_19> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_20> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_21> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_22> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_23> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_24> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_25> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_26> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_27> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_araddr_28> (without init value) has a constant value of 0 in block <axi_lite_sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <wr_data_8> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_13> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_14> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_23> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_28> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_29> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_30> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_31> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_32> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_33> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_34> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_reg_35> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_reg_34> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_reg_33> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_reg_32> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_reg_31> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_reg_30> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_reg_29> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_reg_24> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_reg_15> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_reg_14> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <wr_data_reg_8> (without init value) has a constant value of 0 in block <rx_elastic_buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wr_occupancy_0> of sequential type is unconnected in block <rx_elastic_buffer>.
WARNING:Xst:1710 - FF/Latch <s_axi_bresp_reg_0> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <s_axi_rresp_reg_0> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rd_addr_reload> in Unit <rx_client_fifo> is equivalent to the following FF/Latch, which will be removed : <name> 

Optimizing unit <tx_rate_adapt> ...

Optimizing unit <tri_mode_eth_mac_v5_2_example_design> ...

Optimizing unit <axi_lite_sm> ...

Optimizing unit <axi_pat_gen> ...

Optimizing unit <axi_pat_check> ...

Optimizing unit <axi_pipe> ...

Optimizing unit <address_swap> ...

Optimizing unit <rx_rate_adapt> ...

Optimizing unit <clk_gen> ...

Optimizing unit <johnson_cntr> ...

Optimizing unit <transceiver> ...

Optimizing unit <rx_elastic_buffer> ...

Optimizing unit <tx_client_fifo> ...

Optimizing unit <rx_client_fifo> ...

Optimizing unit <axi4_lite_ipif_wrapper> ...

Optimizing unit <slave_attachment> ...
WARNING:Xst:1710 - FF/Latch <bus2ip_addr_reg_31> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_30> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_29> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_28> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_27> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_26> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_25> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_24> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_23> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_22> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_21> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_20> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_19> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_18> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_17> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_16> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_15> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_14> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_13> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_12> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus2ip_addr_reg_11> (without init value) has a constant value of 0 in block <slave_attachment>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <counter_f> ...

Optimizing unit <vector_decode> ...
WARNING:Xst:2716 - In unit tri_mode_eth_mac_v5_2_example_design, both signals s_axi_awaddr<31> and s_axi_awaddr<30> have a KEEP attribute, signal s_axi_awaddr<30> will be lost.
WARNING:Xst:2677 - Node <core_wrapper/sgmii_logic/clock_generation/sgmii_clk_f> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <core_wrapper/sgmii_logic/clock_generation/sgmii_clk_r> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <core_wrapper/sgmii_logic/clock_generation/speed_is_10_100_fall> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <core_wrapper/sgmii_logic/clock_generation/speed_is_100_fall> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <core_wrapper/sgmii_logic/clock_generation/reset_fall> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <trimac_fifo_block/user_side_FIFO/tx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_1> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_addr_diff_0> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_status_3> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_status_2> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_status_1> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_fifo_status_0> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
WARNING:Xst:2677 - Node <trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_axis_mac_tready> of sequential type is unconnected in block <tri_mode_eth_mac_v5_2_example_design>.
INFO:Xst:2261 - The FF/Latch <basic_pat_gen/address_swap/wr_state_FSM_FFd1> in Unit <tri_mode_eth_mac_v5_2_example_design> is equivalent to the following FF/Latch, which will be removed : <basic_pat_gen/address_swap/fsmfake11_1> 
INFO:Xst:2261 - The FF/Latch <basic_pat_gen/address_swap/wr_state_FSM_FFd2> in Unit <tri_mode_eth_mac_v5_2_example_design> is equivalent to the following FF/Latch, which will be removed : <basic_pat_gen/address_swap/fsmfake11_0> 
INFO:Xst:2261 - The FF/Latch <core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_gray_5> in Unit <tri_mode_eth_mac_v5_2_example_design> is equivalent to the following FF/Latch, which will be removed : <core_wrapper/transceiver_inst/rx_elastic_buffer_inst/rd_addr_plus1_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block tri_mode_eth_mac_v5_2_example_design, actual ratio is 1.

Final Macro Processing ...

Processing Unit <tri_mode_eth_mac_v5_2_example_design> :
	Found 21-bit shift register for signal <axi_lite_controller/count_shift_20>.
	Found 3-bit shift register for signal <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_7>.
	Found 3-bit shift register for signal <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_6>.
	Found 3-bit shift register for signal <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_5>.
	Found 3-bit shift register for signal <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_4>.
	Found 3-bit shift register for signal <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_3>.
	Found 3-bit shift register for signal <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_2>.
	Found 3-bit shift register for signal <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_1>.
	Found 3-bit shift register for signal <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_0>.
	Found 2-bit shift register for signal <trimac_fifo_block/user_side_FIFO/rx_fifo_i/rd_valid_pipe_1>.
	Found 2-bit shift register for signal <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_gfbf_pipe_1>.
	Found 2-bit shift register for signal <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_eof_bram_pipe_1>.
	Found 2-bit shift register for signal <trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_dv_pipe_1>.
Unit <tri_mode_eth_mac_v5_2_example_design> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1386
 Flip-Flops                                            : 1386
# Shift Registers                                      : 13
 2-bit shift register                                  : 4
 21-bit shift register                                 : 1
 3-bit shift register                                  : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : tri_mode_eth_mac_v5_2_example_design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4138
#      GND                         : 3
#      INV                         : 73
#      LUT1                        : 187
#      LUT2                        : 581
#      LUT3                        : 577
#      LUT4                        : 472
#      LUT5                        : 562
#      LUT6                        : 929
#      MUXCY                       : 357
#      MUXF5                       : 1
#      MUXF7                       : 32
#      VCC                         : 3
#      XORCY                       : 361
# FlipFlops/Latches                : 3726
#      FD                          : 669
#      FDE                         : 308
#      FDP                         : 30
#      FDPE                        : 8
#      FDR                         : 984
#      FDRE                        : 1556
#      FDS                         : 39
#      FDSE                        : 132
# RAMS                             : 154
#      RAM64X1D                    : 150
#      RAMB18E1                    : 4
# Shift Registers                  : 52
#      SRL16                       : 2
#      SRL16E                      : 20
#      SRLC16E                     : 29
#      SRLC32E                     : 1
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 29
#      IBUF                        : 13
#      IBUFDS_GTE2                 : 1
#      IBUFGDS                     : 1
#      IOBUF                       : 1
#      OBUF                        : 13
# GigabitIOs                       : 1
#      GTXE2_CHANNEL               : 1
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1761-2 


Slice Logic Utilization: 
 Number of Slice Registers:            3726  out of  607200     0%  
 Number of Slice LUTs:                 3733  out of  303600     1%  
    Number used as Logic:              3381  out of  303600     1%  
    Number used as Memory:              352  out of  130800     0%  
       Number used as RAM:              300
       Number used as SRL:               52

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5152
   Number with an unused Flip Flop:    1426  out of   5152    27%  
   Number with an unused LUT:          1419  out of   5152    27%  
   Number of fully used LUT-FF pairs:  2307  out of   5152    44%  
   Number of unique control sets:       201

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    700     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of   1030     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                5  out of     32    15%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------+------------------------+-------+
Clock Signal                          | Clock buffer(FF name)  | Load  |
--------------------------------------+------------------------+-------+
clkout0                               | BUFG                   | 898   |
clk_in_p                              | IBUFGDS+BUFG           | 18    |
clkout1                               | BUFG                   | 2882  |
core_wrapper/transceiver_inst/rxrecclk| BUFG                   | 134   |
--------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.048ns (Maximum Frequency: 328.111MHz)
   Minimum input arrival time before clock: 2.204ns
   Maximum output required time after clock: 1.295ns
   Maximum combinational path delay: 1.045ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkout0'
  Clock period: 2.851ns (frequency: 350.757MHz)
  Total number of paths / destination ports: 9473 / 2081
-------------------------------------------------------------------------
Delay:               2.851ns (Levels of Logic = 4)
  Source:            trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_9 (FF)
  Destination:       trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_FC_EN_1 (FF)
  Source Clock:      clkout0 rising
  Destination Clock: clkout0 rising

  Data Path: trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_9 to trimac_fifo_block/trimac_block/trimac_core/U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_FC_EN_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.254   0.685  trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_9 (trimac_fifo_block/trimac_block/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_9)
     begin scope: 'trimac_fifo_block/trimac_block/trimac_core:bus2ip_addr<9>'
     LUT5:I0->O           34   0.049   0.545  U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0676<6>11 (U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0676<6>1)
     LUT3:I1->O           12   0.049   0.701  U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0674<4>11 (U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0674<4>1)
     LUT5:I0->O            2   0.049   0.344  U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0474_inv1 (U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/_n0474_inv)
     FDSE:CE                   0.174          U0/trimac_top/TRI_SPEED.TRIMAC_INST/MANIFGEN.MANAGEN/CONF/INT_FC_EN_0
    ----------------------------------------
    Total                      2.851ns (0.575ns logic, 2.276ns route)
                                       (20.2% logic, 79.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in_p'
  Clock period: 1.278ns (frequency: 782.381MHz)
  Total number of paths / destination ports: 66 / 33
-------------------------------------------------------------------------
Delay:               1.278ns (Levels of Logic = 9)
  Source:            core_wrapper/transceiver_inst/reset_counter_0 (FF)
  Destination:       core_wrapper/transceiver_inst/reset_counter_7 (FF)
  Source Clock:      clk_in_p rising
  Destination Clock: clk_in_p rising

  Data Path: core_wrapper/transceiver_inst/reset_counter_0 to core_wrapper/transceiver_inst/reset_counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.254   0.339  core_wrapper/transceiver_inst/reset_counter_0 (core_wrapper/transceiver_inst/reset_counter_0)
     INV:I->O              1   0.061   0.000  core_wrapper/transceiver_inst/Mcount_reset_counter_lut<0>_INV_0 (core_wrapper/transceiver_inst/Mcount_reset_counter_lut<0>)
     MUXCY:S->O            1   0.257   0.000  core_wrapper/transceiver_inst/Mcount_reset_counter_cy<0> (core_wrapper/transceiver_inst/Mcount_reset_counter_cy<0>)
     MUXCY:CI->O           1   0.014   0.000  core_wrapper/transceiver_inst/Mcount_reset_counter_cy<1> (core_wrapper/transceiver_inst/Mcount_reset_counter_cy<1>)
     MUXCY:CI->O           1   0.014   0.000  core_wrapper/transceiver_inst/Mcount_reset_counter_cy<2> (core_wrapper/transceiver_inst/Mcount_reset_counter_cy<2>)
     MUXCY:CI->O           1   0.014   0.000  core_wrapper/transceiver_inst/Mcount_reset_counter_cy<3> (core_wrapper/transceiver_inst/Mcount_reset_counter_cy<3>)
     MUXCY:CI->O           1   0.014   0.000  core_wrapper/transceiver_inst/Mcount_reset_counter_cy<4> (core_wrapper/transceiver_inst/Mcount_reset_counter_cy<4>)
     MUXCY:CI->O           1   0.014   0.000  core_wrapper/transceiver_inst/Mcount_reset_counter_cy<5> (core_wrapper/transceiver_inst/Mcount_reset_counter_cy<5>)
     MUXCY:CI->O           0   0.014   0.000  core_wrapper/transceiver_inst/Mcount_reset_counter_cy<6> (core_wrapper/transceiver_inst/Mcount_reset_counter_cy<6>)
     XORCY:CI->O           1   0.282   0.000  core_wrapper/transceiver_inst/Mcount_reset_counter_xor<7> (core_wrapper/transceiver_inst/Result<7>)
     FDRE:D                    0.004          core_wrapper/transceiver_inst/reset_counter_7
    ----------------------------------------
    Total                      1.278ns (0.939ns logic, 0.339ns route)
                                       (73.5% logic, 26.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkout1'
  Clock period: 3.048ns (frequency: 328.111MHz)
  Total number of paths / destination ports: 30101 / 7198
-------------------------------------------------------------------------
Delay:               3.048ns (Levels of Logic = 4)
  Source:            basic_pat_gen/address_swap/rd_slot_2 (FF)
  Destination:       basic_pat_gen/address_swap/rd_slot_2 (FF)
  Source Clock:      clkout1 rising
  Destination Clock: clkout1 rising

  Data Path: basic_pat_gen/address_swap/rd_slot_2 to basic_pat_gen/address_swap/rd_slot_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.254   0.471  basic_pat_gen/address_swap/rd_slot_2 (basic_pat_gen/address_swap/rd_slot_2)
     LUT2:I0->O            3   0.049   0.663  basic_pat_gen/address_swap/Msub_slot_diff_lut<2>1 (basic_pat_gen/address_swap/Msub_slot_diff_lut<2>)
     LUT6:I0->O            8   0.049   0.390  basic_pat_gen/address_swap/Mmux_rd_slot[2]_GND_54_o_mux_118_OUT211 (basic_pat_gen/address_swap/Mmux_rd_slot[2]_GND_54_o_mux_118_OUT21)
     LUT6:I5->O            1   0.049   0.548  basic_pat_gen/address_swap/_n0357_inv_SW0 (N35)
     LUT6:I2->O            3   0.049   0.351  basic_pat_gen/address_swap/_n0357_inv (basic_pat_gen/address_swap/_n0357_inv)
     FDRE:CE                   0.174          basic_pat_gen/address_swap/rd_slot_0
    ----------------------------------------
    Total                      3.048ns (0.624ns logic, 2.424ns route)
                                       (20.5% logic, 79.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'core_wrapper/transceiver_inst/rxrecclk'
  Clock period: 2.351ns (frequency: 425.270MHz)
  Total number of paths / destination ports: 662 / 412
-------------------------------------------------------------------------
Delay:               2.351ns (Levels of Logic = 9)
  Source:            core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg (FF)
  Destination:       core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5 (FF)
  Source Clock:      core_wrapper/transceiver_inst/rxrecclk rising
  Destination Clock: core_wrapper/transceiver_inst/rxrecclk rising

  Data Path: core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg to core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.254   0.651  core_wrapper/transceiver_inst/rx_elastic_buffer_inst/reclock_rd_addrgray[0].sync_rd_addrgray/data_sync_reg (core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr_gray<0>)
     LUT6:I0->O            1   0.049   0.351  core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr<0>1 (core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_rd_addr<0>)
     LUT2:I1->O            1   0.049   0.000  core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_lut<0> (core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_lut<0>)
     MUXCY:S->O            1   0.257   0.000  core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<0> (core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<1> (core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<2> (core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<3> (core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<3>)
     MUXCY:CI->O           0   0.013   0.000  core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<4> (core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_cy<4>)
     XORCY:CI->O           1   0.282   0.351  core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Msub_wr_addr[5]_wr_rd_addr[5]_sub_176_OUT_xor<5> (core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr[5]_wr_rd_addr[5]_sub_176_OUT<5>)
     LUT2:I1->O            1   0.049   0.000  core_wrapper/transceiver_inst/rx_elastic_buffer_inst/Mmux_wr_addr[5]_PWR_42_o_mux_176_OUT61 (core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_addr[5]_PWR_42_o_mux_176_OUT<5>)
     FD:D                      0.004          core_wrapper/transceiver_inst/rx_elastic_buffer_inst/wr_occupancy_5
    ----------------------------------------
    Total                      2.351ns (0.998ns logic, 1.353ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_in_p'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.702ns (Levels of Logic = 1)
  Source:            glbl_rst (PAD)
  Destination:       pma_reset_pipe_0 (FF)
  Destination Clock: clk_in_p rising

  Data Path: glbl_rst to pma_reset_pipe_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.000   0.417  glbl_rst_IBUF (glbl_rst_IBUF)
     FDP:PRE                   0.285          pma_reset_pipe_0
    ----------------------------------------
    Total                      0.702ns (0.285ns logic, 0.417ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkout1'
  Total number of paths / destination ports: 363 / 169
-------------------------------------------------------------------------
Offset:              2.204ns (Levels of Logic = 4)
  Source:            gen_tx_data (PAD)
  Destination:       basic_pat_gen/axi_pat_check/packet_size_15 (FF)
  Destination Clock: clkout1 rising

  Data Path: gen_tx_data to basic_pat_gen/axi_pat_check/packet_size_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.000   0.677  gen_tx_data_IBUF (gen_tx_data_IBUF)
     LUT4:I0->O            3   0.049   0.363  basic_pat_gen/axi_pat_check/_n022011 (basic_pat_gen/axi_pat_check/_n02201)
     LUT5:I4->O            2   0.049   0.420  basic_pat_gen/axi_pat_check/rx_state_FSM_FFd1-In1 (basic_pat_gen/axi_pat_check/rx_state_FSM_FFd1-In)
     LUT6:I4->O           16   0.049   0.422  basic_pat_gen/axi_pat_check/_n0232_inv (basic_pat_gen/axi_pat_check/_n0232_inv)
     FDE:CE                    0.174          basic_pat_gen/axi_pat_check/packet_size_0
    ----------------------------------------
    Total                      2.204ns (0.321ns logic, 1.883ns route)
                                       (14.6% logic, 85.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkout0'
  Total number of paths / destination ports: 9 / 8
-------------------------------------------------------------------------
Offset:              0.702ns (Levels of Logic = 1)
  Source:            glbl_rst (PAD)
  Destination:       axi_lite_reset_gen/reset_sync2 (FF)
  Destination Clock: clkout0 rising

  Data Path: glbl_rst to axi_lite_reset_gen/reset_sync2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.000   0.417  glbl_rst_IBUF (glbl_rst_IBUF)
     FDPE:PRE                  0.285          axi_lite_reset_gen/reset_sync1
    ----------------------------------------
    Total                      0.702ns (0.285ns logic, 0.417ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkout1'
  Total number of paths / destination ports: 15 / 9
-------------------------------------------------------------------------
Offset:              1.202ns (Levels of Logic = 2)
  Source:            basic_pat_gen/axi_pat_check/frame_activity_count_11 (FF)
  Destination:       activity_flash (PAD)
  Source Clock:      clkout1 rising

  Data Path: basic_pat_gen/axi_pat_check/frame_activity_count_11 to activity_flash
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.254   0.560  basic_pat_gen/axi_pat_check/frame_activity_count_11 (basic_pat_gen/axi_pat_check/frame_activity_count_11)
     LUT5:I1->O            1   0.049   0.339  basic_pat_gen/axi_pat_check/Mmux_activity_flash11 (activity_flash_OBUF)
     OBUF:I->O                 0.000          activity_flash_OBUF (activity_flash)
    ----------------------------------------
    Total                      1.202ns (0.303ns logic, 0.899ns route)
                                       (25.2% logic, 74.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkout0'
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Offset:              1.295ns (Levels of Logic = 2)
  Source:            axi_lite_controller/axi_state_FSM_FFd2 (FF)
  Destination:       serial_response (PAD)
  Source Clock:      clkout0 rising

  Data Path: axi_lite_controller/axi_state_FSM_FFd2 to serial_response
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             67   0.254   0.653  axi_lite_controller/axi_state_FSM_FFd2 (axi_lite_controller/axi_state_FSM_FFd2)
     LUT3:I0->O            1   0.049   0.339  axi_lite_controller/Mmux_serial_response11 (serial_response_OBUF)
     OBUF:I->O                 0.000          serial_response_OBUF (serial_response)
    ----------------------------------------
    Total                      1.295ns (0.303ns logic, 0.992ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_in_p'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.763ns (Levels of Logic = 1)
  Source:            core_wrapper/transceiver_inst/reset_counter_7 (FF)
  Destination:       mmcm_adv_inst:RST (PAD)
  Source Clock:      clk_in_p rising

  Data Path: core_wrapper/transceiver_inst/reset_counter_7 to mmcm_adv_inst:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.254   0.460  core_wrapper/transceiver_inst/reset_counter_7 (core_wrapper/transceiver_inst/reset_counter_7)
     LUT3:I1->O            0   0.049   0.000  mmcm_reset1 (mmcm_reset)
    MMCME2_ADV:RST             0.000          mmcm_adv_inst
    ----------------------------------------
    Total                      0.763ns (0.303ns logic, 0.460ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 4
-------------------------------------------------------------------------
Delay:               1.045ns (Levels of Logic = 3)
  Source:            mac_speed<1> (PAD)
  Destination:       activity_flash (PAD)

  Data Path: mac_speed<1> to activity_flash
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.000   0.657  mac_speed_1_IBUF (mac_speed_1_IBUF)
     LUT5:I0->O            1   0.049   0.339  basic_pat_gen/axi_pat_check/Mmux_activity_flash11 (activity_flash_OBUF)
     OBUF:I->O                 0.000          activity_flash_OBUF (activity_flash)
    ----------------------------------------
    Total                      1.045ns (0.049ns logic, 0.996ns route)
                                       (4.7% logic, 95.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_in_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in_p       |    1.278|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkout0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkout0        |    2.851|         |         |         |
clkout1        |    1.740|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkout1
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
clkout0                               |    2.462|         |         |         |
clkout1                               |    3.048|         |         |         |
core_wrapper/transceiver_inst/rxrecclk|    1.018|         |         |         |
--------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock core_wrapper/transceiver_inst/rxrecclk
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
clkout1                               |    1.029|         |         |         |
core_wrapper/transceiver_inst/rxrecclk|    2.351|         |         |         |
--------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.31 secs
 
--> 

Total memory usage is 518672 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  321 (   0 filtered)
Number of infos    :   64 (   0 filtered)

