// Seed: 574310677
module module_0;
  wire id_1, id_2, id_3;
  assign module_1.type_1 = 0;
  wire id_4;
endmodule
module module_1 ();
  uwire id_2, id_3;
  tri0 id_4 = 1;
  wor  id_5 = id_5 || id_3;
  wire id_6;
  id_7(
      1
  );
  module_0 modCall_1 ();
  wire id_8;
  tri  id_9 = 1;
endmodule
module module_2 #(
    parameter id_6 = 32'd93
) (
    input  tri1  id_0,
    output wand  id_1,
    output logic id_2
);
  if (1)
    always begin : LABEL_0
      id_2 <= ~id_0;
    end
  else wor id_4, id_5;
  defparam id_6 = id_5;
  wire id_7;
  module_0 modCall_1 ();
endmodule : SymbolIdentifier
