

================================================================
== Vitis HLS Report for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3'
================================================================
* Date:           Wed Jan 17 08:24:26 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.491 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       12|  20.000 ns|  0.120 us|    2|   12|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_398_3  |        0|       10|         2|          1|          1|  0 ~ 10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      20|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      45|    -|
|Register         |        -|    -|       7|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|       7|      65|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln402_fu_161_p2   |         +|   0|  0|   8|           8|           1|
    |i_6_fu_116_p2         |         +|   0|  0|   6|           4|           1|
    |icmp_ln398_fu_110_p2  |      icmp|   0|  0|   2|           4|           4|
    |icmp_ln400_fu_147_p2  |      icmp|   0|  0|   2|           4|           4|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  20|          21|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5               |   9|          2|    4|          8|
    |curOptPotentialPlacement_wrAddr_o  |   9|          2|    8|         16|
    |i_fu_48                            |   9|          2|    4|          8|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  45|         10|   18|         36|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_48                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|                       RTL Ports                       | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                                                 |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3|  return value|
|ap_rst                                                 |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3|  return value|
|ap_start                                               |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3|  return value|
|ap_done                                                |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3|  return value|
|ap_idle                                                |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3|  return value|
|ap_ready                                               |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3|  return value|
|allocated_tiles_levelsValidLen_shapes_values_load      |   in|    4|     ap_none|    allocated_tiles_levelsValidLen_shapes_values_load|        scalar|
|shape_idx_load                                         |   in|    5|     ap_none|                                       shape_idx_load|        scalar|
|initial_dynamic_level                                  |   in|    2|     ap_none|                                initial_dynamic_level|        scalar|
|curTileStatic                                          |   in|    4|     ap_none|                                        curTileStatic|        scalar|
|allocated_tiles_levels_dynamic_shapes_values_address0  |  out|   11|   ap_memory|         allocated_tiles_levels_dynamic_shapes_values|         array|
|allocated_tiles_levels_dynamic_shapes_values_ce0       |  out|    1|   ap_memory|         allocated_tiles_levels_dynamic_shapes_values|         array|
|allocated_tiles_levels_dynamic_shapes_values_q0        |   in|    4|   ap_memory|         allocated_tiles_levels_dynamic_shapes_values|         array|
|curOptPotentialPlacement_wrAddr_i                      |   in|    8|     ap_ovld|                      curOptPotentialPlacement_wrAddr|       pointer|
|curOptPotentialPlacement_wrAddr_o                      |  out|    8|     ap_ovld|                      curOptPotentialPlacement_wrAddr|       pointer|
|curOptPotentialPlacement_wrAddr_o_ap_vld               |  out|    1|     ap_ovld|                      curOptPotentialPlacement_wrAddr|       pointer|
|curOptPotentialPlacement_address0                      |  out|    4|   ap_memory|                             curOptPotentialPlacement|         array|
|curOptPotentialPlacement_ce0                           |  out|    1|   ap_memory|                             curOptPotentialPlacement|         array|
|curOptPotentialPlacement_we0                           |  out|    1|   ap_memory|                             curOptPotentialPlacement|         array|
|curOptPotentialPlacement_d0                            |  out|    5|   ap_memory|                             curOptPotentialPlacement|         array|
+-------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%curTileStatic_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %curTileStatic"   --->   Operation 6 'read' 'curTileStatic_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%initial_dynamic_level_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %initial_dynamic_level"   --->   Operation 7 'read' 'initial_dynamic_level_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shape_idx_load_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %shape_idx_load"   --->   Operation 8 'read' 'shape_idx_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%allocated_tiles_levelsValidLen_shapes_values_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %allocated_tiles_levelsValidLen_shapes_values_load"   --->   Operation 9 'read' 'allocated_tiles_levelsValidLen_shapes_values_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_5 = load i4 %i" [DynMap/DynMap_4HLS.cpp:398]   --->   Operation 12 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 10, i64 0"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.96ns)   --->   "%icmp_ln398 = icmp_eq  i4 %i_5, i4 %allocated_tiles_levelsValidLen_shapes_values_load_read" [DynMap/DynMap_4HLS.cpp:398]   --->   Operation 15 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.99ns)   --->   "%i_6 = add i4 %i_5, i4 1" [DynMap/DynMap_4HLS.cpp:398]   --->   Operation 16 'add' 'i_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398, void %.split21, void %._crit_edge20.i.loopexit.preheader.exitStub" [DynMap/DynMap_4HLS.cpp:398]   --->   Operation 17 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i2.i4, i5 %shape_idx_load_read, i2 %initial_dynamic_level_read, i4 %i_5" [DynMap/DynMap_4HLS.cpp:399]   --->   Operation 18 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i11 %tmp_s" [DynMap/DynMap_4HLS.cpp:399]   --->   Operation 19 'zext' 'zext_ln399' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%allocated_tiles_levels_dynamic_shapes_values_addr = getelementptr i4 %allocated_tiles_levels_dynamic_shapes_values, i64 0, i64 %zext_ln399" [DynMap/DynMap_4HLS.cpp:399]   --->   Operation 20 'getelementptr' 'allocated_tiles_levels_dynamic_shapes_values_addr' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.77ns)   --->   "%retrievedTile = load i11 %allocated_tiles_levels_dynamic_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:399]   --->   Operation 21 'load' 'retrievedTile' <Predicate = (!icmp_ln398)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1280> <ROM>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln398 = store i4 %i_6, i4 %i" [DynMap/DynMap_4HLS.cpp:398]   --->   Operation 22 'store' 'store_ln398' <Predicate = (!icmp_ln398)> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 23 'br' 'br_ln0' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln398)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.49>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln398 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [DynMap/DynMap_4HLS.cpp:398]   --->   Operation 24 'specloopname' 'specloopname_ln398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (2.77ns)   --->   "%retrievedTile = load i11 %allocated_tiles_levels_dynamic_shapes_values_addr" [DynMap/DynMap_4HLS.cpp:399]   --->   Operation 25 'load' 'retrievedTile' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 1280> <ROM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln375 = zext i4 %retrievedTile" [DynMap/DynMap_4HLS.cpp:375]   --->   Operation 26 'zext' 'zext_ln375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.96ns)   --->   "%icmp_ln400 = icmp_eq  i4 %retrievedTile, i4 %curTileStatic_read" [DynMap/DynMap_4HLS.cpp:400]   --->   Operation 27 'icmp' 'icmp_ln400' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln400 = br i1 %icmp_ln400, void, void %.split21._crit_edge" [DynMap/DynMap_4HLS.cpp:400]   --->   Operation 28 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_wrAddr_load = load i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:401]   --->   Operation 29 'load' 'curOptPotentialPlacement_wrAddr_load' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln401 = zext i8 %curOptPotentialPlacement_wrAddr_load" [DynMap/DynMap_4HLS.cpp:401]   --->   Operation 30 'zext' 'zext_ln401' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln401" [DynMap/DynMap_4HLS.cpp:401]   --->   Operation 31 'getelementptr' 'curOptPotentialPlacement_addr' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.75ns)   --->   "%store_ln401 = store i5 %zext_ln375, i4 %curOptPotentialPlacement_addr" [DynMap/DynMap_4HLS.cpp:401]   --->   Operation 32 'store' 'store_ln401' <Predicate = (!icmp_ln400)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (1.30ns)   --->   "%add_ln402 = add i8 %curOptPotentialPlacement_wrAddr_load, i8 1" [DynMap/DynMap_4HLS.cpp:402]   --->   Operation 33 'add' 'add_ln402' <Predicate = (!icmp_ln400)> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln402 = store i8 %add_ln402, i8 %curOptPotentialPlacement_wrAddr" [DynMap/DynMap_4HLS.cpp:402]   --->   Operation 34 'store' 'store_ln402' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln403 = br void %.split21._crit_edge" [DynMap/DynMap_4HLS.cpp:403]   --->   Operation 35 'br' 'br_ln403' <Predicate = (!icmp_ln400)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ allocated_tiles_levelsValidLen_shapes_values_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shape_idx_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ initial_dynamic_level]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curTileStatic]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ allocated_tiles_levels_dynamic_shapes_values]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ curOptPotentialPlacement_wrAddr]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ curOptPotentialPlacement]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                      (alloca           ) [ 010]
curTileStatic_read                                     (read             ) [ 011]
initial_dynamic_level_read                             (read             ) [ 000]
shape_idx_load_read                                    (read             ) [ 000]
allocated_tiles_levelsValidLen_shapes_values_load_read (read             ) [ 000]
store_ln0                                              (store            ) [ 000]
br_ln0                                                 (br               ) [ 000]
i_5                                                    (load             ) [ 000]
specpipeline_ln0                                       (specpipeline     ) [ 000]
empty                                                  (speclooptripcount) [ 000]
icmp_ln398                                             (icmp             ) [ 010]
i_6                                                    (add              ) [ 000]
br_ln398                                               (br               ) [ 000]
tmp_s                                                  (bitconcatenate   ) [ 000]
zext_ln399                                             (zext             ) [ 000]
allocated_tiles_levels_dynamic_shapes_values_addr      (getelementptr    ) [ 011]
store_ln398                                            (store            ) [ 000]
br_ln0                                                 (br               ) [ 000]
specloopname_ln398                                     (specloopname     ) [ 000]
retrievedTile                                          (load             ) [ 000]
zext_ln375                                             (zext             ) [ 000]
icmp_ln400                                             (icmp             ) [ 011]
br_ln400                                               (br               ) [ 000]
curOptPotentialPlacement_wrAddr_load                   (load             ) [ 000]
zext_ln401                                             (zext             ) [ 000]
curOptPotentialPlacement_addr                          (getelementptr    ) [ 000]
store_ln401                                            (store            ) [ 000]
add_ln402                                              (add              ) [ 000]
store_ln402                                            (store            ) [ 000]
br_ln403                                               (br               ) [ 000]
ret_ln0                                                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="allocated_tiles_levelsValidLen_shapes_values_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allocated_tiles_levelsValidLen_shapes_values_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shape_idx_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shape_idx_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="initial_dynamic_level">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initial_dynamic_level"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="curTileStatic">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curTileStatic"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="allocated_tiles_levels_dynamic_shapes_values">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="allocated_tiles_levels_dynamic_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="curOptPotentialPlacement_wrAddr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curOptPotentialPlacement_wrAddr"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="curOptPotentialPlacement">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curOptPotentialPlacement"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_46"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="curTileStatic_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="0"/>
<pin id="54" dir="0" index="1" bw="4" slack="0"/>
<pin id="55" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="curTileStatic_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="initial_dynamic_level_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="2" slack="0"/>
<pin id="60" dir="0" index="1" bw="2" slack="0"/>
<pin id="61" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="initial_dynamic_level_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="shape_idx_load_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shape_idx_load_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="allocated_tiles_levelsValidLen_shapes_values_load_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="allocated_tiles_levelsValidLen_shapes_values_load_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="allocated_tiles_levels_dynamic_shapes_values_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="11" slack="0"/>
<pin id="80" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="allocated_tiles_levels_dynamic_shapes_values_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="11" slack="0"/>
<pin id="85" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="retrievedTile/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="curOptPotentialPlacement_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="8" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="curOptPotentialPlacement_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln401_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln401/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln0_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_5_load_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln398_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln398/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_6_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_s_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="0"/>
<pin id="125" dir="0" index="2" bw="2" slack="0"/>
<pin id="126" dir="0" index="3" bw="4" slack="0"/>
<pin id="127" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln399_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln399/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln398_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="4" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln398/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln375_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln375/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln400_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="4" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="1"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln400/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="curOptPotentialPlacement_wrAddr_load_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="curOptPotentialPlacement_wrAddr_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln401_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln401/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln402_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln402/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln402_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln402/2 "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="180" class="1005" name="curTileStatic_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="curTileStatic_read "/>
</bind>
</comp>

<comp id="188" class="1005" name="allocated_tiles_levels_dynamic_shapes_values_addr_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="1"/>
<pin id="190" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="allocated_tiles_levels_dynamic_shapes_values_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="34" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="107" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="70" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="107" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="64" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="58" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="107" pin="1"/><net_sink comp="122" pin=3"/></net>

<net id="135"><net_src comp="122" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="141"><net_src comp="116" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="83" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="151"><net_src comp="83" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="161" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="48" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="183"><net_src comp="52" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="191"><net_src comp="76" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="83" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: allocated_tiles_levels_dynamic_shapes_values | {}
	Port: curOptPotentialPlacement_wrAddr | {2 }
	Port: curOptPotentialPlacement | {2 }
 - Input state : 
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 : allocated_tiles_levelsValidLen_shapes_values_load | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 : shape_idx_load | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 : initial_dynamic_level | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 : curTileStatic | {1 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 : allocated_tiles_levels_dynamic_shapes_values | {1 2 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 : curOptPotentialPlacement_wrAddr | {2 }
	Port: dynamic_placement_routing_Pipeline_VITIS_LOOP_398_3 : curOptPotentialPlacement | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_5 : 1
		icmp_ln398 : 2
		i_6 : 2
		br_ln398 : 3
		tmp_s : 2
		zext_ln399 : 3
		allocated_tiles_levels_dynamic_shapes_values_addr : 4
		retrievedTile : 5
		store_ln398 : 3
	State 2
		zext_ln375 : 1
		icmp_ln400 : 1
		br_ln400 : 2
		zext_ln401 : 1
		curOptPotentialPlacement_addr : 2
		store_ln401 : 3
		add_ln402 : 1
		store_ln402 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|
| Operation|                          Functional Unit                          |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|
|    add   |                             i_6_fu_116                            |    0    |    6    |
|          |                          add_ln402_fu_161                         |    0    |    8    |
|----------|-------------------------------------------------------------------|---------|---------|
|   icmp   |                         icmp_ln398_fu_110                         |    0    |    2    |
|          |                         icmp_ln400_fu_147                         |    0    |    2    |
|----------|-------------------------------------------------------------------|---------|---------|
|          |                   curTileStatic_read_read_fu_52                   |    0    |    0    |
|   read   |               initial_dynamic_level_read_read_fu_58               |    0    |    0    |
|          |                   shape_idx_load_read_read_fu_64                  |    0    |    0    |
|          | allocated_tiles_levelsValidLen_shapes_values_load_read_read_fu_70 |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|bitconcatenate|                            tmp_s_fu_122                           |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|          |                         zext_ln399_fu_132                         |    0    |    0    |
|   zext   |                         zext_ln375_fu_142                         |    0    |    0    |
|          |                         zext_ln401_fu_156                         |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|
|   Total  |                                                                   |    0    |    18   |
|----------|-------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------------------------+--------+
|                                                         |   FF   |
+---------------------------------------------------------+--------+
|allocated_tiles_levels_dynamic_shapes_values_addr_reg_188|   11   |
|                curTileStatic_read_reg_180               |    4   |
|                        i_reg_173                        |    4   |
+---------------------------------------------------------+--------+
|                          Total                          |   19   |
+---------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  1.298  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   18   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   19   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   19   |   27   |
+-----------+--------+--------+--------+
