ğŸŒ Verilog Vision â€“ Building Blocks of VLSI
Hey there! Welcome to my Verilog/SystemVerilog journey!By Hodar Meet â€“ Passionate about crafting digital designs and diving into the VLSI world.


ğŸš€ What's This Repo?
This is my space to explore Verilog and SystemVerilog through hands-on projects. From logic gates to RTL designs, Iâ€™m learning, coding, and simulating my way to a VLSI career.
Whatâ€™s inside?  

Beginner-to-intermediate projects with clear code  
Testbenches for every module  
A showcase of my VLSI learning path


ğŸ› ï¸ Projects at a Glance



Project
Focus
Status



Half Adder
Basic logic design
âœ… Complete


Full Adder
Combinational circuits
âœ… Complete


4:1 Multiplexer
Data selection logic
âœ… Complete


1:4 Demultiplexer
Signal routing
âœ… Complete


D Flip-Flop
Sequential logic
ğŸ› ï¸ In Progress


Traffic Light FSM
State machine design
ğŸ“… Upcoming


Next Steps: Encoders, Counters, and I2C Protocol  

âš™ï¸ Tools I Love

Icarus Verilog: For slick simulations  
GTKWave: To visualize my waveforms  
VS Code: Where the coding magic happens


ğŸ“¬ Letâ€™s Connect!
Want to talk VLSI, share ideas, or collaborate? Click below to reach me!  

LinkedIn Profile â€“ Click to connect!  
Email: hodarmeet99010@gmail.com

Drop me a message, and letâ€™s geek out over digital design!  

Join me in shaping the future, one Verilog module at a time!
