// Seed: 712596299
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_5;
  assign id_5 = 1'h0;
  type_7(
      1, id_1, 1'b0
  );
endmodule
