
---------- Begin Simulation Statistics ----------
final_tick                               165707774000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 324587                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709664                       # Number of bytes of host memory used
host_op_rate                                   325235                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   308.08                       # Real time elapsed on the host
host_tick_rate                              537865601                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.165708                       # Number of seconds simulated
sim_ticks                                165707774000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568520                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104072                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113190                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635515                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              496                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389807                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66034                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.657078                       # CPI: cycles per instruction
system.cpu.discardedOps                        196831                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628045                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485109                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033455                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32774486                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.603472                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165707774                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132933288                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        565140                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          397                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           19                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       677822                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        38697                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1358212                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          38716                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 165707774000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109949                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       198860                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79339                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176992                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109949                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       852081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 852081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     31091264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31091264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286941                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286941    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286941                       # Request fanout histogram
system.membus.respLayer1.occupancy         1562000500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1360580000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 165707774000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            407297                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       781033                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          248                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          204709                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           273095                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          273095                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           772                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       406525                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1792                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2036812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2038604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        65280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     80754752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               80820032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          308170                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12727040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           988562                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039587                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.195085                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 949447     96.04%     96.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39096      3.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     19      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             988562                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2523054000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2038865994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2316000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 165707774000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   97                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               393349                       # number of demand (read+write) hits
system.l2.demand_hits::total                   393446                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  97                       # number of overall hits
system.l2.overall_hits::.cpu.data              393349                       # number of overall hits
system.l2.overall_hits::total                  393446                       # number of overall hits
system.l2.demand_misses::.cpu.inst                675                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286271                       # number of demand (read+write) misses
system.l2.demand_misses::total                 286946                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               675                       # number of overall misses
system.l2.overall_misses::.cpu.data            286271                       # number of overall misses
system.l2.overall_misses::total                286946                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     67034000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30621286000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30688320000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     67034000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30621286000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30688320000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              772                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           679620                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               680392                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             772                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          679620                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              680392                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.874352                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.421222                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.421736                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.874352                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.421222                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.421736                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99309.629630                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106966.077598                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106948.066884                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99309.629630                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106966.077598                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106948.066884                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              198860                       # number of writebacks
system.l2.writebacks::total                    198860                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            286941                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           286941                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53534000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24895555000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24949089000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53534000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24895555000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24949089000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.874352                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.421215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.421729                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.874352                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.421215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.421729                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79309.629630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86966.510169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86948.498123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79309.629630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86966.510169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86948.498123                       # average overall mshr miss latency
system.l2.replacements                         308170                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       582173                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           582173                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       582173                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       582173                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          237                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              237                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          237                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          237                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         8745                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8745                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             96103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 96103                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176992                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176992                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19330624000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19330624000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        273095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            273095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.648097                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.648097                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109217.501356                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109217.501356                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176992                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15790784000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15790784000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.648097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.648097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89217.501356                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89217.501356                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 97                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              675                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     67034000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     67034000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            772                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.874352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.874352                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99309.629630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99309.629630                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53534000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53534000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.874352                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.874352                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79309.629630                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79309.629630                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        297246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            297246                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11290662000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11290662000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       406525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        406525                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.268812                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.268812                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103319.594799                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103319.594799                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9104771000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9104771000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.268800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.268800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83320.561158                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83320.561158                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 165707774000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8084.522284                       # Cycle average of tags in use
system.l2.tags.total_refs                     1349065                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    316362                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.264308                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     454.008713                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.767034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7603.746537                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.055421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.928192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986880                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          482                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1986                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          614                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3031992                       # Number of tag accesses
system.l2.tags.data_accesses                  3031992                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 165707774000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18321024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18364224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12727040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12727040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          286266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              286941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       198860                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             198860                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            260700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         110562248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             110822948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       260700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           260700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       76804121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             76804121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       76804121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           260700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        110562248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            187627069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    198825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007535590500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11658                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11658                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              800616                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187434                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      286941                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     198860                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286941                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198860                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    972                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    35                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             17273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            17810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             12589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            12745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            11919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13160                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4826690500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1429845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10188609250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16878.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35628.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   145747                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  101366                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                50.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286941                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198860                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       237655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.547020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.148715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   189.021319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       183370     77.16%     77.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        29413     12.38%     89.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5765      2.43%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1630      0.69%     92.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9160      3.85%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          610      0.26%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          621      0.26%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          597      0.25%     97.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6489      2.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       237655                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.528907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.113669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.714370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11457     98.28%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          136      1.17%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           23      0.20%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            6      0.05%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           26      0.22%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11658                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.052753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.019169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.073620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5748     49.31%     49.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              202      1.73%     51.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5075     43.53%     94.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              613      5.26%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               18      0.15%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11658                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18302016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   62208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12723264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18364224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12727040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       110.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        76.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    110.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  165707709000                       # Total gap between requests
system.mem_ctrls.avgGap                     341102.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18258816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12723264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 260699.899330009706                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 110186840.117712274194                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 76781334.350674465299                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       286266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       198860                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18880250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  10169729000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3931506158000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27970.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35525.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19770221.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    50.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            825334020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            438667845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1006582920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          509033520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13080768480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      40328779650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29670708000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        85859874435                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        518.140292                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  76710605250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5533320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  83463848750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            871536960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            463232880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1035235740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          528707700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13080768480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      40733534370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29329861920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        86042878050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.244668                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75830459000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5533320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  84343995000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    165707774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 165707774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10198024                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10198024                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10198024                       # number of overall hits
system.cpu.icache.overall_hits::total        10198024                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          772                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            772                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          772                       # number of overall misses
system.cpu.icache.overall_misses::total           772                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72971000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72971000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72971000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72971000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198796                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198796                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198796                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198796                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94522.020725                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94522.020725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94522.020725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94522.020725                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          772                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          772                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          772                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          772                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     71427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     71427000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71427000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92522.020725                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92522.020725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92522.020725                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92522.020725                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10198024                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10198024                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          772                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           772                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72971000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72971000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198796                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94522.020725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94522.020725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          772                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     71427000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71427000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92522.020725                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92522.020725                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 165707774000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           424.337176                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198796                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               772                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13210.875648                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   424.337176                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.414392                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.414392                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          524                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          524                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.511719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10199568                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10199568                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 165707774000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 165707774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 165707774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51434403                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51434403                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51434894                       # number of overall hits
system.cpu.dcache.overall_hits::total        51434894                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       725589                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         725589                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       733516                       # number of overall misses
system.cpu.dcache.overall_misses::total        733516                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  43309757000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43309757000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  43309757000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43309757000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52159992                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52159992                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52168410                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52168410                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013911                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014061                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014061                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59689.103611                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59689.103611                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59044.052209                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59044.052209                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        95795                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3199                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.945295                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       582173                       # number of writebacks
system.cpu.dcache.writebacks::total            582173                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53894                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53894                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53894                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53894                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       671695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       671695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       679616                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       679616                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  40267091000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40267091000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  41064306999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41064306999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012878                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012878                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013027                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013027                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59948.475126                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59948.475126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60422.807878                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60422.807878                       # average overall mshr miss latency
system.cpu.dcache.replacements                 677572                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40782275                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40782275                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       399538                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        399538                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18879547000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18879547000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41181813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41181813                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009702                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47253.445229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47253.445229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          881                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          881                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       398657                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       398657                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18040433000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18040433000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45253.019513                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45253.019513                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10652128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10652128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       326051                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       326051                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24430210000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24430210000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74927.572680                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74927.572680                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53013                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53013                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       273038                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       273038                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22226658000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22226658000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024871                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024871                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81404.998572                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81404.998572                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          491                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           491                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7927                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7927                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.941673                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.941673                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7921                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7921                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    797215999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    797215999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.940960                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.940960                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100645.877919                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100645.877919                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       532000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       532000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       133000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       133000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       524000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       524000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       131000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       131000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 165707774000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2023.666568                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52114586                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            679620                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.681949                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2023.666568                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988118                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1032                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          438                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52848106                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52848106                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 165707774000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 165707774000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
