Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto e6f38f92babf4f02b8089ee2a3907c53 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Riconoscitore_Mealy_2_Modi_01_TB_behav xil_defaultlib.Riconoscitore_Mealy_2_Modi_01_TB -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Riconoscitore_Mealy_2_Modi_01 [riconoscitore_mealy_2_modi_01_de...]
Compiling architecture behavioral of entity xil_defaultlib.riconoscitore_mealy_2_modi_01_tb
Built simulation snapshot Riconoscitore_Mealy_2_Modi_01_TB_behav
