library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity UART_TXDATA_BLOCK is
<<<<<<< Updated upstream
    Port (
        i_Clk           : in  STD_LOGIC;                      -- –¢–∞–∫—Ç–æ–≤—ã–π —Å–∏–≥–Ω–∞–ª
        i_TxStart       : in  STD_LOGIC;                      -- –°–∏–≥–Ω–∞–ª –∑–∞–ø—É—Å–∫–∞ –ø–µ—Ä–µ–¥–∞—á–∏ –ø–æ UART TX
        i_TxHead        : in  STD_LOGIC_VECTOR(10 downto 0);  -- –í–µ—Ä—Ö–Ω—è—è –≥—Ä–∞–Ω–∏—Ü–∞ –¥–∞–Ω–Ω—ã—Ö TX –≤ –ø–∞–º—è—Ç–∏
        i_RamData       : in  STD_LOGIC_VECTOR(31 downto 0);  -- –î–∞–Ω–Ω—ã–µ TX, –ø—Ä–æ—á–∏—Ç–∞–Ω–Ω—ã–µ –∏–∑ –ø–∞–º—è—Ç–∏
        i_DriverReady   : in  STD_LOGIC;                      -- –§–ª–∞–≥ –≥–æ—Ç–æ–≤–Ω–æ—Å—Ç–∏ –¥—Ä–∞–π–≤–µ—Ä–∞ UART TX
        i_TxTail_WE     : in  STD_LOGIC;                      -- –°–∏–≥–Ω–∞–ª –∑–∞–ø–∏—Å–∏ —É–∫–∞–∑–∞—Ç–µ–ª—è –Ω–∏–∂–Ω–µ–π –≥—Ä–∞–Ω–∏—Ü—ã TX
        i_TxTail_Data   : in  STD_LOGIC_VECTOR(31 downto 0);  -- –ó–Ω–∞—á–µ–Ω–∏–µ —É–∫–∞–∑–∞—Ç–µ–ª—è –Ω–∏–∂–Ω–µ–π –≥—Ä–∞–Ω–∏—Ü—ã TX (–∑–∞–ø–∏—Å—å MPU)
        i_Reset         : in  STD_LOGIC;                      -- –°–∏–≥–Ω–∞–ª –æ–±—â–µ–≥–æ —Å–±—Ä–æ—Å–∞
        o_RamRE         : out STD_LOGIC;                      -- –°–∏–≥–Ω–∞–ª —á—Ç–µ–Ω–∏—è –∏–∑ –ø–∞–º—è—Ç–∏
        o_RamAddr       : out STD_LOGIC_VECTOR(8 downto 0);   -- –ê–¥—Ä–µ—Å —á—Ç–µ–Ω–∏—è –ø–∞–º—è—Ç–∏
        o_DV            : out STD_LOGIC;                      -- –ì–æ—Ç–æ–≤–Ω–æ—Å—Ç—å –¥–∞–Ω–Ω—ã—Ö TX –∫ –≤—ã–¥–∞—á–µ
        o_TxData        : out STD_LOGIC_VECTOR(7 downto 0);   -- –î–∞–Ω–Ω—ã–µ TX
        o_TxEn          : out STD_LOGIC;                      -- –†–∞–∑—Ä–µ—à–µ–Ω–∏–µ –≤—ã–¥–∞—á–∏ –¥–ª—è RS-485
        o_TxTail_Data   : out STD_LOGIC_VECTOR(31 downto 0)   -- –ó–Ω–∞—á–µ–Ω–∏–µ —É–∫–∞–∑–∞—Ç–µ–ª—è –Ω–∏–∂–Ω–µ–π –≥—Ä–∞–Ω–∏—Ü—ã TX (—á—Ç–µ–Ω–∏–µ MPU)
    );
=======
	Port (
		i_Clk           : in  STD_LOGIC;
		i_TxStart       : in  STD_LOGIC;
		i_TxHead        : in  STD_LOGIC_VECTOR(10 downto 0);
		i_RamData       : in  STD_LOGIC_VECTOR(31 downto 0);
		i_DriverReady   : in  STD_LOGIC;
		i_TxTail_WE     : in  STD_LOGIC;
		i_TxTail_Data   : in  STD_LOGIC_VECTOR(31 downto 0);
		i_Reset         : in  STD_LOGIC;
		o_RamRE         : out STD_LOGIC;
		o_RamAddr       : out STD_LOGIC_VECTOR(8 downto 0);
		o_DV            : out STD_LOGIC;
		o_TxData        : out STD_LOGIC_VECTOR(7 downto 0);
		o_TxEn          : out STD_LOGIC;
		o_TxTail        : out STD_LOGIC_VECTOR(31 downto 0)
	);
>>>>>>> Stashed changes
end UART_TXDATA_BLOCK;

architecture Behavioral of UART_TXDATA_BLOCK is

<<<<<<< Updated upstream
    -- =========================================================================
    -- –ö–û–ù–ï–ß–ù–´–ô –ê–í–¢–û–ú–ê–¢ –ü–û–î–ì–û–¢–û–í–ö–ò –î–ê–ù–ù–´–• TX –î–õ–Ø UART
    -- =========================================================================
    TYPE state IS (
        s_Idle,         -- –û–∂–∏–¥–∞–Ω–∏–µ –∑–∞–ø—É—Å–∫–∞ –ø–µ—Ä–µ–¥–∞—á–∏
        s_CheckPtr,     -- –ü—Ä–æ–≤–µ—Ä–∫–∞ —Å–æ–≤–ø–∞–¥–µ–Ω–∏—è —É–∫–∞–∑–∞—Ç–µ–ª–µ–π TX Tail –∏ TX Head
        s_SetTxEn,      -- –£—Å—Ç–∞–Ω–æ–≤–∫–∞ —Ä–∞–∑—Ä–µ—à–µ–Ω–∏—è –ø–µ—Ä–µ–¥–∞—á–∏
        s_SetRE,        -- –ó–∞–ø—Ä–æ—Å —á—Ç–µ–Ω–∏—è –∏–∑ –ø–∞–º—è—Ç–∏
        s_WaitData1,    -- –û–∂–∏–¥–∞–Ω–∏–µ –¥–∞–Ω–Ω—ã—Ö –∏–∑ –ø–∞–º—è—Ç–∏
        s_WaitData2,    -- –ù–µ –∏—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è (–∑–∞—Ä–µ–∑–µ—Ä–≤–∏—Ä–æ–≤–∞–Ω–æ)
        s_GetData,      -- –ó–∞—Ö–≤–∞—Ç –¥–∞–Ω–Ω—ã—Ö –∏–∑ –ø–∞–º—è—Ç–∏
        s_SetDV,        -- –§–æ—Ä–º–∏—Ä–æ–≤–∞–Ω–∏–µ –±–∞–π—Ç–∞ –¥–ª—è UART
        s_ResetDV,      -- –°–±—Ä–æ—Å —Å–∏–≥–Ω–∞–ª–∞ –ø–µ—Ä–µ–¥–∞—á–∏
        s_Wait          -- –û–∂–∏–¥–∞–Ω–∏–µ –≥–æ—Ç–æ–≤–Ω–æ—Å—Ç–∏ –¥—Ä–∞–π–≤–µ—Ä–∞, –∏–Ω–∫—Ä–µ–º–µ–Ω—Ç —É–∫–∞–∑–∞—Ç–µ–ª—è TX Tail
    );
    SIGNAL r_State : state := s_Idle;

    -- –†–µ–≥–∏—Å—Ç—Ä—ã
    SIGNAL r_TxTail_Data : STD_LOGIC_VECTOR(10 DOWNTO 0) := (OTHERS => '0'); -- –£–∫–∞–∑–∞—Ç–µ–ª—å –Ω–∏–∂–Ω–µ–π –≥—Ä–∞–Ω–∏—Ü—ã TX
    SIGNAL r_RamData     : STD_LOGIC_VECTOR(31 DOWNTO 0) := (OTHERS => '0'); -- –ë—É—Ñ–µ—Ä –¥–∞–Ω–Ω—ã—Ö –∏–∑ –ø–∞–º—è—Ç–∏

    signal r_TxEn        : STD_LOGIC := '0'; -- –†–∞–∑—Ä–µ—à–µ–Ω–∏–µ –ø–µ—Ä–µ–¥–∞—á–∏
    signal r_Tx_En_Cnt   : integer range 0 to 82 := 0; -- –°—á–µ—Ç—á–∏–∫ –¥–ª—è –∑–∞–¥–µ—Ä–∂–∫–∏ —Ä–∞–∑—Ä–µ—à–µ–Ω–∏—è –ø–µ—Ä–µ–¥–∞—á–∏

begin

    PROCESS (i_Clk)
    BEGIN
        IF rising_edge(i_Clk) THEN
            IF (i_Reset = '1') THEN
                -- –°–±—Ä–æ—Å –∞–≤—Ç–æ–º–∞—Ç–∞ –∏ —Ä–µ–≥–∏—Å—Ç—Ä–æ–≤
                r_State <= s_Idle;
                r_TxEn  <= '0';
                -- –û–±—Ä–∞–±–æ—Ç–∫–∞ –∑–∞–ø–∏—Å–∏ TX Tail –æ—Ç MPU –≤–æ –≤—Ä–µ–º—è —Å–±—Ä–æ—Å–∞
                IF (i_TxTail_WE = '1') THEN
                    r_TxTail_Data <= (others => '0');
                END IF;
            ELSE
                -- –û—Å–Ω–æ–≤–Ω–æ–π —Ü–∏–∫–ª –∫–æ–Ω–µ—á–Ω–æ–≥–æ –∞–≤—Ç–æ–º–∞—Ç–∞ –ø–µ—Ä–µ–¥–∞—á–∏ –¥–∞–Ω–Ω—ã—Ö UART
                CASE r_State IS
                    ------------------------------------------------
                    WHEN s_Idle =>
                        -- –û–∂–∏–¥–∞–Ω–∏–µ —Å–∏–≥–Ω–∞–ª–∞ –∑–∞–ø—É—Å–∫–∞ –ø–µ—Ä–µ–¥–∞—á–∏
=======
	-- =========================================================================
    -- äéçÖóçõâ ÄÇíéåÄí Ñãü èéÑÉéíéÇäà ÑÄççõï TX ä ÇõÑÄóÖ èé èêéíéäéãì UART
    -- =========================================================================
	TYPE state IS (
		s_Idle,
		s_CheckPtr,
		s_SetTxEn,
		s_SetRE,
		s_WaitData1,
		s_WaitData2,
		s_GetData,
		s_SetDV,
		s_ResetDV,
		s_Wait
	);
	SIGNAL r_State : state := s_Idle;

	--REGS
	SIGNAL r_TxTail : STD_LOGIC_VECTOR(10 DOWNTO 0) := (OTHERS => '0');
	SIGNAL r_RamData : STD_LOGIC_VECTOR(31 DOWNTO 0) := (OTHERS => '0');
	
	signal r_TxEn: STD_LOGIC := '0';

	signal r_Tx_En_Cnt : integer range 0 to 82 := 0;

begin

PROCESS (i_Clk)
    BEGIN

        IF rising_edge(i_Clk) THEN
        
            IF (i_Reset = '1') THEN
                
                -- ë°‡Æ· ™Æ≠•Á≠Æ£Æ †¢‚Æ¨†‚† ® ‡•£®·‚‡Æ¢
                r_State <= s_Idle;
                
                -- é°‡†°Æ‚™† ß†Ø®·® TX Tail Æ‚ MPU Ø‡® ·°‡Æ·•
                IF (i_TxTail_WE = '1') THEN
                    -- r_TxTail <= r_TxTail_Data(10 downto 0);
                    r_TxTail <= (others=>'0');
                END IF;
                
                r_TxEn <= '0';
                
            ELSE

                -- é·≠Æ¢≠Æ© Ê®™´ ™Æ≠•Á≠Æ£Æ †¢‚Æ¨†‚† Ø•‡•§†Á® §†≠≠ÎÂ UART
                CASE r_State IS
                    ------------------------------------------------
                    WHEN s_Idle =>
                        -- é¶®§†≠®• ·®£≠†´† ß†Ø„·™† Ø•‡•§†Á®
>>>>>>> Stashed changes
                        IF (i_TxStart = '1') THEN
                            r_State <= s_CheckPtr;
                        END IF;
                    ------------------------------------------------
                    WHEN s_CheckPtr =>
<<<<<<< Updated upstream
                        -- –ü—Ä–æ–≤–µ—Ä–∫–∞ —Å–æ–≤–ø–∞–¥–µ–Ω–∏—è —É–∫–∞–∑–∞—Ç–µ–ª–µ–π TX Tail –∏ TX Head
                        IF (r_TxTail_Data = i_TxHead) THEN
                            r_State <= s_Idle;
                            r_TxEn  <= '0';
                        ELSE
                            r_State <= s_SetRE;
                            r_TxEn  <= '1';
                        END IF;
                    ------------------------------------------------
                    WHEN s_SetTxEn =>
                        -- –ó–∞–¥–µ—Ä–∂–∫–∞ —Ä–∞–∑—Ä–µ—à–µ–Ω–∏—è –ø–µ—Ä–µ–¥–∞—á–∏ (–Ω–µ –∏—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è)
                        IF (r_Tx_En_Cnt /= 81) THEN
                            r_Tx_En_Cnt <= r_Tx_En_Cnt + 1;
                        ELSE
                            r_Tx_En_Cnt <= 0;
                            r_State <= s_SetRE;
                        END IF;
                    ------------------------------------------------
                    WHEN s_SetRE =>
                        -- –£—Å—Ç–∞–Ω–æ–≤–∫–∞ –∞–¥—Ä–µ—Å–∞ –∏ –∑–∞–ø—Ä–æ—Å–∞ —á—Ç–µ–Ω–∏—è –∏–∑ –ø–∞–º—è—Ç–∏
                        o_RamAddr <= r_TxTail_Data(10 DOWNTO 2);
                        o_RamRE   <= '1';
                        r_State   <= s_WaitData1;
                    ------------------------------------------------
                    WHEN s_WaitData1 =>
                        -- –°–±—Ä–æ—Å —Å–∏–≥–Ω–∞–ª–∞ —á—Ç–µ–Ω–∏—è –ø–∞–º—è—Ç–∏, –æ–∂–∏–¥–∞–Ω–∏–µ –¥–∞–Ω–Ω—ã—Ö
=======
                        -- è‡Æ¢•‡™† ·Æ¢Ø†§•≠®Ô „™†ß†‚•´•© TX Tail ® TX Head
                        IF (r_TxTail = i_TxHead) THEN
                            r_State <= s_Idle;
                            r_TxEn <= '0';
                        ELSE
                            r_State <= s_SetRE;
                            r_TxEn <= '1';
                        END IF;
					------------------------------------------------
					WHEN s_SetTxEn =>
						if (r_Tx_En_Cnt /= 81) THEN
							r_Tx_En_Cnt <= r_Tx_En_Cnt + 1;
						else
							r_Tx_En_Cnt <= 0;
							r_State <= s_SetRE;
						end if;
                    ------------------------------------------------
                    WHEN s_SetRE =>
                        -- ì·‚†≠Æ¢™† †§‡•·† ® ß†Ø‡Æ·† Á‚•≠®Ô ®ß RAM
                        o_RamAddr <= r_TxTail(10 DOWNTO 2);
                        o_RamRE <= '1';
                        r_State <= s_WaitData1;
                    ------------------------------------------------
                    WHEN s_WaitData1 =>
                        -- ë°‡Æ· ·®£≠†´† Á‚•≠®Ô RAM, Æ¶®§†≠®• §†≠≠ÎÂ
>>>>>>> Stashed changes
                        o_RamRE <= '0';
                        r_State <= s_GetData;
                    ------------------------------------------------
                    WHEN s_GetData =>
<<<<<<< Updated upstream
                        -- –ó–∞—Ö–≤–∞—Ç –¥–∞–Ω–Ω—ã—Ö –∏–∑ –ø–∞–º—è—Ç–∏
                        r_RamData <= i_RamData;
                        r_State   <= s_SetDV;
                    ------------------------------------------------
                    WHEN s_SetDV =>
                        -- –§–æ—Ä–º–∏—Ä–æ–≤–∞–Ω–∏–µ –±–∞–π—Ç–∞ –¥–ª—è –ø–µ—Ä–µ–¥–∞—á–∏ –ø–æ UART
                        CASE (r_TxTail_Data(1 DOWNTO 0)) IS
                            WHEN "00"   => o_TxData <= r_RamData(7 DOWNTO 0);
                            WHEN "01"   => o_TxData <= r_RamData(15 DOWNTO 8);
                            WHEN "10"   => o_TxData <= r_RamData(23 DOWNTO 16);
                            WHEN OTHERS => o_TxData <= r_RamData(31 DOWNTO 24);
                        END CASE;
                        -- –û–∂–∏–¥–∞–Ω–∏–µ –≥–æ—Ç–æ–≤–Ω–æ—Å—Ç–∏ –¥—Ä–∞–π–≤–µ—Ä–∞ –¥–ª—è –ø–µ—Ä–µ–¥–∞—á–∏
                        IF (i_DriverReady = '1') THEN
                            o_DV    <= '1';
=======
                        -- á†Â¢†‚ §†≠≠ÎÂ ®ß RAM
                        r_RamData <= i_RamData;
                        r_State <= s_SetDV;
                    ------------------------------------------------
                    WHEN s_SetDV =>
                        -- îÆ‡¨®‡Æ¢†≠®• °†©‚† §´Ô Ø•‡•§†Á® ØÆ UART
                        CASE (r_TxTail(1 DOWNTO 0)) IS
                            WHEN "00" => o_TxData <= r_RamData(7 DOWNTO 0);
                            WHEN "01" => o_TxData <= r_RamData(15 DOWNTO 8);
                            WHEN "10" => o_TxData <= r_RamData(23 DOWNTO 16);
                            WHEN OTHERS => o_TxData <= r_RamData(31 DOWNTO 24);
                        END CASE;

                        -- é¶®§†≠®• £Æ‚Æ¢≠Æ·‚® §‡†©¢•‡† §´Ô Ø•‡•§†Á®
                        IF (i_DriverReady = '1') THEN
                            o_DV <= '1';
>>>>>>> Stashed changes
                            r_State <= s_ResetDV;
                        END IF;
                    ------------------------------------------------
                    WHEN s_ResetDV =>
<<<<<<< Updated upstream
                        -- –°–±—Ä–æ—Å —Å–∏–≥–Ω–∞–ª–∞ –ø–µ—Ä–µ–¥–∞—á–∏ –¥–∞–Ω–Ω—ã—Ö
                        o_DV    <= '0';
                        r_State <= s_Wait;
                    ------------------------------------------------
                    WHEN s_Wait =>
                        -- –û–∂–∏–¥–∞–Ω–∏–µ –≥–æ—Ç–æ–≤–Ω–æ—Å—Ç–∏ –¥—Ä–∞–π–≤–µ—Ä–∞, –∏–Ω–∫—Ä–µ–º–µ–Ω—Ç —É–∫–∞–∑–∞—Ç–µ–ª—è TX Tail
                        IF (i_DriverReady = '1') THEN
                            r_TxTail_Data <= r_TxTail_Data + 1;
                            r_State       <= s_CheckPtr;
=======
                        -- ë°‡Æ· ·®£≠†´† Ø•‡•§†Á® §†≠≠ÎÂ
                        o_DV <= '0';
                        r_State <= s_Wait;
                    ------------------------------------------------
                    WHEN s_Wait =>
                        -- é¶®§†≠®• £Æ‚Æ¢≠Æ·‚® §‡†©¢•‡†, ®≠™‡•¨•≠‚ „™†ß†‚•´Ô TX Tail
                        IF (i_DriverReady = '1') THEN
                            r_TxTail <= r_TxTail + 1;
                            r_State <= s_CheckPtr;
>>>>>>> Stashed changes
                        END IF;
                    ------------------------------------------------
                    WHEN OTHERS => NULL;
                END CASE;
<<<<<<< Updated upstream
            END IF;
        END IF;
    END PROCESS;

    -- –§–æ—Ä–º–∏—Ä–æ–≤–∞–Ω–∏–µ –≤—ã—Ö–æ–¥–Ω—ã—Ö —Å–∏–≥–Ω–∞–ª–æ–≤
    o_TxTail_Data <= (31 downto 11 => '0') & r_TxTail_Data; -- –í—ã—Ö–æ–¥–Ω–æ–µ –∑–Ω–∞—á–µ–Ω–∏–µ —É–∫–∞–∑–∞—Ç–µ–ª—è TX Tail
    o_TxEn        <= r_TxEn;                                -- –í—ã—Ö–æ–¥ —Ä–∞–∑—Ä–µ—à–µ–Ω–∏—è –ø–µ—Ä–µ–¥–∞—á–∏
=======
                
            END IF;
                
        END IF;

    END PROCESS;

	o_TxTail <= (31 downto 11 => '0') & r_TxTail;
	
	o_TxEn <= r_TxEn;
>>>>>>> Stashed changes

end Behavioral;