// Seed: 2984612904
module module_0 (
    output supply0 id_0,
    input tri0 id_1
);
  assign id_0 = id_1;
  wand id_3, id_4;
  wire id_5;
  ;
  wire id_6;
  ;
  localparam id_7 = 1;
  assign id_3 = -1;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output wor id_3,
    output wor id_4,
    input tri0 id_5,
    output uwire id_6,
    input wand id_7,
    input tri1 id_8,
    input tri id_9,
    input tri0 id_10,
    output supply1 id_11[-1 : 1],
    output logic id_12,
    input wand id_13,
    input tri0 id_14,
    input supply1 id_15,
    input supply0 id_16
);
  parameter id_18 = 1;
  always id_12 <= id_15;
  module_0 modCall_1 (
      id_4,
      id_16
  );
endmodule
