<!-- HTML header for doxygen 1.8.9-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>MKMxxZxxACxx5 Bare Metal Software Drivers: PLL Configuration Structures</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://www.mathjax.org/mathjax/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="drivers.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="nxp_logo.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">MKMxxZxxACxx5 Bare Metal Software Drivers
   &#160;<span id="projectnumber">R4.1.6</span>
   </div>
   <div id="projectbrief">Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Introduction</span></a></li>
      <li><a href="pages.html"><span>Pages</span></a></li>
      <li><a href="modules.html"><span>Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__pll__config.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">PLL Configuration Structures<div class="ingroups"><a class="el" href="group__pll__drv.html">PLL Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<p>This section describes default configuration structures for PLL module. Create a new configuration structure if default ones don't initialize on-chip peripheral in required operating mode (see <a class="el" href="group__config__struct__macros.html">Creating Configuration Structure</a>). </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae04215724fcf9b7977951687f7dba051"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pll__config.html#gae04215724fcf9b7977951687f7dba051">PLL_MODULE_PEI_12MHZ_CONFIG</a></td></tr>
<tr class="memdesc:gae04215724fcf9b7977951687f7dba051"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Engaged Internal. PLL clocked by 32 KHz Internal Reference Clock.  <a href="#gae04215724fcf9b7977951687f7dba051">More...</a><br /></td></tr>
<tr class="separator:gae04215724fcf9b7977951687f7dba051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcedc0a8b355f956184781fbf534f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pll__config.html#ga6bcedc0a8b355f956184781fbf534f32">PLL_MODULE_PEE_12_288MHZ_CONFIG</a></td></tr>
<tr class="memdesc:ga6bcedc0a8b355f956184781fbf534f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Engaged External. PLL clocked by 32 KHz RTC Oscillator Clock Source (32.768KHz external crystal).  <a href="#ga6bcedc0a8b355f956184781fbf534f32">More...</a><br /></td></tr>
<tr class="separator:ga6bcedc0a8b355f956184781fbf534f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aad88e49841bc722adccb4d064b51c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pll__config.html#ga3aad88e49841bc722adccb4d064b51c1">PLL_MODULE_PEE_DIV32_OSC_CONFIG</a></td></tr>
<tr class="memdesc:ga3aad88e49841bc722adccb4d064b51c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Engaged External (VCO Range: 11.71 - 14.64 MHz). Clocked by System Oscillator Clock with Frequency Range 1.0 - 1.25 MHz.  <a href="#ga3aad88e49841bc722adccb4d064b51c1">More...</a><br /></td></tr>
<tr class="separator:ga3aad88e49841bc722adccb4d064b51c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21af1950749b959abfecab6ed1213183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pll__config.html#ga21af1950749b959abfecab6ed1213183">PLL_MODULE_PEE_DIV64_OSC_CONFIG</a></td></tr>
<tr class="memdesc:ga21af1950749b959abfecab6ed1213183"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Engaged External (VCO Range: 11.71 - 14.64 MHz). Clocked by System Oscillator Clock with Frequency Range 2.0 - 2.5 MHz.  <a href="#ga21af1950749b959abfecab6ed1213183">More...</a><br /></td></tr>
<tr class="separator:ga21af1950749b959abfecab6ed1213183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f2375aa090afe66363d99494b42c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pll__config.html#gae3f2375aa090afe66363d99494b42c7d">PLL_MODULE_PEE_DIV128_OSC_CONFIG</a></td></tr>
<tr class="memdesc:gae3f2375aa090afe66363d99494b42c7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Engaged External (VCO Range: 11.71 - 14.64 MHz). Clocked by System Oscillator Clock with Frequency Range 4.0 - 5.0 MHz.  <a href="#gae3f2375aa090afe66363d99494b42c7d">More...</a><br /></td></tr>
<tr class="separator:gae3f2375aa090afe66363d99494b42c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22e53ed51be555f49ead7e75ceaa22d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pll__config.html#gab22e53ed51be555f49ead7e75ceaa22d">PLL_MODULE_PEE_DIV256_OSC_CONFIG</a></td></tr>
<tr class="memdesc:gab22e53ed51be555f49ead7e75ceaa22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Engaged External (VCO Range: 11.71 - 14.64 MHz). Clocked by System Oscillator Clock with Frequency Range 8.0 - 10.0 MHz.  <a href="#gab22e53ed51be555f49ead7e75ceaa22d">More...</a><br /></td></tr>
<tr class="separator:gab22e53ed51be555f49ead7e75ceaa22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ec68ac2ff77e79d6172acd2b3eb954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pll__config.html#ga67ec68ac2ff77e79d6172acd2b3eb954">PLL_MODULE_PEE_DIV512_OSC_CONFIG</a></td></tr>
<tr class="memdesc:ga67ec68ac2ff77e79d6172acd2b3eb954"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Engaged External (VCO Range: 11.71 - 14.64 MHz). Clocked by System Oscillator Clock with Frequency Range 16.0 - 20.0 MHz.  <a href="#ga67ec68ac2ff77e79d6172acd2b3eb954">More...</a><br /></td></tr>
<tr class="separator:ga67ec68ac2ff77e79d6172acd2b3eb954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8867822f8a531d2a3d22962af5163c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__pll__config.html#gad8867822f8a531d2a3d22962af5163c5">PLL_MODULE_PEE_DIV1024_OSC_CONFIG</a></td></tr>
<tr class="memdesc:gad8867822f8a531d2a3d22962af5163c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Engaged External (VCO Range: 11.71 MHz). Clocked by System Oscillator Clock with Frequency Range 32 MHz.  <a href="#gad8867822f8a531d2a3d22962af5163c5">More...</a><br /></td></tr>
<tr class="separator:gad8867822f8a531d2a3d22962af5163c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gae04215724fcf9b7977951687f7dba051"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_MODULE_PEI_12MHZ_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPLL){                                                                       \</div>
<div class="line"><span class="comment">/* C1 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_CLKS(0x00))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_FRDIV(0x00))|                      \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_IREFS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IRCLKEN_MASK)|                     \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFSTEN_MASK),                                           \</div>
<div class="line"><span class="comment">/* C2 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_LOCRE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_RANGE0(0x00))|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_HGO0_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_EREFS0_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_LP_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_IRCS_MASK),   \</div>
<div class="line"><span class="comment">/* C5 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLCLKEN0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLSTEN0_MASK),                \</div>
<div class="line"><span class="comment">/* C6 */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_LOLIE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_PLLS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_CME0_MASK)| \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_CHGPMP_BIAS(0x08)),                                       \</div>
<div class="line"><span class="comment">/* SC */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATME_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATMS_MASK)|                         \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_FLTPRSRV_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_SC_FCRDIV(0x00)),                  \</div>
<div class="line"><span class="comment">/* C7 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C7_PLL32KREFSEL(0x01)),                                      \</div>
<div class="line"><span class="comment">/* C8 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C8_LOCRE1_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_LOLRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_CME1_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_COARSE_LOLIE_MASK),                                       \</div>
<div class="line">}</div>
</div><!-- fragment --><p>PLL Engaged Internal. PLL clocked by 32 KHz Internal Reference Clock. </p>

</div>
</div>
<a class="anchor" id="ga6bcedc0a8b355f956184781fbf534f32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_MODULE_PEE_12_288MHZ_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPLL){                                                                       \</div>
<div class="line"><span class="comment">/* C1 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_CLKS(0x00))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_FRDIV(0x00))|                      \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IRCLKEN_MASK)|                     \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFSTEN_MASK),                                           \</div>
<div class="line"><span class="comment">/* C2 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_LOCRE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_RANGE0(0x00))|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_HGO0_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_EREFS0_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_LP_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_IRCS_MASK),   \</div>
<div class="line"><span class="comment">/* C5 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLCLKEN0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLSTEN0_MASK),                \</div>
<div class="line"><span class="comment">/* C6 */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_LOLIE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_PLLS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_CME0_MASK)| \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_CHGPMP_BIAS(0x08)),                                       \</div>
<div class="line"><span class="comment">/* SC */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATME_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATMS_MASK)|                         \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_FLTPRSRV_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_SC_FCRDIV(0x00)),                  \</div>
<div class="line"><span class="comment">/* C7 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C7_PLL32KREFSEL(0x00)),                                      \</div>
<div class="line"><span class="comment">/* C8 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C8_LOCRE1_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_LOLRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_CME1_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_COARSE_LOLIE_MASK),                                       \</div>
<div class="line">}</div>
</div><!-- fragment --><p>PLL Engaged External. PLL clocked by 32 KHz RTC Oscillator Clock Source (32.768KHz external crystal). </p>

</div>
</div>
<a class="anchor" id="ga3aad88e49841bc722adccb4d064b51c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_MODULE_PEE_DIV32_OSC_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPLL){                                                                       \</div>
<div class="line"><span class="comment">/* C1 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_CLKS(0x00))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_FRDIV(0x00))|                      \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IRCLKEN_MASK)|                     \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFSTEN_MASK),                                           \</div>
<div class="line"><span class="comment">/* C2 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_LOCRE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_RANGE0(0x02))|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_HGO0_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_EREFS0_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_LP_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_IRCS_MASK),   \</div>
<div class="line"><span class="comment">/* C5 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLCLKEN0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLSTEN0_MASK),                \</div>
<div class="line"><span class="comment">/* C6 */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_LOLIE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_PLLS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_CME0_MASK)| \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_CHGPMP_BIAS(0x08)),                                       \</div>
<div class="line"><span class="comment">/* SC */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATME_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATMS_MASK)|                         \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_FLTPRSRV_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_SC_FCRDIV(0x00)),                  \</div>
<div class="line"><span class="comment">/* C7 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C7_PLL32KREFSEL(0x02))|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C7_OSCSEL_MASK),              \</div>
<div class="line"><span class="comment">/* C8 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C8_LOCRE1_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_LOLRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_CME1_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_COARSE_LOLIE_MASK),                                       \</div>
<div class="line">}</div>
</div><!-- fragment --><p>PLL Engaged External (VCO Range: 11.71 - 14.64 MHz). Clocked by System Oscillator Clock with Frequency Range 1.0 - 1.25 MHz. </p>

</div>
</div>
<a class="anchor" id="ga21af1950749b959abfecab6ed1213183"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_MODULE_PEE_DIV64_OSC_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPLL){                                                                       \</div>
<div class="line"><span class="comment">/* C1 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_CLKS(0x00))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_FRDIV(0x01))|                      \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IRCLKEN_MASK)|                     \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFSTEN_MASK),                                           \</div>
<div class="line"><span class="comment">/* C2 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_LOCRE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_RANGE0(0x02))|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_HGO0_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_EREFS0_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_LP_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_IRCS_MASK),   \</div>
<div class="line"><span class="comment">/* C5 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLCLKEN0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLSTEN0_MASK),                \</div>
<div class="line"><span class="comment">/* C6 */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_LOLIE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_PLLS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_CME0_MASK)| \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_CHGPMP_BIAS(0x08)),                                       \</div>
<div class="line"><span class="comment">/* SC */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATME_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATMS_MASK)|                         \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_FLTPRSRV_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_SC_FCRDIV(0x00)),                  \</div>
<div class="line"><span class="comment">/* C7 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C7_PLL32KREFSEL(0x02))|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C7_OSCSEL_MASK),              \</div>
<div class="line"><span class="comment">/* C8 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C8_LOCRE1_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_LOLRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_CME1_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_COARSE_LOLIE_MASK),                                       \</div>
<div class="line">}</div>
</div><!-- fragment --><p>PLL Engaged External (VCO Range: 11.71 - 14.64 MHz). Clocked by System Oscillator Clock with Frequency Range 2.0 - 2.5 MHz. </p>

</div>
</div>
<a class="anchor" id="gae3f2375aa090afe66363d99494b42c7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_MODULE_PEE_DIV128_OSC_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPLL){                                                                       \</div>
<div class="line"><span class="comment">/* C1 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_CLKS(0x00))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_FRDIV(0x02))|                      \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IRCLKEN_MASK)|                     \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFSTEN_MASK),                                           \</div>
<div class="line"><span class="comment">/* C2 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_LOCRE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_RANGE0(0x02))|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_HGO0_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_EREFS0_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_LP_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_IRCS_MASK),   \</div>
<div class="line"><span class="comment">/* C5 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLCLKEN0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLSTEN0_MASK),                \</div>
<div class="line"><span class="comment">/* C6 */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_LOLIE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_PLLS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_CME0_MASK)| \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_CHGPMP_BIAS(0x08)),                                       \</div>
<div class="line"><span class="comment">/* SC */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATME_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATMS_MASK)|                         \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_FLTPRSRV_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_SC_FCRDIV(0x00)),                  \</div>
<div class="line"><span class="comment">/* C7 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C7_PLL32KREFSEL(0x02))|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C7_OSCSEL_MASK),              \</div>
<div class="line"><span class="comment">/* C8 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C8_LOCRE1_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_LOLRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_CME1_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_COARSE_LOLIE_MASK),                                       \</div>
<div class="line">}</div>
</div><!-- fragment --><p>PLL Engaged External (VCO Range: 11.71 - 14.64 MHz). Clocked by System Oscillator Clock with Frequency Range 4.0 - 5.0 MHz. </p>

</div>
</div>
<a class="anchor" id="gab22e53ed51be555f49ead7e75ceaa22d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_MODULE_PEE_DIV256_OSC_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPLL){                                                                       \</div>
<div class="line"><span class="comment">/* C1 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_CLKS(0x00))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_FRDIV(0x03))|                      \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IRCLKEN_MASK)|                     \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFSTEN_MASK),                                           \</div>
<div class="line"><span class="comment">/* C2 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_LOCRE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_RANGE0(0x02))|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_HGO0_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_EREFS0_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_LP_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_IRCS_MASK),   \</div>
<div class="line"><span class="comment">/* C5 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLCLKEN0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLSTEN0_MASK),                \</div>
<div class="line"><span class="comment">/* C6 */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_LOLIE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_PLLS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_CME0_MASK)| \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_CHGPMP_BIAS(0x08)),                                       \</div>
<div class="line"><span class="comment">/* SC */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATME_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATMS_MASK)|                         \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_FLTPRSRV_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_SC_FCRDIV(0x00)),                  \</div>
<div class="line"><span class="comment">/* C7 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C7_PLL32KREFSEL(0x02))|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C7_OSCSEL_MASK),              \</div>
<div class="line"><span class="comment">/* C8 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C8_LOCRE1_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_LOLRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_CME1_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_COARSE_LOLIE_MASK),                                       \</div>
<div class="line">}</div>
</div><!-- fragment --><p>PLL Engaged External (VCO Range: 11.71 - 14.64 MHz). Clocked by System Oscillator Clock with Frequency Range 8.0 - 10.0 MHz. </p>

</div>
</div>
<a class="anchor" id="ga67ec68ac2ff77e79d6172acd2b3eb954"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_MODULE_PEE_DIV512_OSC_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPLL){                                                                       \</div>
<div class="line"><span class="comment">/* C1 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_CLKS(0x00))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_FRDIV(0x04))|                      \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IRCLKEN_MASK)|                     \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFSTEN_MASK),                                           \</div>
<div class="line"><span class="comment">/* C2 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_LOCRE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_RANGE0(0x02))|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_HGO0_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_EREFS0_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_LP_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_IRCS_MASK),   \</div>
<div class="line"><span class="comment">/* C5 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLCLKEN0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLSTEN0_MASK),                \</div>
<div class="line"><span class="comment">/* C6 */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_LOLIE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_PLLS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_CME0_MASK)| \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_CHGPMP_BIAS(0x08)),                                       \</div>
<div class="line"><span class="comment">/* SC */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATME_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATMS_MASK)|                         \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_FLTPRSRV_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_SC_FCRDIV(0x00)),                  \</div>
<div class="line"><span class="comment">/* C7 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C7_PLL32KREFSEL(0x02))|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C7_OSCSEL_MASK),              \</div>
<div class="line"><span class="comment">/* C8 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C8_LOCRE1_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_LOLRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_CME1_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_COARSE_LOLIE_MASK),                                       \</div>
<div class="line">}</div>
</div><!-- fragment --><p>PLL Engaged External (VCO Range: 11.71 - 14.64 MHz). Clocked by System Oscillator Clock with Frequency Range 16.0 - 20.0 MHz. </p>

</div>
</div>
<a class="anchor" id="gad8867822f8a531d2a3d22962af5163c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_MODULE_PEE_DIV1024_OSC_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(tPLL){                                                                       \</div>
<div class="line"><span class="comment">/* C1 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_CLKS(0x00))|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C1_FRDIV(0x05))|                      \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IRCLKEN_MASK)|                     \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C1_IREFSTEN_MASK),                                           \</div>
<div class="line"><span class="comment">/* C2 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_LOCRE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_RANGE0(0x02))|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_HGO0_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C2_EREFS0_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_LP_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C2_IRCS_MASK),   \</div>
<div class="line"><span class="comment">/* C5 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLCLKEN0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C5_PLLSTEN0_MASK),                \</div>
<div class="line"><span class="comment">/* C6 */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_LOLIE0_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_PLLS_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C6_CME0_MASK)| \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C6_CHGPMP_BIAS(0x08)),                                       \</div>
<div class="line"><span class="comment">/* SC */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATME_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_ATMS_MASK)|                         \</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_SC_FLTPRSRV_MASK)|<a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_SC_FCRDIV(0x00)),                  \</div>
<div class="line"><span class="comment">/* C7 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C7_PLL32KREFSEL(0x02))|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C7_OSCSEL_MASK),              \</div>
<div class="line"><span class="comment">/* C8 */</span> <a class="code" href="group__config__struct__macros.html#ga60ffc40285e7629323bb170b4a6afd83" title="Sets register field in peripheral configuration structure. ">SET</a>(MCG_C8_LOCRE1_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_LOLRE_MASK)|<a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_CME1_MASK)|\</div>
<div class="line"><span class="comment">/* .. */</span> <a class="code" href="group__config__struct__macros.html#ga4ade627a585165f4247c2ed89dd91daa" title="Clears register field in peripheral configuration structure. ">CLR</a>(MCG_C8_COARSE_LOLIE_MASK),                                       \</div>
<div class="line">}</div>
</div><!-- fragment --><p>PLL Engaged External (VCO Range: 11.71 MHz). Clocked by System Oscillator Clock with Frequency Range 32 MHz. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.9-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul class="foot">
    <li class="footer">Tue Nov 22 2016 &copy; 2016 NXP Semiconductors, Inc. All rights reserved.
    </li>
  </ul>
</div>
</body>
</html>
