{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 05 21:00:17 2024 " "Info: Processing started: Fri Apr 05 21:00:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KP_8 -c KP_8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KP_8 -c KP_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_int.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu_int.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_int " "Info: Found entity 1: cpu_int" {  } { { "cpu_int.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "blok_ron.v(12) " "Warning (10268): Verilog HDL information at blok_ron.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "blok_ron.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/blok_ron.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blok_ron.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file blok_ron.v" { { "Info" "ISGN_ENTITY_NAME" "1 blok_ron " "Info: Found entity 1: blok_ron" {  } { { "blok_ron.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/blok_ron.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_wr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sync_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_wr " "Info: Found entity 1: sync_wr" {  } { { "sync_wr.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/sync_wr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file status_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 status_reg " "Info: Found entity 1: status_reg" {  } { { "status_reg.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/status_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_rom0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_rom0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_ram_dq0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file int_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_control " "Info: Found entity 1: int_control" {  } { { "int_control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_int " "Info: Elaborating entity \"cpu_int\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_reg status_reg:inst16 " "Info: Elaborating entity \"status_reg\" for hierarchy \"status_reg:inst16\"" {  } { { "cpu_int.bdf" "inst16" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 224 736 832 384 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_wr sync_wr:inst3 " "Info: Elaborating entity \"sync_wr\" for hierarchy \"sync_wr:inst3\"" {  } { { "cpu_int.bdf" "inst3" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 320 304 448 416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst6 " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst6\"" {  } { { "cpu_int.bdf" "inst6" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 112 1280 1440 192 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom0:inst6\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom0.v" "lpm_rom_component" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_rom0.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom0.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_rom0.v" 56 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family ACEX1K " "Info: Parameter \"intended_device_family\" = \"ACEX1K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control UNREGISTERED " "Info: Parameter \"lpm_address_control\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file int.mif " "Info: Parameter \"lpm_file\" = \"int.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata REGISTERED " "Info: Parameter \"lpm_outdata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_rom0.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_rom0.v" 56 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom lpm_rom0:inst6\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom0:inst6\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "lpm_rom0.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/lpm_rom0.v" 56 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst13 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst13\"" {  } { { "cpu_int.bdf" "inst13" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { 96 944 1096 288 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 control.v(16) " "Warning (10230): Verilog HDL assignment warning at control.v(16): truncated value with size 16 to match size of target (8)" {  } { { "control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/control.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(17) " "Warning (10230): Verilog HDL assignment warning at control.v(17): truncated value with size 32 to match size of target (8)" {  } { { "control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/control.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_control int_control:inst5 " "Info: Elaborating entity \"int_control\" for hierarchy \"int_control:inst5\"" {  } { { "cpu_int.bdf" "inst5" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { -120 1312 1456 8 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "int_load int_control.v(29) " "Warning (10240): Verilog HDL Always Construct warning at int_control.v(29): inferring latch(es) for variable \"int_load\", which holds its previous value in one or more paths through the always construct" {  } { { "int_control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "int_load int_control.v(29) " "Info (10041): Inferred latch for \"int_load\" at int_control.v(29)" {  } { { "int_control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "int_load int_control.v(31) " "Error (10028): Can't resolve multiple constant drivers for net \"int_load\" at int_control.v(31)" {  } { { "int_control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v" 31 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "int_control.v(29) " "Error (10029): Constant driver at int_control.v(29)" {  } { { "int_control.v" "" { Text "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/int_control.v" 29 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "" 0 0}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "int_control:inst5 " "Error: Can't elaborate user hierarchy \"int_control:inst5\"" {  } { { "cpu_int.bdf" "inst5" { Schematic "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/cpu_int.bdf" { { -120 1312 1456 8 "inst5" "" } } } }  } 0 0 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/KP_8.map.smsg " "Info: Generated suppressed messages file E:/MyDoc/Projects/labs8/MSIPU/Coursework/NIKITA_KR/PROJECT/KP_8.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "223 " "Error: Peak virtual memory: 223 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 05 21:00:18 2024 " "Error: Processing ended: Fri Apr 05 21:00:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
