ARM GAS  /tmp/cc01G5DJ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB140:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/cc01G5DJ.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  43:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  46:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  53:Core/Src/main.c **** void SystemClock_Config(void);
  54:Core/Src/main.c **** static void MX_GPIO_Init(void);
  55:Core/Src/main.c **** static void MX_DMA_Init(void);
  56:Core/Src/main.c **** static void MX_SPI1_Init(void);
  57:Core/Src/main.c **** static void MX_TIM1_Init(void);
  58:Core/Src/main.c **** static void MX_TIM3_Init(void);
  59:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  60:Core/Src/main.c **** void draw_rect(uint16_t x, uint16_t y, uint16_t width, uint16_t height);
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /* USER CODE END PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  65:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  66:Core/Src/main.c **** uint16_t line = 0;
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** uint8_t image [5750] = {0};
  69:Core/Src/main.c **** gdi_handle handle = {image, 23 * 8, 250};
  70:Core/Src/main.c **** uint8_t game_field[81] = {0};
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** void delay_us (uint16_t us)
  73:Core/Src/main.c **** {
  74:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
  75:Core/Src/main.c ****   //__HAL_TIM_CLEAR_IT(&htim3, TIM_IT_UPDATE);
  76:Core/Src/main.c ****   __HAL_TIM_SET_COUNTER(&htim3, 0);
  77:Core/Src/main.c **** 	while (htim3.Instance->CNT < us) ;
  78:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
  79:Core/Src/main.c **** }
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** typedef struct {
  82:Core/Src/main.c ****     uint32_t time_irq;
  83:Core/Src/main.c ****     uint8_t flag_irq;
  84:Core/Src/main.c ****     uint8_t flag_exec;
  85:Core/Src/main.c ****     uint16_t GPIO_pin;
  86:Core/Src/main.c ****     IRQn_Type GPIO_EXTI_line;
  87:Core/Src/main.c ****     void (*action) (game_handle *);
  88:Core/Src/main.c **** } button_handle;
ARM GAS  /tmp/cc01G5DJ.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c **** button_handle buttons[] = {
  91:Core/Src/main.c ****     {0, 0, 0, DOWN_BTN_Pin , DOWN_BTN_EXTI_IRQn , game_player_move_down },
  92:Core/Src/main.c ****     {0, 0, 0, UP_BTN_Pin   , UP_BTN_EXTI_IRQn   , game_player_move_up   },
  93:Core/Src/main.c ****     {0, 0, 0, LEFT_BTN_Pin , LEFT_BTN_EXTI_IRQn , game_player_move_left },
  94:Core/Src/main.c ****     {0, 0, 0, RIGHT_BTN_Pin, RIGHT_BTN_EXTI_IRQn, game_player_move_right},
  95:Core/Src/main.c ****     {0, 0, 0, FLAG_BTN_Pin , FLAG_BTN_EXTI_IRQn , game_player_put_flag  },
  96:Core/Src/main.c ****     {0, 0, 0, OPEN_BTN_Pin , OPEN_BTN_EXTI_IRQn , game_player_open_cell },
  97:Core/Src/main.c **** };
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** /*
 100:Core/Src/main.c **** uint32_t time1_irq = 0;
 101:Core/Src/main.c **** uint8_t flag1_irq = 0;
 102:Core/Src/main.c **** uint8_t flag1_exec = 0;
 103:Core/Src/main.c **** 
 104:Core/Src/main.c **** uint32_t time2_irq = 0;
 105:Core/Src/main.c **** uint8_t flag2_irq = 0;
 106:Core/Src/main.c **** uint8_t flag2_exec = 0;
 107:Core/Src/main.c **** */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
 110:Core/Src/main.c **** {
 111:Core/Src/main.c ****     for(uint8_t i = 0; i < (sizeof(buttons) / sizeof(button_handle)); ++i) {
 112:Core/Src/main.c ****         if(buttons[i].GPIO_pin == GPIO_Pin) {
 113:Core/Src/main.c ****             buttons[i].flag_exec = 0;
 114:Core/Src/main.c ****             buttons[i].flag_irq = 1;
 115:Core/Src/main.c ****             buttons[i].time_irq = HAL_GetTick();
 116:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(buttons[i].GPIO_EXTI_line);
 117:Core/Src/main.c ****             break;
 118:Core/Src/main.c ****         }
 119:Core/Src/main.c ****     }
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****     return;
 122:Core/Src/main.c **** /*
 123:Core/Src/main.c ****         if(GPIO_Pin == GPIO_PIN_2)
 124:Core/Src/main.c ****         {
 125:Core/Src/main.c ****             flag2_exec = 0;
 126:Core/Src/main.c ****             flag2_irq = 1;
 127:Core/Src/main.c ****             time2_irq = HAL_GetTick();
 128:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(EXTI2_TSC_IRQn);
 129:Core/Src/main.c ****         }
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****         if(GPIO_Pin == GPIO_PIN_4)
 132:Core/Src/main.c ****         {
 133:Core/Src/main.c ****             flag1_exec = 0;
 134:Core/Src/main.c ****             flag1_irq = 1;
 135:Core/Src/main.c ****             time1_irq = HAL_GetTick();
 136:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 137:Core/Src/main.c ****         }
 138:Core/Src/main.c **** */
 139:Core/Src/main.c **** }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 143:Core/Src/main.c **** {
 144:Core/Src/main.c ****         if(htim->Instance == TIM1) //check if the interrupt comes from TIM1
 145:Core/Src/main.c ****         {
ARM GAS  /tmp/cc01G5DJ.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****             HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 0);
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****             if(line == 313) {
 150:Core/Src/main.c ****                 delay_us(28);
 151:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 152:Core/Src/main.c ****                 delay_us(4);
 153:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 0);
 154:Core/Src/main.c ****                 delay_us(28);
 155:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 156:Core/Src/main.c ****                 delay_us(3);
 157:Core/Src/main.c ****                 __HAL_TIM_SET_COUNTER(&htim1, 0);
 158:Core/Src/main.c ****             }
 159:Core/Src/main.c ****             delay_us(4);
 160:Core/Src/main.c ****             HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 161:Core/Src/main.c ****             delay_us(7);
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****             uint8_t *line_pointer = image + (line - 40) * 23;
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****             if(line >= 40 && line < 290) {
 166:Core/Src/main.c ****                 if(HAL_SPI_Transmit_DMA(&hspi1, line_pointer, 23)
 167:Core/Src/main.c ****                   != HAL_OK) {
 168:Core/Src/main.c ****                   while(1) {
 169:Core/Src/main.c ****                       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 170:Core/Src/main.c ****                       break;
 171:Core/Src/main.c ****                   }
 172:Core/Src/main.c ****                 }
 173:Core/Src/main.c ****             }
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****             if(line == 313) {
 176:Core/Src/main.c ****                 line = 0;
 177:Core/Src/main.c ****                 return;
 178:Core/Src/main.c ****             }
 179:Core/Src/main.c ****             ++line;
 180:Core/Src/main.c ****         }
 181:Core/Src/main.c **** }
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** void draw_rect(uint16_t x, uint16_t y, uint16_t width, uint16_t height) {
 184:Core/Src/main.c ****     for(int i = y; i < y + height; ++i) {
 185:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 186:Core/Src/main.c ****             if(j / 8 == 19) {
 187:Core/Src/main.c ****               continue;
 188:Core/Src/main.c ****             }
 189:Core/Src/main.c ****             image[i * 23 + j / 8] |= (1 << (j % 8));
 190:Core/Src/main.c ****         }
 191:Core/Src/main.c ****     }
 192:Core/Src/main.c **** }
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** /* USER CODE END 0 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** /**
 197:Core/Src/main.c ****   * @brief  The application entry point.
 198:Core/Src/main.c ****   * @retval int
 199:Core/Src/main.c ****   */
 200:Core/Src/main.c **** int main(void)
 201:Core/Src/main.c **** {
 202:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
ARM GAS  /tmp/cc01G5DJ.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* USER CODE END 1 */
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 209:Core/Src/main.c ****   HAL_Init();
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 212:Core/Src/main.c **** 
 213:Core/Src/main.c ****   /* USER CODE END Init */
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /* Configure the system clock */
 216:Core/Src/main.c ****   SystemClock_Config();
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE END SysInit */
 221:Core/Src/main.c **** 
 222:Core/Src/main.c ****   /* Initialize all configured peripherals */
 223:Core/Src/main.c ****   MX_GPIO_Init();
 224:Core/Src/main.c ****   MX_DMA_Init();
 225:Core/Src/main.c ****   MX_SPI1_Init();
 226:Core/Src/main.c ****   MX_TIM1_Init();
 227:Core/Src/main.c ****   MX_TIM3_Init();
 228:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 229:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim3);
 230:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim1);
 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****   /*draw_picture(68, 0, 16, 16, one, &handle);
 233:Core/Src/main.c ****   draw_picture(68, 16, 16, 16, two, &handle);
 234:Core/Src/main.c ****   draw_picture(68, 32, 16, 16, three, &handle);
 235:Core/Src/main.c ****   draw_picture(68, 48, 16, 16, four, &handle);
 236:Core/Src/main.c ****   draw_picture(68, 60, 16, 16, five, &handle);
 237:Core/Src/main.c ****   draw_picture(68, 76, 16, 16, six, &handle);
 238:Core/Src/main.c ****   draw_picture(68, 92, 16, 16, seven, &handle);
 239:Core/Src/main.c ****   draw_picture(68, 92, 16, 16, eight, &handle);
 240:Core/Src/main.c ****   draw_picture(68, 108, 16, 16, flag, &handle);
 241:Core/Src/main.c ****   draw_picture(68, 124, 16, 16, bomb, &handle);
 242:Core/Src/main.c ****   draw_picture(68, 140, 16, 16, not_opened_cell, &handle);
 243:Core/Src/main.c ****   //draw_picture(68, 156, 16, 16, selected_cell, &handle);
 244:Core/Src/main.c ****   */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   game_handle game = {9, 9, game_field, &handle, };
 247:Core/Src/main.c ****   game_start(&game);
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   /* USER CODE END 2 */
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /* Infinite loop */
 252:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 253:Core/Src/main.c ****   //uint16_t i = 0, j = 0;
 254:Core/Src/main.c ****   while (1)
 255:Core/Src/main.c ****   {
 256:Core/Src/main.c ****     /* USER CODE END WHILE */
 257:Core/Src/main.c **** 
 258:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 259:Core/Src/main.c ****     button_handle *temp;
ARM GAS  /tmp/cc01G5DJ.s 			page 6


 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****     for(uint8_t i = 0; i < (sizeof(buttons) / sizeof(button_handle)); ++i) {
 262:Core/Src/main.c ****         temp = buttons + i;
 263:Core/Src/main.c **** 
 264:Core/Src/main.c ****         if(temp->flag_irq) {
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****             if(!temp->flag_exec) {
 267:Core/Src/main.c ****                 temp->action(&game);
 268:Core/Src/main.c ****                 temp->flag_exec = 1;
 269:Core/Src/main.c ****             }
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****             if((HAL_GetTick() - temp->time_irq) > 150) {
 272:Core/Src/main.c ****                 __HAL_GPIO_EXTI_CLEAR_IT(temp->GPIO_pin);
 273:Core/Src/main.c ****                 NVIC_ClearPendingIRQ(temp->GPIO_EXTI_line);
 274:Core/Src/main.c ****                 HAL_NVIC_EnableIRQ(temp->GPIO_EXTI_line);
 275:Core/Src/main.c ****                 temp->flag_irq = 0;
 276:Core/Src/main.c ****             }
 277:Core/Src/main.c ****         }
 278:Core/Src/main.c ****     }
 279:Core/Src/main.c ****     /*if(flag1_irq && (HAL_GetTick() - time1_irq) > 100)
 280:Core/Src/main.c ****     {
 281:Core/Src/main.c ****         if(!flag1_exec) {
 282:Core/Src/main.c ****             if(i == 0) {
 283:Core/Src/main.c ****               set_pixel(0, j, 1, &handle);
 284:Core/Src/main.c ****               ++i;
 285:Core/Src/main.c ****             }
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****             else if(i < 23 * 8) {
 288:Core/Src/main.c ****               set_pixel(i, j, 1, &handle);
 289:Core/Src/main.c ****               set_pixel(i - 1, j, 0, &handle);
 290:Core/Src/main.c ****               ++i;
 291:Core/Src/main.c ****             }
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****             else if(i >= 23 * 8) {
 294:Core/Src/main.c ****               i = 0;
 295:Core/Src/main.c ****             }
 296:Core/Src/main.c ****             flag1_exec = 1;
 297:Core/Src/main.c ****         }
 298:Core/Src/main.c ****         __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_4);  // очищаем бит EXTI_PR
 299:Core/Src/main.c ****         NVIC_ClearPendingIRQ(EXTI4_IRQn); // очищаем бит NVIC_ICPRx
 300:Core/Src/main.c ****         HAL_NVIC_EnableIRQ(EXTI4_IRQn);   // включаем внешнее прерывание
 301:Core/Src/main.c ****         flag1_irq = 0;
 302:Core/Src/main.c ****     }
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****     if(flag2_irq && (HAL_GetTick() - time2_irq) > 100)
 305:Core/Src/main.c ****     {
 306:Core/Src/main.c ****         if(!flag2_exec) {
 307:Core/Src/main.c ****             if(j == 0) {
 308:Core/Src/main.c ****               set_pixel(i, 0, 1, &handle);
 309:Core/Src/main.c ****               ++j;
 310:Core/Src/main.c ****             }
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****             else if(j < 250) {
 313:Core/Src/main.c ****               set_pixel(i, j, 1, &handle);
 314:Core/Src/main.c ****               set_pixel(i, j-1, 0, &handle);
 315:Core/Src/main.c ****               ++j;
 316:Core/Src/main.c ****             }
ARM GAS  /tmp/cc01G5DJ.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****             else if(j >= 250) {
 319:Core/Src/main.c ****               j = 0;
 320:Core/Src/main.c ****             }
 321:Core/Src/main.c ****             flag2_exec = 1;
 322:Core/Src/main.c ****         }
 323:Core/Src/main.c ****         __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_2);  // очищаем бит EXTI_PR
 324:Core/Src/main.c ****         NVIC_ClearPendingIRQ(EXTI2_TSC_IRQn); // очищаем бит NVIC_ICPRx
 325:Core/Src/main.c ****         HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);   // включаем внешнее прерывани
 326:Core/Src/main.c ****         flag2_irq = 0;
 327:Core/Src/main.c ****     }
 328:Core/Src/main.c ****     */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****       //image[23*249 + 10]++;
 331:Core/Src/main.c ****   }
 332:Core/Src/main.c ****   /* USER CODE END 3 */
 333:Core/Src/main.c **** }
 334:Core/Src/main.c **** 
 335:Core/Src/main.c **** /**
 336:Core/Src/main.c ****   * @brief System Clock Configuration
 337:Core/Src/main.c ****   * @retval None
 338:Core/Src/main.c ****   */
 339:Core/Src/main.c **** void SystemClock_Config(void)
 340:Core/Src/main.c **** {
 341:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 342:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 343:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 346:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 347:Core/Src/main.c ****   */
 348:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 349:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 350:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 351:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 352:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 353:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 354:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 355:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 356:Core/Src/main.c ****   {
 357:Core/Src/main.c ****     Error_Handler();
 358:Core/Src/main.c ****   }
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 361:Core/Src/main.c ****   */
 362:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 363:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 364:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 365:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 366:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 367:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 370:Core/Src/main.c ****   {
 371:Core/Src/main.c ****     Error_Handler();
 372:Core/Src/main.c ****   }
 373:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM34;
ARM GAS  /tmp/cc01G5DJ.s 			page 8


 374:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 375:Core/Src/main.c ****   PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 376:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 377:Core/Src/main.c ****   {
 378:Core/Src/main.c ****     Error_Handler();
 379:Core/Src/main.c ****   }
 380:Core/Src/main.c **** }
 381:Core/Src/main.c **** 
 382:Core/Src/main.c **** /**
 383:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 384:Core/Src/main.c ****   * @param None
 385:Core/Src/main.c ****   * @retval None
 386:Core/Src/main.c ****   */
 387:Core/Src/main.c **** static void MX_SPI1_Init(void)
 388:Core/Src/main.c **** {
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 393:Core/Src/main.c **** 
 394:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 395:Core/Src/main.c **** 
 396:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 397:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 398:Core/Src/main.c ****   hspi1.Instance = SPI1;
 399:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 400:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 401:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 402:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 403:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 404:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 405:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 406:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 407:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 408:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 409:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 410:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 411:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 412:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 413:Core/Src/main.c ****   {
 414:Core/Src/main.c ****     Error_Handler();
 415:Core/Src/main.c ****   }
 416:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 417:Core/Src/main.c **** 
 418:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 419:Core/Src/main.c **** 
 420:Core/Src/main.c **** }
 421:Core/Src/main.c **** 
 422:Core/Src/main.c **** /**
 423:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 424:Core/Src/main.c ****   * @param None
 425:Core/Src/main.c ****   * @retval None
 426:Core/Src/main.c ****   */
 427:Core/Src/main.c **** static void MX_TIM1_Init(void)
 428:Core/Src/main.c **** {
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
ARM GAS  /tmp/cc01G5DJ.s 			page 9


 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 435:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 438:Core/Src/main.c **** 
 439:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 440:Core/Src/main.c ****   htim1.Instance = TIM1;
 441:Core/Src/main.c ****   htim1.Init.Prescaler = 2303;
 442:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 443:Core/Src/main.c ****   htim1.Init.Period = 1;
 444:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 445:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 446:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 447:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 448:Core/Src/main.c ****   {
 449:Core/Src/main.c ****     Error_Handler();
 450:Core/Src/main.c ****   }
 451:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 452:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 453:Core/Src/main.c ****   {
 454:Core/Src/main.c ****     Error_Handler();
 455:Core/Src/main.c ****   }
 456:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 457:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 458:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 459:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 460:Core/Src/main.c ****   {
 461:Core/Src/main.c ****     Error_Handler();
 462:Core/Src/main.c ****   }
 463:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 464:Core/Src/main.c **** 
 465:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 466:Core/Src/main.c **** 
 467:Core/Src/main.c **** }
 468:Core/Src/main.c **** 
 469:Core/Src/main.c **** /**
 470:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 471:Core/Src/main.c ****   * @param None
 472:Core/Src/main.c ****   * @retval None
 473:Core/Src/main.c ****   */
 474:Core/Src/main.c **** static void MX_TIM3_Init(void)
 475:Core/Src/main.c **** {
 476:Core/Src/main.c **** 
 477:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 478:Core/Src/main.c **** 
 479:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 480:Core/Src/main.c **** 
 481:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 482:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 483:Core/Src/main.c **** 
 484:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 485:Core/Src/main.c **** 
 486:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 487:Core/Src/main.c ****   htim3.Instance = TIM3;
ARM GAS  /tmp/cc01G5DJ.s 			page 10


 488:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 489:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 490:Core/Src/main.c ****   htim3.Init.Period = 65535;
 491:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 492:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 493:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 494:Core/Src/main.c ****   {
 495:Core/Src/main.c ****     Error_Handler();
 496:Core/Src/main.c ****   }
 497:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 498:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 499:Core/Src/main.c ****   {
 500:Core/Src/main.c ****     Error_Handler();
 501:Core/Src/main.c ****   }
 502:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 503:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 504:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 505:Core/Src/main.c ****   {
 506:Core/Src/main.c ****     Error_Handler();
 507:Core/Src/main.c ****   }
 508:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 509:Core/Src/main.c **** 
 510:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 511:Core/Src/main.c **** 
 512:Core/Src/main.c **** }
 513:Core/Src/main.c **** 
 514:Core/Src/main.c **** /**
 515:Core/Src/main.c ****   * Enable DMA controller clock
 516:Core/Src/main.c ****   */
 517:Core/Src/main.c **** static void MX_DMA_Init(void)
 518:Core/Src/main.c **** {
 519:Core/Src/main.c **** 
 520:Core/Src/main.c ****   /* DMA controller clock enable */
 521:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 522:Core/Src/main.c **** 
 523:Core/Src/main.c ****   /* DMA interrupt init */
 524:Core/Src/main.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
 525:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 526:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 527:Core/Src/main.c **** 
 528:Core/Src/main.c **** }
 529:Core/Src/main.c **** 
 530:Core/Src/main.c **** /**
 531:Core/Src/main.c ****   * @brief GPIO Initialization Function
 532:Core/Src/main.c ****   * @param None
 533:Core/Src/main.c ****   * @retval None
 534:Core/Src/main.c ****   */
 535:Core/Src/main.c **** static void MX_GPIO_Init(void)
 536:Core/Src/main.c **** {
  28              		.loc 1 536 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 32
  35              		.cfi_offset 4, -32
ARM GAS  /tmp/cc01G5DJ.s 			page 11


  36              		.cfi_offset 5, -28
  37              		.cfi_offset 6, -24
  38              		.cfi_offset 7, -20
  39              		.cfi_offset 8, -16
  40              		.cfi_offset 9, -12
  41              		.cfi_offset 10, -8
  42              		.cfi_offset 14, -4
  43 0004 8CB0     		sub	sp, sp, #48
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 80
 537:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 537 3 view .LVU1
  47              		.loc 1 537 20 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0794     		str	r4, [sp, #28]
  50 000a 0894     		str	r4, [sp, #32]
  51 000c 0994     		str	r4, [sp, #36]
  52 000e 0A94     		str	r4, [sp, #40]
  53 0010 0B94     		str	r4, [sp, #44]
 538:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 539:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 540:Core/Src/main.c **** 
 541:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 542:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  54              		.loc 1 542 3 is_stmt 1 view .LVU3
  55              	.LBB8:
  56              		.loc 1 542 3 view .LVU4
  57              		.loc 1 542 3 view .LVU5
  58 0012 6A4B     		ldr	r3, .L3
  59 0014 5A69     		ldr	r2, [r3, #20]
  60 0016 42F40012 		orr	r2, r2, #2097152
  61 001a 5A61     		str	r2, [r3, #20]
  62              		.loc 1 542 3 view .LVU6
  63 001c 5A69     		ldr	r2, [r3, #20]
  64 001e 02F40012 		and	r2, r2, #2097152
  65 0022 0092     		str	r2, [sp]
  66              		.loc 1 542 3 view .LVU7
  67 0024 009A     		ldr	r2, [sp]
  68              	.LBE8:
 543:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  69              		.loc 1 543 3 view .LVU8
  70              	.LBB9:
  71              		.loc 1 543 3 view .LVU9
  72              		.loc 1 543 3 view .LVU10
  73 0026 5A69     		ldr	r2, [r3, #20]
  74 0028 42F40022 		orr	r2, r2, #524288
  75 002c 5A61     		str	r2, [r3, #20]
  76              		.loc 1 543 3 view .LVU11
  77 002e 5A69     		ldr	r2, [r3, #20]
  78 0030 02F40022 		and	r2, r2, #524288
  79 0034 0192     		str	r2, [sp, #4]
  80              		.loc 1 543 3 view .LVU12
  81 0036 019A     		ldr	r2, [sp, #4]
  82              	.LBE9:
 544:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  83              		.loc 1 544 3 view .LVU13
  84              	.LBB10:
ARM GAS  /tmp/cc01G5DJ.s 			page 12


  85              		.loc 1 544 3 view .LVU14
  86              		.loc 1 544 3 view .LVU15
  87 0038 5A69     		ldr	r2, [r3, #20]
  88 003a 42F48002 		orr	r2, r2, #4194304
  89 003e 5A61     		str	r2, [r3, #20]
  90              		.loc 1 544 3 view .LVU16
  91 0040 5A69     		ldr	r2, [r3, #20]
  92 0042 02F48002 		and	r2, r2, #4194304
  93 0046 0292     		str	r2, [sp, #8]
  94              		.loc 1 544 3 view .LVU17
  95 0048 029A     		ldr	r2, [sp, #8]
  96              	.LBE10:
 545:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  97              		.loc 1 545 3 view .LVU18
  98              	.LBB11:
  99              		.loc 1 545 3 view .LVU19
 100              		.loc 1 545 3 view .LVU20
 101 004a 5A69     		ldr	r2, [r3, #20]
 102 004c 42F40032 		orr	r2, r2, #131072
 103 0050 5A61     		str	r2, [r3, #20]
 104              		.loc 1 545 3 view .LVU21
 105 0052 5A69     		ldr	r2, [r3, #20]
 106 0054 02F40032 		and	r2, r2, #131072
 107 0058 0392     		str	r2, [sp, #12]
 108              		.loc 1 545 3 view .LVU22
 109 005a 039A     		ldr	r2, [sp, #12]
 110              	.LBE11:
 546:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 111              		.loc 1 546 3 view .LVU23
 112              	.LBB12:
 113              		.loc 1 546 3 view .LVU24
 114              		.loc 1 546 3 view .LVU25
 115 005c 5A69     		ldr	r2, [r3, #20]
 116 005e 42F48022 		orr	r2, r2, #262144
 117 0062 5A61     		str	r2, [r3, #20]
 118              		.loc 1 546 3 view .LVU26
 119 0064 5A69     		ldr	r2, [r3, #20]
 120 0066 02F48022 		and	r2, r2, #262144
 121 006a 0492     		str	r2, [sp, #16]
 122              		.loc 1 546 3 view .LVU27
 123 006c 049A     		ldr	r2, [sp, #16]
 124              	.LBE12:
 547:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 125              		.loc 1 547 3 view .LVU28
 126              	.LBB13:
 127              		.loc 1 547 3 view .LVU29
 128              		.loc 1 547 3 view .LVU30
 129 006e 5A69     		ldr	r2, [r3, #20]
 130 0070 42F48012 		orr	r2, r2, #1048576
 131 0074 5A61     		str	r2, [r3, #20]
 132              		.loc 1 547 3 view .LVU31
 133 0076 5A69     		ldr	r2, [r3, #20]
 134 0078 02F48012 		and	r2, r2, #1048576
 135 007c 0592     		str	r2, [sp, #20]
 136              		.loc 1 547 3 view .LVU32
 137 007e 059A     		ldr	r2, [sp, #20]
 138              	.LBE13:
ARM GAS  /tmp/cc01G5DJ.s 			page 13


 548:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 139              		.loc 1 548 3 view .LVU33
 140              	.LBB14:
 141              		.loc 1 548 3 view .LVU34
 142              		.loc 1 548 3 view .LVU35
 143 0080 5A69     		ldr	r2, [r3, #20]
 144 0082 42F40002 		orr	r2, r2, #8388608
 145 0086 5A61     		str	r2, [r3, #20]
 146              		.loc 1 548 3 view .LVU36
 147 0088 5B69     		ldr	r3, [r3, #20]
 148 008a 03F40003 		and	r3, r3, #8388608
 149 008e 0693     		str	r3, [sp, #24]
 150              		.loc 1 548 3 view .LVU37
 151 0090 069B     		ldr	r3, [sp, #24]
 152              	.LBE14:
 549:Core/Src/main.c **** 
 550:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 551:Core/Src/main.c ****   HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, GPIO_PIN_RESET);
 153              		.loc 1 551 3 view .LVU38
 154 0092 2246     		mov	r2, r4
 155 0094 0221     		movs	r1, #2
 156 0096 4FF09040 		mov	r0, #1207959552
 157 009a FFF7FEFF 		bl	HAL_GPIO_WritePin
 158              	.LVL0:
 552:Core/Src/main.c **** 
 553:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 554:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 159              		.loc 1 554 3 view .LVU39
 160 009e DFF82CA1 		ldr	r10, .L3+16
 161 00a2 2246     		mov	r2, r4
 162 00a4 44F28101 		movw	r1, #16513
 163 00a8 5046     		mov	r0, r10
 164 00aa FFF7FEFF 		bl	HAL_GPIO_WritePin
 165              	.LVL1:
 555:Core/Src/main.c **** 
 556:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 557:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 166              		.loc 1 557 3 view .LVU40
 167 00ae 444F     		ldr	r7, .L3+4
 168 00b0 2246     		mov	r2, r4
 169 00b2 4021     		movs	r1, #64
 170 00b4 3846     		mov	r0, r7
 171 00b6 FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL2:
 558:Core/Src/main.c **** 
 559:Core/Src/main.c ****   /*Configure GPIO pins : OPEN_BTN_Pin FLAG_BTN_Pin */
 560:Core/Src/main.c ****   GPIO_InitStruct.Pin = OPEN_BTN_Pin|FLAG_BTN_Pin;
 173              		.loc 1 560 3 view .LVU41
 174              		.loc 1 560 23 is_stmt 0 view .LVU42
 175 00ba 1423     		movs	r3, #20
 176 00bc 0793     		str	r3, [sp, #28]
 561:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 177              		.loc 1 561 3 is_stmt 1 view .LVU43
 178              		.loc 1 561 24 is_stmt 0 view .LVU44
 179 00be 4FF48816 		mov	r6, #1114112
 180 00c2 0896     		str	r6, [sp, #32]
 562:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
ARM GAS  /tmp/cc01G5DJ.s 			page 14


 181              		.loc 1 562 3 is_stmt 1 view .LVU45
 182              		.loc 1 562 24 is_stmt 0 view .LVU46
 183 00c4 0125     		movs	r5, #1
 184 00c6 0995     		str	r5, [sp, #36]
 563:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 185              		.loc 1 563 3 is_stmt 1 view .LVU47
 186 00c8 07A9     		add	r1, sp, #28
 187 00ca 3E48     		ldr	r0, .L3+8
 188 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 189              	.LVL3:
 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****   /*Configure GPIO pin : USER_Btn_Pin */
 566:Core/Src/main.c ****   GPIO_InitStruct.Pin = USER_Btn_Pin;
 190              		.loc 1 566 3 view .LVU48
 191              		.loc 1 566 23 is_stmt 0 view .LVU49
 192 00d0 4FF40053 		mov	r3, #8192
 193 00d4 0793     		str	r3, [sp, #28]
 567:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 194              		.loc 1 567 3 is_stmt 1 view .LVU50
 195              		.loc 1 567 24 is_stmt 0 view .LVU51
 196 00d6 0896     		str	r6, [sp, #32]
 568:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 568 3 is_stmt 1 view .LVU52
 198              		.loc 1 568 24 is_stmt 0 view .LVU53
 199 00d8 0994     		str	r4, [sp, #36]
 569:Core/Src/main.c ****   HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 200              		.loc 1 569 3 is_stmt 1 view .LVU54
 201 00da 07A9     		add	r1, sp, #28
 202 00dc 3A48     		ldr	r0, .L3+12
 203 00de FFF7FEFF 		bl	HAL_GPIO_Init
 204              	.LVL4:
 570:Core/Src/main.c **** 
 571:Core/Src/main.c ****   /*Configure GPIO pin : TIM_TEST_Pin */
 572:Core/Src/main.c ****   GPIO_InitStruct.Pin = TIM_TEST_Pin;
 205              		.loc 1 572 3 view .LVU55
 206              		.loc 1 572 23 is_stmt 0 view .LVU56
 207 00e2 4FF00209 		mov	r9, #2
 208 00e6 CDF81C90 		str	r9, [sp, #28]
 573:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 209              		.loc 1 573 3 is_stmt 1 view .LVU57
 210              		.loc 1 573 24 is_stmt 0 view .LVU58
 211 00ea 0895     		str	r5, [sp, #32]
 574:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 212              		.loc 1 574 3 is_stmt 1 view .LVU59
 213              		.loc 1 574 24 is_stmt 0 view .LVU60
 214 00ec 0994     		str	r4, [sp, #36]
 575:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 215              		.loc 1 575 3 is_stmt 1 view .LVU61
 216              		.loc 1 575 25 is_stmt 0 view .LVU62
 217 00ee 4FF00308 		mov	r8, #3
 218 00f2 CDF82880 		str	r8, [sp, #40]
 576:Core/Src/main.c ****   HAL_GPIO_Init(TIM_TEST_GPIO_Port, &GPIO_InitStruct);
 219              		.loc 1 576 3 is_stmt 1 view .LVU63
 220 00f6 07A9     		add	r1, sp, #28
 221 00f8 4FF09040 		mov	r0, #1207959552
 222 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 223              	.LVL5:
ARM GAS  /tmp/cc01G5DJ.s 			page 15


 577:Core/Src/main.c **** 
 578:Core/Src/main.c ****   /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
 579:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 224              		.loc 1 579 3 view .LVU64
 225              		.loc 1 579 23 is_stmt 0 view .LVU65
 226 0100 44F28103 		movw	r3, #16513
 227 0104 0793     		str	r3, [sp, #28]
 580:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 228              		.loc 1 580 3 is_stmt 1 view .LVU66
 229              		.loc 1 580 24 is_stmt 0 view .LVU67
 230 0106 0895     		str	r5, [sp, #32]
 581:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 231              		.loc 1 581 3 is_stmt 1 view .LVU68
 232              		.loc 1 581 24 is_stmt 0 view .LVU69
 233 0108 0994     		str	r4, [sp, #36]
 582:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 234              		.loc 1 582 3 is_stmt 1 view .LVU70
 235              		.loc 1 582 25 is_stmt 0 view .LVU71
 236 010a 0A94     		str	r4, [sp, #40]
 583:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 237              		.loc 1 583 3 is_stmt 1 view .LVU72
 238 010c 07A9     		add	r1, sp, #28
 239 010e 5046     		mov	r0, r10
 240 0110 FFF7FEFF 		bl	HAL_GPIO_Init
 241              	.LVL6:
 584:Core/Src/main.c **** 
 585:Core/Src/main.c ****   /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
 586:Core/Src/main.c ****   GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 242              		.loc 1 586 3 view .LVU73
 243              		.loc 1 586 23 is_stmt 0 view .LVU74
 244 0114 4FF44073 		mov	r3, #768
 245 0118 0793     		str	r3, [sp, #28]
 587:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 246              		.loc 1 587 3 is_stmt 1 view .LVU75
 247              		.loc 1 587 24 is_stmt 0 view .LVU76
 248 011a CDF82090 		str	r9, [sp, #32]
 588:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 249              		.loc 1 588 3 is_stmt 1 view .LVU77
 250              		.loc 1 588 24 is_stmt 0 view .LVU78
 251 011e 0994     		str	r4, [sp, #36]
 589:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 252              		.loc 1 589 3 is_stmt 1 view .LVU79
 253              		.loc 1 589 25 is_stmt 0 view .LVU80
 254 0120 CDF82880 		str	r8, [sp, #40]
 590:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 255              		.loc 1 590 3 is_stmt 1 view .LVU81
 256              		.loc 1 590 29 is_stmt 0 view .LVU82
 257 0124 0723     		movs	r3, #7
 258 0126 0B93     		str	r3, [sp, #44]
 591:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 259              		.loc 1 591 3 is_stmt 1 view .LVU83
 260 0128 DFF8A480 		ldr	r8, .L3+20
 261 012c 07A9     		add	r1, sp, #28
 262 012e 4046     		mov	r0, r8
 263 0130 FFF7FEFF 		bl	HAL_GPIO_Init
 264              	.LVL7:
 592:Core/Src/main.c **** 
ARM GAS  /tmp/cc01G5DJ.s 			page 16


 593:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 594:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 265              		.loc 1 594 3 view .LVU84
 266              		.loc 1 594 23 is_stmt 0 view .LVU85
 267 0134 4023     		movs	r3, #64
 268 0136 0793     		str	r3, [sp, #28]
 595:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 269              		.loc 1 595 3 is_stmt 1 view .LVU86
 270              		.loc 1 595 24 is_stmt 0 view .LVU87
 271 0138 0895     		str	r5, [sp, #32]
 596:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 272              		.loc 1 596 3 is_stmt 1 view .LVU88
 273              		.loc 1 596 24 is_stmt 0 view .LVU89
 274 013a 0994     		str	r4, [sp, #36]
 597:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 275              		.loc 1 597 3 is_stmt 1 view .LVU90
 276              		.loc 1 597 25 is_stmt 0 view .LVU91
 277 013c 0A94     		str	r4, [sp, #40]
 598:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 278              		.loc 1 598 3 is_stmt 1 view .LVU92
 279 013e 07A9     		add	r1, sp, #28
 280 0140 3846     		mov	r0, r7
 281 0142 FFF7FEFF 		bl	HAL_GPIO_Init
 282              	.LVL8:
 599:Core/Src/main.c **** 
 600:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 601:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 283              		.loc 1 601 3 view .LVU93
 284              		.loc 1 601 23 is_stmt 0 view .LVU94
 285 0146 8023     		movs	r3, #128
 286 0148 0793     		str	r3, [sp, #28]
 602:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 287              		.loc 1 602 3 is_stmt 1 view .LVU95
 288              		.loc 1 602 24 is_stmt 0 view .LVU96
 289 014a 0894     		str	r4, [sp, #32]
 603:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 290              		.loc 1 603 3 is_stmt 1 view .LVU97
 291              		.loc 1 603 24 is_stmt 0 view .LVU98
 292 014c 0994     		str	r4, [sp, #36]
 604:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 293              		.loc 1 604 3 is_stmt 1 view .LVU99
 294 014e 07A9     		add	r1, sp, #28
 295 0150 3846     		mov	r0, r7
 296 0152 FFF7FEFF 		bl	HAL_GPIO_Init
 297              	.LVL9:
 605:Core/Src/main.c **** 
 606:Core/Src/main.c ****   /*Configure GPIO pins : RIGHT_BTN_Pin LEFT_BTN_Pin UP_BTN_Pin DOWN_BTN_Pin */
 607:Core/Src/main.c ****   GPIO_InitStruct.Pin = RIGHT_BTN_Pin|LEFT_BTN_Pin|UP_BTN_Pin|DOWN_BTN_Pin;
 298              		.loc 1 607 3 view .LVU100
 299              		.loc 1 607 23 is_stmt 0 view .LVU101
 300 0156 E823     		movs	r3, #232
 301 0158 0793     		str	r3, [sp, #28]
 608:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 302              		.loc 1 608 3 is_stmt 1 view .LVU102
 303              		.loc 1 608 24 is_stmt 0 view .LVU103
 304 015a 0896     		str	r6, [sp, #32]
 609:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
ARM GAS  /tmp/cc01G5DJ.s 			page 17


 305              		.loc 1 609 3 is_stmt 1 view .LVU104
 306              		.loc 1 609 24 is_stmt 0 view .LVU105
 307 015c 0995     		str	r5, [sp, #36]
 610:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 308              		.loc 1 610 3 is_stmt 1 view .LVU106
 309 015e 07A9     		add	r1, sp, #28
 310 0160 4046     		mov	r0, r8
 311 0162 FFF7FEFF 		bl	HAL_GPIO_Init
 312              	.LVL10:
 611:Core/Src/main.c **** 
 612:Core/Src/main.c ****   /* EXTI interrupt init*/
 613:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI2_TSC_IRQn, 0, 0);
 313              		.loc 1 613 3 view .LVU107
 314 0166 2246     		mov	r2, r4
 315 0168 2146     		mov	r1, r4
 316 016a 0820     		movs	r0, #8
 317 016c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 318              	.LVL11:
 614:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI2_TSC_IRQn);
 319              		.loc 1 614 3 view .LVU108
 320 0170 0820     		movs	r0, #8
 321 0172 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 322              	.LVL12:
 615:Core/Src/main.c **** 
 616:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 323              		.loc 1 616 3 view .LVU109
 324 0176 2246     		mov	r2, r4
 325 0178 2146     		mov	r1, r4
 326 017a 0920     		movs	r0, #9
 327 017c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 328              	.LVL13:
 617:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 329              		.loc 1 617 3 view .LVU110
 330 0180 0920     		movs	r0, #9
 331 0182 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 332              	.LVL14:
 618:Core/Src/main.c **** 
 619:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 333              		.loc 1 619 3 view .LVU111
 334 0186 2246     		mov	r2, r4
 335 0188 2146     		mov	r1, r4
 336 018a 0A20     		movs	r0, #10
 337 018c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 338              	.LVL15:
 620:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 339              		.loc 1 620 3 view .LVU112
 340 0190 0A20     		movs	r0, #10
 341 0192 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 342              	.LVL16:
 621:Core/Src/main.c **** 
 622:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 343              		.loc 1 622 3 view .LVU113
 344 0196 2246     		mov	r2, r4
 345 0198 2146     		mov	r1, r4
 346 019a 1720     		movs	r0, #23
 347 019c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 348              	.LVL17:
ARM GAS  /tmp/cc01G5DJ.s 			page 18


 623:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 349              		.loc 1 623 3 view .LVU114
 350 01a0 1720     		movs	r0, #23
 351 01a2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 352              	.LVL18:
 624:Core/Src/main.c **** 
 625:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 353              		.loc 1 625 3 view .LVU115
 354 01a6 2246     		mov	r2, r4
 355 01a8 2146     		mov	r1, r4
 356 01aa 2820     		movs	r0, #40
 357 01ac FFF7FEFF 		bl	HAL_NVIC_SetPriority
 358              	.LVL19:
 626:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 359              		.loc 1 626 3 view .LVU116
 360 01b0 2820     		movs	r0, #40
 361 01b2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 362              	.LVL20:
 627:Core/Src/main.c **** 
 628:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 629:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 630:Core/Src/main.c **** }
 363              		.loc 1 630 1 is_stmt 0 view .LVU117
 364 01b6 0CB0     		add	sp, sp, #48
 365              	.LCFI2:
 366              		.cfi_def_cfa_offset 32
 367              		@ sp needed
 368 01b8 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 369              	.L4:
 370              		.align	2
 371              	.L3:
 372 01bc 00100240 		.word	1073876992
 373 01c0 00180048 		.word	1207965696
 374 01c4 00100048 		.word	1207963648
 375 01c8 00080048 		.word	1207961600
 376 01cc 00040048 		.word	1207960576
 377 01d0 000C0048 		.word	1207962624
 378              		.cfi_endproc
 379              	.LFE140:
 381              		.section	.text.MX_DMA_Init,"ax",%progbits
 382              		.align	1
 383              		.syntax unified
 384              		.thumb
 385              		.thumb_func
 386              		.fpu fpv4-sp-d16
 388              	MX_DMA_Init:
 389              	.LFB139:
 518:Core/Src/main.c **** 
 390              		.loc 1 518 1 is_stmt 1 view -0
 391              		.cfi_startproc
 392              		@ args = 0, pretend = 0, frame = 8
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394 0000 00B5     		push	{lr}
 395              	.LCFI3:
 396              		.cfi_def_cfa_offset 4
 397              		.cfi_offset 14, -4
 398 0002 83B0     		sub	sp, sp, #12
ARM GAS  /tmp/cc01G5DJ.s 			page 19


 399              	.LCFI4:
 400              		.cfi_def_cfa_offset 16
 521:Core/Src/main.c **** 
 401              		.loc 1 521 3 view .LVU119
 402              	.LBB15:
 521:Core/Src/main.c **** 
 403              		.loc 1 521 3 view .LVU120
 521:Core/Src/main.c **** 
 404              		.loc 1 521 3 view .LVU121
 405 0004 0A4B     		ldr	r3, .L7
 406 0006 5A69     		ldr	r2, [r3, #20]
 407 0008 42F00102 		orr	r2, r2, #1
 408 000c 5A61     		str	r2, [r3, #20]
 521:Core/Src/main.c **** 
 409              		.loc 1 521 3 view .LVU122
 410 000e 5B69     		ldr	r3, [r3, #20]
 411 0010 03F00103 		and	r3, r3, #1
 412 0014 0193     		str	r3, [sp, #4]
 521:Core/Src/main.c **** 
 413              		.loc 1 521 3 view .LVU123
 414 0016 019B     		ldr	r3, [sp, #4]
 415              	.LBE15:
 525:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 416              		.loc 1 525 3 view .LVU124
 417 0018 0022     		movs	r2, #0
 418 001a 1146     		mov	r1, r2
 419 001c 0D20     		movs	r0, #13
 420 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 421              	.LVL21:
 526:Core/Src/main.c **** 
 422              		.loc 1 526 3 view .LVU125
 423 0022 0D20     		movs	r0, #13
 424 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 425              	.LVL22:
 528:Core/Src/main.c **** 
 426              		.loc 1 528 1 is_stmt 0 view .LVU126
 427 0028 03B0     		add	sp, sp, #12
 428              	.LCFI5:
 429              		.cfi_def_cfa_offset 4
 430              		@ sp needed
 431 002a 5DF804FB 		ldr	pc, [sp], #4
 432              	.L8:
 433 002e 00BF     		.align	2
 434              	.L7:
 435 0030 00100240 		.word	1073876992
 436              		.cfi_endproc
 437              	.LFE139:
 439              		.section	.text.delay_us,"ax",%progbits
 440              		.align	1
 441              		.global	delay_us
 442              		.syntax unified
 443              		.thumb
 444              		.thumb_func
 445              		.fpu fpv4-sp-d16
 447              	delay_us:
 448              	.LVL23:
 449              	.LFB130:
ARM GAS  /tmp/cc01G5DJ.s 			page 20


  73:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 450              		.loc 1 73 1 is_stmt 1 view -0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 0
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454              		@ link register save eliminated.
  76:Core/Src/main.c **** 	while (htim3.Instance->CNT < us) ;
 455              		.loc 1 76 3 view .LVU128
 456 0000 034B     		ldr	r3, .L11
 457 0002 1A68     		ldr	r2, [r3]
 458 0004 0023     		movs	r3, #0
 459 0006 5362     		str	r3, [r2, #36]
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 460              		.loc 1 77 2 view .LVU129
 461              	.L10:
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 462              		.loc 1 77 35 discriminator 1 view .LVU130
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 463              		.loc 1 77 23 is_stmt 0 discriminator 1 view .LVU131
 464 0008 536A     		ldr	r3, [r2, #36]
  77:Core/Src/main.c ****   //HAL_GPIO_TogglePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin);
 465              		.loc 1 77 8 discriminator 1 view .LVU132
 466 000a 8342     		cmp	r3, r0
 467 000c FCD3     		bcc	.L10
  79:Core/Src/main.c **** 
 468              		.loc 1 79 1 view .LVU133
 469 000e 7047     		bx	lr
 470              	.L12:
 471              		.align	2
 472              	.L11:
 473 0010 00000000 		.word	htim3
 474              		.cfi_endproc
 475              	.LFE130:
 477              		.section	.text.HAL_GPIO_EXTI_Callback,"ax",%progbits
 478              		.align	1
 479              		.global	HAL_GPIO_EXTI_Callback
 480              		.syntax unified
 481              		.thumb
 482              		.thumb_func
 483              		.fpu fpv4-sp-d16
 485              	HAL_GPIO_EXTI_Callback:
 486              	.LVL24:
 487              	.LFB131:
 110:Core/Src/main.c ****     for(uint8_t i = 0; i < (sizeof(buttons) / sizeof(button_handle)); ++i) {
 488              		.loc 1 110 1 is_stmt 1 view -0
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 0
 491              		@ frame_needed = 0, uses_anonymous_args = 0
 111:Core/Src/main.c ****         if(buttons[i].GPIO_pin == GPIO_Pin) {
 492              		.loc 1 111 5 view .LVU135
 493              	.LBB16:
 111:Core/Src/main.c ****         if(buttons[i].GPIO_pin == GPIO_Pin) {
 494              		.loc 1 111 9 view .LVU136
 111:Core/Src/main.c ****         if(buttons[i].GPIO_pin == GPIO_Pin) {
 495              		.loc 1 111 17 is_stmt 0 view .LVU137
 496 0000 0023     		movs	r3, #0
 497              	.LVL25:
ARM GAS  /tmp/cc01G5DJ.s 			page 21


 498              	.L14:
 111:Core/Src/main.c ****         if(buttons[i].GPIO_pin == GPIO_Pin) {
 499              		.loc 1 111 5 discriminator 1 view .LVU138
 500 0002 052B     		cmp	r3, #5
 501 0004 18D8     		bhi	.L22
 112:Core/Src/main.c ****             buttons[i].flag_exec = 0;
 502              		.loc 1 112 9 is_stmt 1 view .LVU139
 112:Core/Src/main.c ****             buttons[i].flag_exec = 0;
 503              		.loc 1 112 22 is_stmt 0 view .LVU140
 504 0006 0D4A     		ldr	r2, .L24
 505 0008 02EB0312 		add	r2, r2, r3, lsl #4
 506 000c D288     		ldrh	r2, [r2, #6]
 112:Core/Src/main.c ****             buttons[i].flag_exec = 0;
 507              		.loc 1 112 11 view .LVU141
 508 000e 8242     		cmp	r2, r0
 509 0010 02D0     		beq	.L23
 111:Core/Src/main.c ****         if(buttons[i].GPIO_pin == GPIO_Pin) {
 510              		.loc 1 111 71 discriminator 2 view .LVU142
 511 0012 0133     		adds	r3, r3, #1
 512              	.LVL26:
 111:Core/Src/main.c ****         if(buttons[i].GPIO_pin == GPIO_Pin) {
 513              		.loc 1 111 71 discriminator 2 view .LVU143
 514 0014 DBB2     		uxtb	r3, r3
 515              	.LVL27:
 111:Core/Src/main.c ****         if(buttons[i].GPIO_pin == GPIO_Pin) {
 516              		.loc 1 111 71 discriminator 2 view .LVU144
 517 0016 F4E7     		b	.L14
 518              	.L23:
 111:Core/Src/main.c ****         if(buttons[i].GPIO_pin == GPIO_Pin) {
 519              		.loc 1 111 71 discriminator 2 view .LVU145
 520              	.LBE16:
 110:Core/Src/main.c ****     for(uint8_t i = 0; i < (sizeof(buttons) / sizeof(button_handle)); ++i) {
 521              		.loc 1 110 1 view .LVU146
 522 0018 70B5     		push	{r4, r5, r6, lr}
 523              	.LCFI6:
 524              		.cfi_def_cfa_offset 16
 525              		.cfi_offset 4, -16
 526              		.cfi_offset 5, -12
 527              		.cfi_offset 6, -8
 528              		.cfi_offset 14, -4
 529              	.LBB17:
 113:Core/Src/main.c ****             buttons[i].flag_irq = 1;
 530              		.loc 1 113 13 is_stmt 1 view .LVU147
 113:Core/Src/main.c ****             buttons[i].flag_irq = 1;
 531              		.loc 1 113 34 is_stmt 0 view .LVU148
 532 001a 084E     		ldr	r6, .L24
 533 001c 1C01     		lsls	r4, r3, #4
 534 001e 3519     		adds	r5, r6, r4
 535 0020 0023     		movs	r3, #0
 536              	.LVL28:
 113:Core/Src/main.c ****             buttons[i].flag_irq = 1;
 537              		.loc 1 113 34 view .LVU149
 538 0022 6B71     		strb	r3, [r5, #5]
 114:Core/Src/main.c ****             buttons[i].time_irq = HAL_GetTick();
 539              		.loc 1 114 13 is_stmt 1 view .LVU150
 114:Core/Src/main.c ****             buttons[i].time_irq = HAL_GetTick();
 540              		.loc 1 114 33 is_stmt 0 view .LVU151
ARM GAS  /tmp/cc01G5DJ.s 			page 22


 541 0024 0123     		movs	r3, #1
 542 0026 2B71     		strb	r3, [r5, #4]
 115:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(buttons[i].GPIO_EXTI_line);
 543              		.loc 1 115 13 is_stmt 1 view .LVU152
 115:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(buttons[i].GPIO_EXTI_line);
 544              		.loc 1 115 35 is_stmt 0 view .LVU153
 545 0028 FFF7FEFF 		bl	HAL_GetTick
 546              	.LVL29:
 115:Core/Src/main.c ****             HAL_NVIC_DisableIRQ(buttons[i].GPIO_EXTI_line);
 547              		.loc 1 115 33 view .LVU154
 548 002c 3051     		str	r0, [r6, r4]
 116:Core/Src/main.c ****             break;
 549              		.loc 1 116 13 is_stmt 1 view .LVU155
 550 002e 95F90800 		ldrsb	r0, [r5, #8]
 551 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 552              	.LVL30:
 117:Core/Src/main.c ****         }
 553              		.loc 1 117 13 view .LVU156
 554              	.LBE17:
 139:Core/Src/main.c **** 
 555              		.loc 1 139 1 is_stmt 0 view .LVU157
 556 0036 70BD     		pop	{r4, r5, r6, pc}
 557              	.LVL31:
 558              	.L22:
 559              	.LCFI7:
 560              		.cfi_def_cfa_offset 0
 561              		.cfi_restore 4
 562              		.cfi_restore 5
 563              		.cfi_restore 6
 564              		.cfi_restore 14
 565              	.LBB18:
 139:Core/Src/main.c **** 
 566              		.loc 1 139 1 view .LVU158
 567 0038 7047     		bx	lr
 568              	.L25:
 569 003a 00BF     		.align	2
 570              	.L24:
 571 003c 00000000 		.word	.LANCHOR0
 572              	.LBE18:
 573              		.cfi_endproc
 574              	.LFE131:
 576              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 577              		.align	1
 578              		.global	HAL_TIM_PeriodElapsedCallback
 579              		.syntax unified
 580              		.thumb
 581              		.thumb_func
 582              		.fpu fpv4-sp-d16
 584              	HAL_TIM_PeriodElapsedCallback:
 585              	.LVL32:
 586              	.LFB132:
 143:Core/Src/main.c ****         if(htim->Instance == TIM1) //check if the interrupt comes from TIM1
 587              		.loc 1 143 1 is_stmt 1 view -0
 588              		.cfi_startproc
 589              		@ args = 0, pretend = 0, frame = 0
 590              		@ frame_needed = 0, uses_anonymous_args = 0
 143:Core/Src/main.c ****         if(htim->Instance == TIM1) //check if the interrupt comes from TIM1
ARM GAS  /tmp/cc01G5DJ.s 			page 23


 591              		.loc 1 143 1 is_stmt 0 view .LVU160
 592 0000 08B5     		push	{r3, lr}
 593              	.LCFI8:
 594              		.cfi_def_cfa_offset 8
 595              		.cfi_offset 3, -8
 596              		.cfi_offset 14, -4
 144:Core/Src/main.c ****         {
 597              		.loc 1 144 9 is_stmt 1 view .LVU161
 144:Core/Src/main.c ****         {
 598              		.loc 1 144 16 is_stmt 0 view .LVU162
 599 0002 0268     		ldr	r2, [r0]
 144:Core/Src/main.c ****         {
 600              		.loc 1 144 11 view .LVU163
 601 0004 314B     		ldr	r3, .L36
 602 0006 9A42     		cmp	r2, r3
 603 0008 00D0     		beq	.L32
 604              	.LVL33:
 605              	.L26:
 181:Core/Src/main.c **** 
 606              		.loc 1 181 1 view .LVU164
 607 000a 08BD     		pop	{r3, pc}
 608              	.LVL34:
 609              	.L32:
 610              	.LBB19:
 147:Core/Src/main.c **** 
 611              		.loc 1 147 13 is_stmt 1 view .LVU165
 612 000c 0022     		movs	r2, #0
 613 000e 0221     		movs	r1, #2
 614 0010 4FF09040 		mov	r0, #1207959552
 615              	.LVL35:
 147:Core/Src/main.c **** 
 616              		.loc 1 147 13 is_stmt 0 view .LVU166
 617 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
 618              	.LVL36:
 149:Core/Src/main.c ****                 delay_us(28);
 619              		.loc 1 149 13 is_stmt 1 view .LVU167
 149:Core/Src/main.c ****                 delay_us(28);
 620              		.loc 1 149 21 is_stmt 0 view .LVU168
 621 0018 2D4B     		ldr	r3, .L36+4
 622 001a 1A88     		ldrh	r2, [r3]
 149:Core/Src/main.c ****                 delay_us(28);
 623              		.loc 1 149 15 view .LVU169
 624 001c 40F23913 		movw	r3, #313
 625 0020 9A42     		cmp	r2, r3
 626 0022 21D0     		beq	.L33
 627              	.L28:
 159:Core/Src/main.c ****             HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 628              		.loc 1 159 13 is_stmt 1 view .LVU170
 629 0024 0420     		movs	r0, #4
 630 0026 FFF7FEFF 		bl	delay_us
 631              	.LVL37:
 160:Core/Src/main.c ****             delay_us(7);
 632              		.loc 1 160 13 view .LVU171
 633 002a 0122     		movs	r2, #1
 634 002c 0221     		movs	r1, #2
 635 002e 4FF09040 		mov	r0, #1207959552
 636 0032 FFF7FEFF 		bl	HAL_GPIO_WritePin
ARM GAS  /tmp/cc01G5DJ.s 			page 24


 637              	.LVL38:
 161:Core/Src/main.c **** 
 638              		.loc 1 161 13 view .LVU172
 639 0036 0720     		movs	r0, #7
 640 0038 FFF7FEFF 		bl	delay_us
 641              	.LVL39:
 163:Core/Src/main.c **** 
 642              		.loc 1 163 13 view .LVU173
 163:Core/Src/main.c **** 
 643              		.loc 1 163 51 is_stmt 0 view .LVU174
 644 003c 244B     		ldr	r3, .L36+4
 645 003e 1B88     		ldrh	r3, [r3]
 646 0040 283B     		subs	r3, r3, #40
 163:Core/Src/main.c **** 
 647              		.loc 1 163 57 view .LVU175
 648 0042 03EB4301 		add	r1, r3, r3, lsl #1
 649 0046 C3EBC101 		rsb	r1, r3, r1, lsl #3
 163:Core/Src/main.c **** 
 650              		.loc 1 163 22 view .LVU176
 651 004a 224A     		ldr	r2, .L36+8
 652 004c 1144     		add	r1, r1, r2
 653              	.LVL40:
 165:Core/Src/main.c ****                 if(HAL_SPI_Transmit_DMA(&hspi1, line_pointer, 23)
 654              		.loc 1 165 13 is_stmt 1 view .LVU177
 165:Core/Src/main.c ****                 if(HAL_SPI_Transmit_DMA(&hspi1, line_pointer, 23)
 655              		.loc 1 165 27 is_stmt 0 view .LVU178
 656 004e 9BB2     		uxth	r3, r3
 165:Core/Src/main.c ****                 if(HAL_SPI_Transmit_DMA(&hspi1, line_pointer, 23)
 657              		.loc 1 165 15 view .LVU179
 658 0050 F92B     		cmp	r3, #249
 659 0052 2CD9     		bls	.L34
 660              	.LVL41:
 661              	.L29:
 175:Core/Src/main.c ****                 line = 0;
 662              		.loc 1 175 13 is_stmt 1 view .LVU180
 175:Core/Src/main.c ****                 line = 0;
 663              		.loc 1 175 21 is_stmt 0 view .LVU181
 664 0054 1E4B     		ldr	r3, .L36+4
 665 0056 1B88     		ldrh	r3, [r3]
 175:Core/Src/main.c ****                 line = 0;
 666              		.loc 1 175 15 view .LVU182
 667 0058 40F23912 		movw	r2, #313
 668 005c 9342     		cmp	r3, r2
 669 005e 31D0     		beq	.L35
 179:Core/Src/main.c ****         }
 670              		.loc 1 179 13 is_stmt 1 view .LVU183
 671 0060 0133     		adds	r3, r3, #1
 672 0062 1B4A     		ldr	r2, .L36+4
 673 0064 1380     		strh	r3, [r2]	@ movhi
 674 0066 D0E7     		b	.L26
 675              	.L33:
 150:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 676              		.loc 1 150 17 view .LVU184
 677 0068 1C20     		movs	r0, #28
 678 006a FFF7FEFF 		bl	delay_us
 679              	.LVL42:
 151:Core/Src/main.c ****                 delay_us(4);
ARM GAS  /tmp/cc01G5DJ.s 			page 25


 680              		.loc 1 151 17 view .LVU185
 681 006e 0122     		movs	r2, #1
 682 0070 0221     		movs	r1, #2
 683 0072 4FF09040 		mov	r0, #1207959552
 684 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 685              	.LVL43:
 152:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 0);
 686              		.loc 1 152 17 view .LVU186
 687 007a 0420     		movs	r0, #4
 688 007c FFF7FEFF 		bl	delay_us
 689              	.LVL44:
 153:Core/Src/main.c ****                 delay_us(28);
 690              		.loc 1 153 17 view .LVU187
 691 0080 0022     		movs	r2, #0
 692 0082 0221     		movs	r1, #2
 693 0084 4FF09040 		mov	r0, #1207959552
 694 0088 FFF7FEFF 		bl	HAL_GPIO_WritePin
 695              	.LVL45:
 154:Core/Src/main.c ****                 HAL_GPIO_WritePin(TIM_TEST_GPIO_Port, TIM_TEST_Pin, 1);
 696              		.loc 1 154 17 view .LVU188
 697 008c 1C20     		movs	r0, #28
 698 008e FFF7FEFF 		bl	delay_us
 699              	.LVL46:
 155:Core/Src/main.c ****                 delay_us(3);
 700              		.loc 1 155 17 view .LVU189
 701 0092 0122     		movs	r2, #1
 702 0094 0221     		movs	r1, #2
 703 0096 4FF09040 		mov	r0, #1207959552
 704 009a FFF7FEFF 		bl	HAL_GPIO_WritePin
 705              	.LVL47:
 156:Core/Src/main.c ****                 __HAL_TIM_SET_COUNTER(&htim1, 0);
 706              		.loc 1 156 17 view .LVU190
 707 009e 0320     		movs	r0, #3
 708 00a0 FFF7FEFF 		bl	delay_us
 709              	.LVL48:
 157:Core/Src/main.c ****             }
 710              		.loc 1 157 17 view .LVU191
 711 00a4 0C4B     		ldr	r3, .L36+12
 712 00a6 1B68     		ldr	r3, [r3]
 713 00a8 0022     		movs	r2, #0
 714 00aa 5A62     		str	r2, [r3, #36]
 715 00ac BAE7     		b	.L28
 716              	.LVL49:
 717              	.L34:
 166:Core/Src/main.c ****                   != HAL_OK) {
 718              		.loc 1 166 17 view .LVU192
 166:Core/Src/main.c ****                   != HAL_OK) {
 719              		.loc 1 166 20 is_stmt 0 view .LVU193
 720 00ae 1722     		movs	r2, #23
 721 00b0 0A48     		ldr	r0, .L36+16
 722 00b2 FFF7FEFF 		bl	HAL_SPI_Transmit_DMA
 723              	.LVL50:
 166:Core/Src/main.c ****                   != HAL_OK) {
 724              		.loc 1 166 19 view .LVU194
 725 00b6 0028     		cmp	r0, #0
 726 00b8 CCD0     		beq	.L29
 168:Core/Src/main.c ****                       HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
ARM GAS  /tmp/cc01G5DJ.s 			page 26


 727              		.loc 1 168 19 is_stmt 1 view .LVU195
 169:Core/Src/main.c ****                       break;
 728              		.loc 1 169 23 view .LVU196
 729 00ba 8021     		movs	r1, #128
 730 00bc 0848     		ldr	r0, .L36+20
 731 00be FFF7FEFF 		bl	HAL_GPIO_TogglePin
 732              	.LVL51:
 170:Core/Src/main.c ****                   }
 733              		.loc 1 170 23 view .LVU197
 734 00c2 C7E7     		b	.L29
 735              	.L35:
 176:Core/Src/main.c ****                 return;
 736              		.loc 1 176 17 view .LVU198
 176:Core/Src/main.c ****                 return;
 737              		.loc 1 176 22 is_stmt 0 view .LVU199
 738 00c4 024B     		ldr	r3, .L36+4
 739 00c6 0022     		movs	r2, #0
 740 00c8 1A80     		strh	r2, [r3]	@ movhi
 177:Core/Src/main.c ****             }
 741              		.loc 1 177 17 is_stmt 1 view .LVU200
 742 00ca 9EE7     		b	.L26
 743              	.L37:
 744              		.align	2
 745              	.L36:
 746 00cc 002C0140 		.word	1073818624
 747 00d0 00000000 		.word	.LANCHOR1
 748 00d4 00000000 		.word	image
 749 00d8 00000000 		.word	htim1
 750 00dc 00000000 		.word	hspi1
 751 00e0 00040048 		.word	1207960576
 752              	.LBE19:
 753              		.cfi_endproc
 754              	.LFE132:
 756              		.section	.text.draw_rect,"ax",%progbits
 757              		.align	1
 758              		.global	draw_rect
 759              		.syntax unified
 760              		.thumb
 761              		.thumb_func
 762              		.fpu fpv4-sp-d16
 764              	draw_rect:
 765              	.LVL52:
 766              	.LFB133:
 183:Core/Src/main.c ****     for(int i = y; i < y + height; ++i) {
 767              		.loc 1 183 73 view -0
 768              		.cfi_startproc
 769              		@ args = 0, pretend = 0, frame = 0
 770              		@ frame_needed = 0, uses_anonymous_args = 0
 183:Core/Src/main.c ****     for(int i = y; i < y + height; ++i) {
 771              		.loc 1 183 73 is_stmt 0 view .LVU202
 772 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 773              	.LCFI9:
 774              		.cfi_def_cfa_offset 24
 775              		.cfi_offset 4, -24
 776              		.cfi_offset 5, -20
 777              		.cfi_offset 6, -16
 778              		.cfi_offset 7, -12
ARM GAS  /tmp/cc01G5DJ.s 			page 27


 779              		.cfi_offset 8, -8
 780              		.cfi_offset 14, -4
 781 0004 8046     		mov	r8, r0
 184:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 782              		.loc 1 184 5 is_stmt 1 view .LVU203
 783              	.LBB20:
 184:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 784              		.loc 1 184 9 view .LVU204
 184:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 785              		.loc 1 184 13 is_stmt 0 view .LVU205
 786 0006 8E46     		mov	lr, r1
 787              	.LVL53:
 184:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 788              		.loc 1 184 5 view .LVU206
 789 0008 22E0     		b	.L39
 790              	.LVL54:
 791              	.L42:
 792              	.LBB21:
 189:Core/Src/main.c ****         }
 793              		.loc 1 189 35 view .LVU207
 794 000a 01EB4105 		add	r5, r1, r1, lsl #1
 795 000e C1EBC505 		rsb	r5, r1, r5, lsl #3
 796 0012 05EBE605 		add	r5, r5, r6, asr #3
 189:Core/Src/main.c ****         }
 797              		.loc 1 189 47 view .LVU208
 798 0016 6642     		rsbs	r6, r4, #0
 799 0018 04F00707 		and	r7, r4, #7
 800 001c 06F00706 		and	r6, r6, #7
 801 0020 58BF     		it	pl
 802 0022 7742     		rsbpl	r7, r6, #0
 189:Core/Src/main.c ****         }
 803              		.loc 1 189 41 view .LVU209
 804 0024 0126     		movs	r6, #1
 805 0026 06FA07F7 		lsl	r7, r6, r7
 189:Core/Src/main.c ****         }
 806              		.loc 1 189 35 view .LVU210
 807 002a 0E48     		ldr	r0, .L48
 808 002c 465D     		ldrb	r6, [r0, r5]	@ zero_extendqisi2
 809 002e 3E43     		orrs	r6, r6, r7
 810 0030 4655     		strb	r6, [r0, r5]
 811              	.L41:
 185:Core/Src/main.c ****             if(j / 8 == 19) {
 812              		.loc 1 185 39 discriminator 2 view .LVU211
 813 0032 0134     		adds	r4, r4, #1
 814              	.LVL55:
 815              	.L40:
 185:Core/Src/main.c ****             if(j / 8 == 19) {
 816              		.loc 1 185 30 discriminator 1 view .LVU212
 817 0034 02EB0C05 		add	r5, r2, ip
 185:Core/Src/main.c ****             if(j / 8 == 19) {
 818              		.loc 1 185 9 discriminator 1 view .LVU213
 819 0038 A542     		cmp	r5, r4
 820 003a 08DD     		ble	.L46
 186:Core/Src/main.c ****               continue;
 821              		.loc 1 186 13 is_stmt 1 view .LVU214
 186:Core/Src/main.c ****               continue;
 822              		.loc 1 186 22 is_stmt 0 view .LVU215
ARM GAS  /tmp/cc01G5DJ.s 			page 28


 823 003c A4F19805 		sub	r5, r4, #152
 186:Core/Src/main.c ****               continue;
 824              		.loc 1 186 15 view .LVU216
 825 0040 072D     		cmp	r5, #7
 826 0042 F6D9     		bls	.L41
 189:Core/Src/main.c ****         }
 827              		.loc 1 189 13 is_stmt 1 view .LVU217
 189:Core/Src/main.c ****         }
 828              		.loc 1 189 30 is_stmt 0 view .LVU218
 829 0044 2646     		mov	r6, r4
 830 0046 002C     		cmp	r4, #0
 831 0048 DFDA     		bge	.L42
 832 004a E61D     		adds	r6, r4, #7
 833 004c DDE7     		b	.L42
 834              	.L46:
 835              	.LBE21:
 184:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 836              		.loc 1 184 36 discriminator 2 view .LVU219
 837 004e 0131     		adds	r1, r1, #1
 838              	.LVL56:
 839              	.L39:
 184:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 840              		.loc 1 184 26 discriminator 1 view .LVU220
 841 0050 03EB0E04 		add	r4, r3, lr
 184:Core/Src/main.c ****         for(int j = x; j < x + width; ++j) {
 842              		.loc 1 184 5 discriminator 1 view .LVU221
 843 0054 8C42     		cmp	r4, r1
 844 0056 02DD     		ble	.L47
 185:Core/Src/main.c ****             if(j / 8 == 19) {
 845              		.loc 1 185 9 is_stmt 1 view .LVU222
 846              	.LBB22:
 185:Core/Src/main.c ****             if(j / 8 == 19) {
 847              		.loc 1 185 13 view .LVU223
 185:Core/Src/main.c ****             if(j / 8 == 19) {
 848              		.loc 1 185 17 is_stmt 0 view .LVU224
 849 0058 C446     		mov	ip, r8
 850              	.LVL57:
 185:Core/Src/main.c ****             if(j / 8 == 19) {
 851              		.loc 1 185 17 view .LVU225
 852 005a 4446     		mov	r4, r8
 185:Core/Src/main.c ****             if(j / 8 == 19) {
 853              		.loc 1 185 9 view .LVU226
 854 005c EAE7     		b	.L40
 855              	.LVL58:
 856              	.L47:
 185:Core/Src/main.c ****             if(j / 8 == 19) {
 857              		.loc 1 185 9 view .LVU227
 858              	.LBE22:
 859              	.LBE20:
 192:Core/Src/main.c **** 
 860              		.loc 1 192 1 view .LVU228
 861 005e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 862              	.L49:
 863 0062 00BF     		.align	2
 864              	.L48:
 865 0064 00000000 		.word	image
 866              		.cfi_endproc
ARM GAS  /tmp/cc01G5DJ.s 			page 29


 867              	.LFE133:
 869              		.section	.text.Error_Handler,"ax",%progbits
 870              		.align	1
 871              		.global	Error_Handler
 872              		.syntax unified
 873              		.thumb
 874              		.thumb_func
 875              		.fpu fpv4-sp-d16
 877              	Error_Handler:
 878              	.LFB141:
 631:Core/Src/main.c **** 
 632:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 633:Core/Src/main.c **** 
 634:Core/Src/main.c **** /* USER CODE END 4 */
 635:Core/Src/main.c **** 
 636:Core/Src/main.c **** /**
 637:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 638:Core/Src/main.c ****   * @retval None
 639:Core/Src/main.c ****   */
 640:Core/Src/main.c **** void Error_Handler(void)
 641:Core/Src/main.c **** {
 879              		.loc 1 641 1 is_stmt 1 view -0
 880              		.cfi_startproc
 881              		@ Volatile: function does not return.
 882              		@ args = 0, pretend = 0, frame = 0
 883              		@ frame_needed = 0, uses_anonymous_args = 0
 884 0000 08B5     		push	{r3, lr}
 885              	.LCFI10:
 886              		.cfi_def_cfa_offset 8
 887              		.cfi_offset 3, -8
 888              		.cfi_offset 14, -4
 642:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 643:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 644:Core/Src/main.c ****   __disable_irq();
 889              		.loc 1 644 3 view .LVU230
 890              	.LBB23:
 891              	.LBI23:
 892              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  /tmp/cc01G5DJ.s 			page 30


  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
ARM GAS  /tmp/cc01G5DJ.s 			page 31


  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc01G5DJ.s 			page 32


 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 893              		.loc 2 140 27 view .LVU231
 894              	.LBB24:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 895              		.loc 2 142 3 view .LVU232
 896              		.syntax unified
 897              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 898 0002 72B6     		cpsid i
 899              	@ 0 "" 2
 900              		.thumb
 901              		.syntax unified
 902              	.L51:
 903              	.LBE24:
 904              	.LBE23:
 645:Core/Src/main.c ****   while (1)
 905              		.loc 1 645 3 discriminator 1 view .LVU233
 646:Core/Src/main.c ****   {
 647:Core/Src/main.c ****     HAL_Delay(500);
 906              		.loc 1 647 5 discriminator 1 view .LVU234
 907 0004 4FF4FA70 		mov	r0, #500
 908 0008 FFF7FEFF 		bl	HAL_Delay
 909              	.LVL59:
 648:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 910              		.loc 1 648 5 discriminator 1 view .LVU235
 911 000c 064C     		ldr	r4, .L53
 912 000e 0121     		movs	r1, #1
 913 0010 2046     		mov	r0, r4
 914 0012 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 915              	.LVL60:
 649:Core/Src/main.c ****     HAL_Delay(500);
 916              		.loc 1 649 5 discriminator 1 view .LVU236
 917 0016 4FF4FA70 		mov	r0, #500
 918 001a FFF7FEFF 		bl	HAL_Delay
 919              	.LVL61:
 650:Core/Src/main.c ****     HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 920              		.loc 1 650 5 discriminator 1 view .LVU237
 921 001e 0121     		movs	r1, #1
 922 0020 2046     		mov	r0, r4
 923 0022 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 924              	.LVL62:
 925 0026 EDE7     		b	.L51
 926              	.L54:
 927              		.align	2
 928              	.L53:
 929 0028 00040048 		.word	1207960576
 930              		.cfi_endproc
 931              	.LFE141:
 933              		.section	.text.MX_SPI1_Init,"ax",%progbits
 934              		.align	1
 935              		.syntax unified
ARM GAS  /tmp/cc01G5DJ.s 			page 33


 936              		.thumb
 937              		.thumb_func
 938              		.fpu fpv4-sp-d16
 940              	MX_SPI1_Init:
 941              	.LFB136:
 388:Core/Src/main.c **** 
 942              		.loc 1 388 1 view -0
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 0
 945              		@ frame_needed = 0, uses_anonymous_args = 0
 946 0000 08B5     		push	{r3, lr}
 947              	.LCFI11:
 948              		.cfi_def_cfa_offset 8
 949              		.cfi_offset 3, -8
 950              		.cfi_offset 14, -4
 398:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 951              		.loc 1 398 3 view .LVU239
 398:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 952              		.loc 1 398 18 is_stmt 0 view .LVU240
 953 0002 1148     		ldr	r0, .L59
 954 0004 114B     		ldr	r3, .L59+4
 955 0006 0360     		str	r3, [r0]
 399:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 956              		.loc 1 399 3 is_stmt 1 view .LVU241
 399:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 957              		.loc 1 399 19 is_stmt 0 view .LVU242
 958 0008 4FF48273 		mov	r3, #260
 959 000c 4360     		str	r3, [r0, #4]
 400:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 960              		.loc 1 400 3 is_stmt 1 view .LVU243
 400:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 961              		.loc 1 400 24 is_stmt 0 view .LVU244
 962 000e 4FF40043 		mov	r3, #32768
 963 0012 8360     		str	r3, [r0, #8]
 401:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 964              		.loc 1 401 3 is_stmt 1 view .LVU245
 401:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 965              		.loc 1 401 23 is_stmt 0 view .LVU246
 966 0014 4FF4E063 		mov	r3, #1792
 967 0018 C360     		str	r3, [r0, #12]
 402:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 968              		.loc 1 402 3 is_stmt 1 view .LVU247
 402:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 969              		.loc 1 402 26 is_stmt 0 view .LVU248
 970 001a 0023     		movs	r3, #0
 971 001c 0361     		str	r3, [r0, #16]
 403:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 972              		.loc 1 403 3 is_stmt 1 view .LVU249
 403:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 973              		.loc 1 403 23 is_stmt 0 view .LVU250
 974 001e 4361     		str	r3, [r0, #20]
 404:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 975              		.loc 1 404 3 is_stmt 1 view .LVU251
 404:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 976              		.loc 1 404 18 is_stmt 0 view .LVU252
 977 0020 4FF40072 		mov	r2, #512
 978 0024 8261     		str	r2, [r0, #24]
ARM GAS  /tmp/cc01G5DJ.s 			page 34


 405:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 979              		.loc 1 405 3 is_stmt 1 view .LVU253
 405:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 980              		.loc 1 405 32 is_stmt 0 view .LVU254
 981 0026 1822     		movs	r2, #24
 982 0028 C261     		str	r2, [r0, #28]
 406:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 983              		.loc 1 406 3 is_stmt 1 view .LVU255
 406:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 984              		.loc 1 406 23 is_stmt 0 view .LVU256
 985 002a 8022     		movs	r2, #128
 986 002c 0262     		str	r2, [r0, #32]
 407:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 987              		.loc 1 407 3 is_stmt 1 view .LVU257
 407:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 988              		.loc 1 407 21 is_stmt 0 view .LVU258
 989 002e 4362     		str	r3, [r0, #36]
 408:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 990              		.loc 1 408 3 is_stmt 1 view .LVU259
 408:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 991              		.loc 1 408 29 is_stmt 0 view .LVU260
 992 0030 8362     		str	r3, [r0, #40]
 409:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 993              		.loc 1 409 3 is_stmt 1 view .LVU261
 409:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 994              		.loc 1 409 28 is_stmt 0 view .LVU262
 995 0032 0722     		movs	r2, #7
 996 0034 C262     		str	r2, [r0, #44]
 410:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 997              		.loc 1 410 3 is_stmt 1 view .LVU263
 410:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 998              		.loc 1 410 24 is_stmt 0 view .LVU264
 999 0036 0363     		str	r3, [r0, #48]
 411:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1000              		.loc 1 411 3 is_stmt 1 view .LVU265
 411:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1001              		.loc 1 411 23 is_stmt 0 view .LVU266
 1002 0038 4363     		str	r3, [r0, #52]
 412:Core/Src/main.c ****   {
 1003              		.loc 1 412 3 is_stmt 1 view .LVU267
 412:Core/Src/main.c ****   {
 1004              		.loc 1 412 7 is_stmt 0 view .LVU268
 1005 003a FFF7FEFF 		bl	HAL_SPI_Init
 1006              	.LVL63:
 412:Core/Src/main.c ****   {
 1007              		.loc 1 412 6 view .LVU269
 1008 003e 00B9     		cbnz	r0, .L58
 420:Core/Src/main.c **** 
 1009              		.loc 1 420 1 view .LVU270
 1010 0040 08BD     		pop	{r3, pc}
 1011              	.L58:
 414:Core/Src/main.c ****   }
 1012              		.loc 1 414 5 is_stmt 1 view .LVU271
 1013 0042 FFF7FEFF 		bl	Error_Handler
 1014              	.LVL64:
 1015              	.L60:
 1016 0046 00BF     		.align	2
ARM GAS  /tmp/cc01G5DJ.s 			page 35


 1017              	.L59:
 1018 0048 00000000 		.word	hspi1
 1019 004c 00300140 		.word	1073819648
 1020              		.cfi_endproc
 1021              	.LFE136:
 1023              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1024              		.align	1
 1025              		.syntax unified
 1026              		.thumb
 1027              		.thumb_func
 1028              		.fpu fpv4-sp-d16
 1030              	MX_TIM1_Init:
 1031              	.LFB137:
 428:Core/Src/main.c **** 
 1032              		.loc 1 428 1 view -0
 1033              		.cfi_startproc
 1034              		@ args = 0, pretend = 0, frame = 32
 1035              		@ frame_needed = 0, uses_anonymous_args = 0
 1036 0000 00B5     		push	{lr}
 1037              	.LCFI12:
 1038              		.cfi_def_cfa_offset 4
 1039              		.cfi_offset 14, -4
 1040 0002 89B0     		sub	sp, sp, #36
 1041              	.LCFI13:
 1042              		.cfi_def_cfa_offset 40
 434:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1043              		.loc 1 434 3 view .LVU273
 434:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1044              		.loc 1 434 26 is_stmt 0 view .LVU274
 1045 0004 0023     		movs	r3, #0
 1046 0006 0493     		str	r3, [sp, #16]
 1047 0008 0593     		str	r3, [sp, #20]
 1048 000a 0693     		str	r3, [sp, #24]
 1049 000c 0793     		str	r3, [sp, #28]
 435:Core/Src/main.c **** 
 1050              		.loc 1 435 3 is_stmt 1 view .LVU275
 435:Core/Src/main.c **** 
 1051              		.loc 1 435 27 is_stmt 0 view .LVU276
 1052 000e 0193     		str	r3, [sp, #4]
 1053 0010 0293     		str	r3, [sp, #8]
 1054 0012 0393     		str	r3, [sp, #12]
 440:Core/Src/main.c ****   htim1.Init.Prescaler = 2303;
 1055              		.loc 1 440 3 is_stmt 1 view .LVU277
 440:Core/Src/main.c ****   htim1.Init.Prescaler = 2303;
 1056              		.loc 1 440 18 is_stmt 0 view .LVU278
 1057 0014 1448     		ldr	r0, .L69
 1058 0016 154A     		ldr	r2, .L69+4
 1059 0018 0260     		str	r2, [r0]
 441:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1060              		.loc 1 441 3 is_stmt 1 view .LVU279
 441:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1061              		.loc 1 441 24 is_stmt 0 view .LVU280
 1062 001a 40F6FF02 		movw	r2, #2303
 1063 001e 4260     		str	r2, [r0, #4]
 442:Core/Src/main.c ****   htim1.Init.Period = 1;
 1064              		.loc 1 442 3 is_stmt 1 view .LVU281
 442:Core/Src/main.c ****   htim1.Init.Period = 1;
ARM GAS  /tmp/cc01G5DJ.s 			page 36


 1065              		.loc 1 442 26 is_stmt 0 view .LVU282
 1066 0020 8360     		str	r3, [r0, #8]
 443:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1067              		.loc 1 443 3 is_stmt 1 view .LVU283
 443:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1068              		.loc 1 443 21 is_stmt 0 view .LVU284
 1069 0022 0122     		movs	r2, #1
 1070 0024 C260     		str	r2, [r0, #12]
 444:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1071              		.loc 1 444 3 is_stmt 1 view .LVU285
 444:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1072              		.loc 1 444 28 is_stmt 0 view .LVU286
 1073 0026 0361     		str	r3, [r0, #16]
 445:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1074              		.loc 1 445 3 is_stmt 1 view .LVU287
 445:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1075              		.loc 1 445 32 is_stmt 0 view .LVU288
 1076 0028 4361     		str	r3, [r0, #20]
 446:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1077              		.loc 1 446 3 is_stmt 1 view .LVU289
 446:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1078              		.loc 1 446 32 is_stmt 0 view .LVU290
 1079 002a 8361     		str	r3, [r0, #24]
 447:Core/Src/main.c ****   {
 1080              		.loc 1 447 3 is_stmt 1 view .LVU291
 447:Core/Src/main.c ****   {
 1081              		.loc 1 447 7 is_stmt 0 view .LVU292
 1082 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 1083              	.LVL65:
 447:Core/Src/main.c ****   {
 1084              		.loc 1 447 6 view .LVU293
 1085 0030 98B9     		cbnz	r0, .L66
 451:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1086              		.loc 1 451 3 is_stmt 1 view .LVU294
 451:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1087              		.loc 1 451 34 is_stmt 0 view .LVU295
 1088 0032 4FF48053 		mov	r3, #4096
 1089 0036 0493     		str	r3, [sp, #16]
 452:Core/Src/main.c ****   {
 1090              		.loc 1 452 3 is_stmt 1 view .LVU296
 452:Core/Src/main.c ****   {
 1091              		.loc 1 452 7 is_stmt 0 view .LVU297
 1092 0038 04A9     		add	r1, sp, #16
 1093 003a 0B48     		ldr	r0, .L69
 1094 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1095              	.LVL66:
 452:Core/Src/main.c ****   {
 1096              		.loc 1 452 6 view .LVU298
 1097 0040 68B9     		cbnz	r0, .L67
 456:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1098              		.loc 1 456 3 is_stmt 1 view .LVU299
 456:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1099              		.loc 1 456 37 is_stmt 0 view .LVU300
 1100 0042 0023     		movs	r3, #0
 1101 0044 0193     		str	r3, [sp, #4]
 457:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1102              		.loc 1 457 3 is_stmt 1 view .LVU301
ARM GAS  /tmp/cc01G5DJ.s 			page 37


 457:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1103              		.loc 1 457 38 is_stmt 0 view .LVU302
 1104 0046 0293     		str	r3, [sp, #8]
 458:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1105              		.loc 1 458 3 is_stmt 1 view .LVU303
 458:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1106              		.loc 1 458 33 is_stmt 0 view .LVU304
 1107 0048 0393     		str	r3, [sp, #12]
 459:Core/Src/main.c ****   {
 1108              		.loc 1 459 3 is_stmt 1 view .LVU305
 459:Core/Src/main.c ****   {
 1109              		.loc 1 459 7 is_stmt 0 view .LVU306
 1110 004a 01A9     		add	r1, sp, #4
 1111 004c 0648     		ldr	r0, .L69
 1112 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1113              	.LVL67:
 459:Core/Src/main.c ****   {
 1114              		.loc 1 459 6 view .LVU307
 1115 0052 30B9     		cbnz	r0, .L68
 467:Core/Src/main.c **** 
 1116              		.loc 1 467 1 view .LVU308
 1117 0054 09B0     		add	sp, sp, #36
 1118              	.LCFI14:
 1119              		.cfi_remember_state
 1120              		.cfi_def_cfa_offset 4
 1121              		@ sp needed
 1122 0056 5DF804FB 		ldr	pc, [sp], #4
 1123              	.L66:
 1124              	.LCFI15:
 1125              		.cfi_restore_state
 449:Core/Src/main.c ****   }
 1126              		.loc 1 449 5 is_stmt 1 view .LVU309
 1127 005a FFF7FEFF 		bl	Error_Handler
 1128              	.LVL68:
 1129              	.L67:
 454:Core/Src/main.c ****   }
 1130              		.loc 1 454 5 view .LVU310
 1131 005e FFF7FEFF 		bl	Error_Handler
 1132              	.LVL69:
 1133              	.L68:
 461:Core/Src/main.c ****   }
 1134              		.loc 1 461 5 view .LVU311
 1135 0062 FFF7FEFF 		bl	Error_Handler
 1136              	.LVL70:
 1137              	.L70:
 1138 0066 00BF     		.align	2
 1139              	.L69:
 1140 0068 00000000 		.word	htim1
 1141 006c 002C0140 		.word	1073818624
 1142              		.cfi_endproc
 1143              	.LFE137:
 1145              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1146              		.align	1
 1147              		.syntax unified
 1148              		.thumb
 1149              		.thumb_func
 1150              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cc01G5DJ.s 			page 38


 1152              	MX_TIM3_Init:
 1153              	.LFB138:
 475:Core/Src/main.c **** 
 1154              		.loc 1 475 1 view -0
 1155              		.cfi_startproc
 1156              		@ args = 0, pretend = 0, frame = 32
 1157              		@ frame_needed = 0, uses_anonymous_args = 0
 1158 0000 00B5     		push	{lr}
 1159              	.LCFI16:
 1160              		.cfi_def_cfa_offset 4
 1161              		.cfi_offset 14, -4
 1162 0002 89B0     		sub	sp, sp, #36
 1163              	.LCFI17:
 1164              		.cfi_def_cfa_offset 40
 481:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1165              		.loc 1 481 3 view .LVU313
 481:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1166              		.loc 1 481 26 is_stmt 0 view .LVU314
 1167 0004 0023     		movs	r3, #0
 1168 0006 0493     		str	r3, [sp, #16]
 1169 0008 0593     		str	r3, [sp, #20]
 1170 000a 0693     		str	r3, [sp, #24]
 1171 000c 0793     		str	r3, [sp, #28]
 482:Core/Src/main.c **** 
 1172              		.loc 1 482 3 is_stmt 1 view .LVU315
 482:Core/Src/main.c **** 
 1173              		.loc 1 482 27 is_stmt 0 view .LVU316
 1174 000e 0193     		str	r3, [sp, #4]
 1175 0010 0293     		str	r3, [sp, #8]
 1176 0012 0393     		str	r3, [sp, #12]
 487:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 1177              		.loc 1 487 3 is_stmt 1 view .LVU317
 487:Core/Src/main.c ****   htim3.Init.Prescaler = 71;
 1178              		.loc 1 487 18 is_stmt 0 view .LVU318
 1179 0014 1348     		ldr	r0, .L79
 1180 0016 144A     		ldr	r2, .L79+4
 1181 0018 0260     		str	r2, [r0]
 488:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1182              		.loc 1 488 3 is_stmt 1 view .LVU319
 488:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1183              		.loc 1 488 24 is_stmt 0 view .LVU320
 1184 001a 4722     		movs	r2, #71
 1185 001c 4260     		str	r2, [r0, #4]
 489:Core/Src/main.c ****   htim3.Init.Period = 65535;
 1186              		.loc 1 489 3 is_stmt 1 view .LVU321
 489:Core/Src/main.c ****   htim3.Init.Period = 65535;
 1187              		.loc 1 489 26 is_stmt 0 view .LVU322
 1188 001e 8360     		str	r3, [r0, #8]
 490:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1189              		.loc 1 490 3 is_stmt 1 view .LVU323
 490:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1190              		.loc 1 490 21 is_stmt 0 view .LVU324
 1191 0020 4FF6FF72 		movw	r2, #65535
 1192 0024 C260     		str	r2, [r0, #12]
 491:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1193              		.loc 1 491 3 is_stmt 1 view .LVU325
 491:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  /tmp/cc01G5DJ.s 			page 39


 1194              		.loc 1 491 28 is_stmt 0 view .LVU326
 1195 0026 0361     		str	r3, [r0, #16]
 492:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1196              		.loc 1 492 3 is_stmt 1 view .LVU327
 492:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1197              		.loc 1 492 32 is_stmt 0 view .LVU328
 1198 0028 8361     		str	r3, [r0, #24]
 493:Core/Src/main.c ****   {
 1199              		.loc 1 493 3 is_stmt 1 view .LVU329
 493:Core/Src/main.c ****   {
 1200              		.loc 1 493 7 is_stmt 0 view .LVU330
 1201 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1202              	.LVL71:
 493:Core/Src/main.c ****   {
 1203              		.loc 1 493 6 view .LVU331
 1204 002e 90B9     		cbnz	r0, .L76
 497:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1205              		.loc 1 497 3 is_stmt 1 view .LVU332
 497:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1206              		.loc 1 497 34 is_stmt 0 view .LVU333
 1207 0030 4FF48053 		mov	r3, #4096
 1208 0034 0493     		str	r3, [sp, #16]
 498:Core/Src/main.c ****   {
 1209              		.loc 1 498 3 is_stmt 1 view .LVU334
 498:Core/Src/main.c ****   {
 1210              		.loc 1 498 7 is_stmt 0 view .LVU335
 1211 0036 04A9     		add	r1, sp, #16
 1212 0038 0A48     		ldr	r0, .L79
 1213 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1214              	.LVL72:
 498:Core/Src/main.c ****   {
 1215              		.loc 1 498 6 view .LVU336
 1216 003e 60B9     		cbnz	r0, .L77
 502:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1217              		.loc 1 502 3 is_stmt 1 view .LVU337
 502:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1218              		.loc 1 502 37 is_stmt 0 view .LVU338
 1219 0040 0023     		movs	r3, #0
 1220 0042 0193     		str	r3, [sp, #4]
 503:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1221              		.loc 1 503 3 is_stmt 1 view .LVU339
 503:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1222              		.loc 1 503 33 is_stmt 0 view .LVU340
 1223 0044 0393     		str	r3, [sp, #12]
 504:Core/Src/main.c ****   {
 1224              		.loc 1 504 3 is_stmt 1 view .LVU341
 504:Core/Src/main.c ****   {
 1225              		.loc 1 504 7 is_stmt 0 view .LVU342
 1226 0046 01A9     		add	r1, sp, #4
 1227 0048 0648     		ldr	r0, .L79
 1228 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1229              	.LVL73:
 504:Core/Src/main.c ****   {
 1230              		.loc 1 504 6 view .LVU343
 1231 004e 30B9     		cbnz	r0, .L78
 512:Core/Src/main.c **** 
 1232              		.loc 1 512 1 view .LVU344
ARM GAS  /tmp/cc01G5DJ.s 			page 40


 1233 0050 09B0     		add	sp, sp, #36
 1234              	.LCFI18:
 1235              		.cfi_remember_state
 1236              		.cfi_def_cfa_offset 4
 1237              		@ sp needed
 1238 0052 5DF804FB 		ldr	pc, [sp], #4
 1239              	.L76:
 1240              	.LCFI19:
 1241              		.cfi_restore_state
 495:Core/Src/main.c ****   }
 1242              		.loc 1 495 5 is_stmt 1 view .LVU345
 1243 0056 FFF7FEFF 		bl	Error_Handler
 1244              	.LVL74:
 1245              	.L77:
 500:Core/Src/main.c ****   }
 1246              		.loc 1 500 5 view .LVU346
 1247 005a FFF7FEFF 		bl	Error_Handler
 1248              	.LVL75:
 1249              	.L78:
 506:Core/Src/main.c ****   }
 1250              		.loc 1 506 5 view .LVU347
 1251 005e FFF7FEFF 		bl	Error_Handler
 1252              	.LVL76:
 1253              	.L80:
 1254 0062 00BF     		.align	2
 1255              	.L79:
 1256 0064 00000000 		.word	htim3
 1257 0068 00040040 		.word	1073742848
 1258              		.cfi_endproc
 1259              	.LFE138:
 1261              		.section	.text.SystemClock_Config,"ax",%progbits
 1262              		.align	1
 1263              		.global	SystemClock_Config
 1264              		.syntax unified
 1265              		.thumb
 1266              		.thumb_func
 1267              		.fpu fpv4-sp-d16
 1269              	SystemClock_Config:
 1270              	.LFB135:
 340:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1271              		.loc 1 340 1 view -0
 1272              		.cfi_startproc
 1273              		@ args = 0, pretend = 0, frame = 152
 1274              		@ frame_needed = 0, uses_anonymous_args = 0
 1275 0000 00B5     		push	{lr}
 1276              	.LCFI20:
 1277              		.cfi_def_cfa_offset 4
 1278              		.cfi_offset 14, -4
 1279 0002 A7B0     		sub	sp, sp, #156
 1280              	.LCFI21:
 1281              		.cfi_def_cfa_offset 160
 341:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1282              		.loc 1 341 3 view .LVU349
 341:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1283              		.loc 1 341 22 is_stmt 0 view .LVU350
 1284 0004 2022     		movs	r2, #32
 1285 0006 0021     		movs	r1, #0
ARM GAS  /tmp/cc01G5DJ.s 			page 41


 1286 0008 1EA8     		add	r0, sp, #120
 1287 000a FFF7FEFF 		bl	memset
 1288              	.LVL77:
 342:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1289              		.loc 1 342 3 is_stmt 1 view .LVU351
 342:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1290              		.loc 1 342 22 is_stmt 0 view .LVU352
 1291 000e 0021     		movs	r1, #0
 1292 0010 1791     		str	r1, [sp, #92]
 1293 0012 1891     		str	r1, [sp, #96]
 1294 0014 1991     		str	r1, [sp, #100]
 1295 0016 1A91     		str	r1, [sp, #104]
 1296 0018 1B91     		str	r1, [sp, #108]
 343:Core/Src/main.c **** 
 1297              		.loc 1 343 3 is_stmt 1 view .LVU353
 343:Core/Src/main.c **** 
 1298              		.loc 1 343 28 is_stmt 0 view .LVU354
 1299 001a 5822     		movs	r2, #88
 1300 001c 01A8     		add	r0, sp, #4
 1301 001e FFF7FEFF 		bl	memset
 1302              	.LVL78:
 348:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 1303              		.loc 1 348 3 is_stmt 1 view .LVU355
 348:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 1304              		.loc 1 348 36 is_stmt 0 view .LVU356
 1305 0022 0123     		movs	r3, #1
 1306 0024 1C93     		str	r3, [sp, #112]
 349:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1307              		.loc 1 349 3 is_stmt 1 view .LVU357
 349:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1308              		.loc 1 349 30 is_stmt 0 view .LVU358
 1309 0026 4FF4A022 		mov	r2, #327680
 1310 002a 1D92     		str	r2, [sp, #116]
 350:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1311              		.loc 1 350 3 is_stmt 1 view .LVU359
 350:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1312              		.loc 1 350 30 is_stmt 0 view .LVU360
 1313 002c 1F93     		str	r3, [sp, #124]
 351:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1314              		.loc 1 351 3 is_stmt 1 view .LVU361
 351:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1315              		.loc 1 351 34 is_stmt 0 view .LVU362
 1316 002e 0223     		movs	r3, #2
 1317 0030 2293     		str	r3, [sp, #136]
 352:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 1318              		.loc 1 352 3 is_stmt 1 view .LVU363
 352:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 1319              		.loc 1 352 35 is_stmt 0 view .LVU364
 1320 0032 4FF48033 		mov	r3, #65536
 1321 0036 2393     		str	r3, [sp, #140]
 353:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 1322              		.loc 1 353 3 is_stmt 1 view .LVU365
 353:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 1323              		.loc 1 353 32 is_stmt 0 view .LVU366
 1324 0038 4FF4E013 		mov	r3, #1835008
 1325 003c 2493     		str	r3, [sp, #144]
 354:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  /tmp/cc01G5DJ.s 			page 42


 1326              		.loc 1 354 3 is_stmt 1 view .LVU367
 355:Core/Src/main.c ****   {
 1327              		.loc 1 355 3 view .LVU368
 355:Core/Src/main.c ****   {
 1328              		.loc 1 355 7 is_stmt 0 view .LVU369
 1329 003e 1CA8     		add	r0, sp, #112
 1330 0040 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1331              	.LVL79:
 355:Core/Src/main.c ****   {
 1332              		.loc 1 355 6 view .LVU370
 1333 0044 C8B9     		cbnz	r0, .L86
 362:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1334              		.loc 1 362 3 is_stmt 1 view .LVU371
 362:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1335              		.loc 1 362 31 is_stmt 0 view .LVU372
 1336 0046 0F23     		movs	r3, #15
 1337 0048 1793     		str	r3, [sp, #92]
 364:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1338              		.loc 1 364 3 is_stmt 1 view .LVU373
 364:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1339              		.loc 1 364 34 is_stmt 0 view .LVU374
 1340 004a 0221     		movs	r1, #2
 1341 004c 1891     		str	r1, [sp, #96]
 365:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1342              		.loc 1 365 3 is_stmt 1 view .LVU375
 365:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1343              		.loc 1 365 35 is_stmt 0 view .LVU376
 1344 004e 0023     		movs	r3, #0
 1345 0050 1993     		str	r3, [sp, #100]
 366:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1346              		.loc 1 366 3 is_stmt 1 view .LVU377
 366:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1347              		.loc 1 366 36 is_stmt 0 view .LVU378
 1348 0052 4FF48062 		mov	r2, #1024
 1349 0056 1A92     		str	r2, [sp, #104]
 367:Core/Src/main.c **** 
 1350              		.loc 1 367 3 is_stmt 1 view .LVU379
 367:Core/Src/main.c **** 
 1351              		.loc 1 367 36 is_stmt 0 view .LVU380
 1352 0058 1B93     		str	r3, [sp, #108]
 369:Core/Src/main.c ****   {
 1353              		.loc 1 369 3 is_stmt 1 view .LVU381
 369:Core/Src/main.c ****   {
 1354              		.loc 1 369 7 is_stmt 0 view .LVU382
 1355 005a 17A8     		add	r0, sp, #92
 1356 005c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1357              	.LVL80:
 369:Core/Src/main.c ****   {
 1358              		.loc 1 369 6 view .LVU383
 1359 0060 68B9     		cbnz	r0, .L87
 373:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 1360              		.loc 1 373 3 is_stmt 1 view .LVU384
 373:Core/Src/main.c ****   PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 1361              		.loc 1 373 38 is_stmt 0 view .LVU385
 1362 0062 094B     		ldr	r3, .L89
 1363 0064 0193     		str	r3, [sp, #4]
 374:Core/Src/main.c ****   PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
ARM GAS  /tmp/cc01G5DJ.s 			page 43


 1364              		.loc 1 374 3 is_stmt 1 view .LVU386
 374:Core/Src/main.c ****   PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 1365              		.loc 1 374 36 is_stmt 0 view .LVU387
 1366 0066 0023     		movs	r3, #0
 1367 0068 0E93     		str	r3, [sp, #56]
 375:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1368              		.loc 1 375 3 is_stmt 1 view .LVU388
 375:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1369              		.loc 1 375 37 is_stmt 0 view .LVU389
 1370 006a 1093     		str	r3, [sp, #64]
 376:Core/Src/main.c ****   {
 1371              		.loc 1 376 3 is_stmt 1 view .LVU390
 376:Core/Src/main.c ****   {
 1372              		.loc 1 376 7 is_stmt 0 view .LVU391
 1373 006c 01A8     		add	r0, sp, #4
 1374 006e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1375              	.LVL81:
 376:Core/Src/main.c ****   {
 1376              		.loc 1 376 6 view .LVU392
 1377 0072 30B9     		cbnz	r0, .L88
 380:Core/Src/main.c **** 
 1378              		.loc 1 380 1 view .LVU393
 1379 0074 27B0     		add	sp, sp, #156
 1380              	.LCFI22:
 1381              		.cfi_remember_state
 1382              		.cfi_def_cfa_offset 4
 1383              		@ sp needed
 1384 0076 5DF804FB 		ldr	pc, [sp], #4
 1385              	.L86:
 1386              	.LCFI23:
 1387              		.cfi_restore_state
 357:Core/Src/main.c ****   }
 1388              		.loc 1 357 5 is_stmt 1 view .LVU394
 1389 007a FFF7FEFF 		bl	Error_Handler
 1390              	.LVL82:
 1391              	.L87:
 371:Core/Src/main.c ****   }
 1392              		.loc 1 371 5 view .LVU395
 1393 007e FFF7FEFF 		bl	Error_Handler
 1394              	.LVL83:
 1395              	.L88:
 378:Core/Src/main.c ****   }
 1396              		.loc 1 378 5 view .LVU396
 1397 0082 FFF7FEFF 		bl	Error_Handler
 1398              	.LVL84:
 1399              	.L90:
 1400 0086 00BF     		.align	2
 1401              	.L89:
 1402 0088 00102000 		.word	2101248
 1403              		.cfi_endproc
 1404              	.LFE135:
 1406              		.section	.text.main,"ax",%progbits
 1407              		.align	1
 1408              		.global	main
 1409              		.syntax unified
 1410              		.thumb
 1411              		.thumb_func
ARM GAS  /tmp/cc01G5DJ.s 			page 44


 1412              		.fpu fpv4-sp-d16
 1414              	main:
 1415              	.LFB134:
 201:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1416              		.loc 1 201 1 view -0
 1417              		.cfi_startproc
 1418              		@ args = 0, pretend = 0, frame = 24
 1419              		@ frame_needed = 0, uses_anonymous_args = 0
 1420 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1421              	.LCFI24:
 1422              		.cfi_def_cfa_offset 20
 1423              		.cfi_offset 4, -20
 1424              		.cfi_offset 5, -16
 1425              		.cfi_offset 6, -12
 1426              		.cfi_offset 7, -8
 1427              		.cfi_offset 14, -4
 1428 0002 87B0     		sub	sp, sp, #28
 1429              	.LCFI25:
 1430              		.cfi_def_cfa_offset 48
 209:Core/Src/main.c **** 
 1431              		.loc 1 209 3 view .LVU398
 1432 0004 FFF7FEFF 		bl	HAL_Init
 1433              	.LVL85:
 216:Core/Src/main.c **** 
 1434              		.loc 1 216 3 view .LVU399
 1435 0008 FFF7FEFF 		bl	SystemClock_Config
 1436              	.LVL86:
 223:Core/Src/main.c ****   MX_DMA_Init();
 1437              		.loc 1 223 3 view .LVU400
 1438 000c FFF7FEFF 		bl	MX_GPIO_Init
 1439              	.LVL87:
 224:Core/Src/main.c ****   MX_SPI1_Init();
 1440              		.loc 1 224 3 view .LVU401
 1441 0010 FFF7FEFF 		bl	MX_DMA_Init
 1442              	.LVL88:
 225:Core/Src/main.c ****   MX_TIM1_Init();
 1443              		.loc 1 225 3 view .LVU402
 1444 0014 FFF7FEFF 		bl	MX_SPI1_Init
 1445              	.LVL89:
 226:Core/Src/main.c ****   MX_TIM3_Init();
 1446              		.loc 1 226 3 view .LVU403
 1447 0018 FFF7FEFF 		bl	MX_TIM1_Init
 1448              	.LVL90:
 227:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1449              		.loc 1 227 3 view .LVU404
 1450 001c FFF7FEFF 		bl	MX_TIM3_Init
 1451              	.LVL91:
 229:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim1);
 1452              		.loc 1 229 3 view .LVU405
 1453 0020 2548     		ldr	r0, .L99
 1454 0022 FFF7FEFF 		bl	HAL_TIM_Base_Start
 1455              	.LVL92:
 230:Core/Src/main.c **** 
 1456              		.loc 1 230 3 view .LVU406
 1457 0026 2548     		ldr	r0, .L99+4
 1458 0028 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1459              	.LVL93:
ARM GAS  /tmp/cc01G5DJ.s 			page 45


 246:Core/Src/main.c ****   game_start(&game);
 1460              		.loc 1 246 3 view .LVU407
 246:Core/Src/main.c ****   game_start(&game);
 1461              		.loc 1 246 15 is_stmt 0 view .LVU408
 1462 002c 0023     		movs	r3, #0
 1463 002e CDF80630 		str	r3, [sp, #6]	@ unaligned
 1464 0032 CDF80E30 		str	r3, [sp, #14]	@ unaligned
 1465 0036 CDF81230 		str	r3, [sp, #18]	@ unaligned
 1466 003a ADF81630 		strh	r3, [sp, #22]	@ movhi
 1467 003e 0923     		movs	r3, #9
 1468 0040 8DF80430 		strb	r3, [sp, #4]
 1469 0044 8DF80530 		strb	r3, [sp, #5]
 1470 0048 1D4B     		ldr	r3, .L99+8
 1471 004a 0293     		str	r3, [sp, #8]
 1472 004c 1D4B     		ldr	r3, .L99+12
 1473 004e 0393     		str	r3, [sp, #12]
 247:Core/Src/main.c **** 
 1474              		.loc 1 247 3 is_stmt 1 view .LVU409
 1475 0050 01A8     		add	r0, sp, #4
 1476 0052 FFF7FEFF 		bl	game_start
 1477              	.LVL94:
 1478              	.L97:
 254:Core/Src/main.c ****   {
 1479              		.loc 1 254 3 view .LVU410
 1480              	.LBB25:
 259:Core/Src/main.c **** 
 1481              		.loc 1 259 5 view .LVU411
 261:Core/Src/main.c ****         temp = buttons + i;
 1482              		.loc 1 261 5 view .LVU412
 1483              	.LBB26:
 261:Core/Src/main.c ****         temp = buttons + i;
 1484              		.loc 1 261 9 view .LVU413
 261:Core/Src/main.c ****         temp = buttons + i;
 1485              		.loc 1 261 17 is_stmt 0 view .LVU414
 1486 0056 0024     		movs	r4, #0
 261:Core/Src/main.c ****         temp = buttons + i;
 1487              		.loc 1 261 5 view .LVU415
 1488 0058 07E0     		b	.L92
 1489              	.LVL95:
 1490              	.L95:
 274:Core/Src/main.c ****                 temp->flag_irq = 0;
 1491              		.loc 1 274 17 is_stmt 1 view .LVU416
 1492 005a 97F90800 		ldrsb	r0, [r7, #8]
 1493 005e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1494              	.LVL96:
 275:Core/Src/main.c ****             }
 1495              		.loc 1 275 17 view .LVU417
 275:Core/Src/main.c ****             }
 1496              		.loc 1 275 32 is_stmt 0 view .LVU418
 1497 0062 0023     		movs	r3, #0
 1498 0064 3B71     		strb	r3, [r7, #4]
 1499              	.L93:
 261:Core/Src/main.c ****         temp = buttons + i;
 1500              		.loc 1 261 71 discriminator 2 view .LVU419
 1501 0066 0134     		adds	r4, r4, #1
 1502              	.LVL97:
 261:Core/Src/main.c ****         temp = buttons + i;
ARM GAS  /tmp/cc01G5DJ.s 			page 46


 1503              		.loc 1 261 71 discriminator 2 view .LVU420
 1504 0068 E4B2     		uxtb	r4, r4
 1505              	.LVL98:
 1506              	.L92:
 261:Core/Src/main.c ****         temp = buttons + i;
 1507              		.loc 1 261 5 discriminator 1 view .LVU421
 1508 006a 052C     		cmp	r4, #5
 1509 006c F3D8     		bhi	.L97
 262:Core/Src/main.c **** 
 1510              		.loc 1 262 9 is_stmt 1 view .LVU422
 262:Core/Src/main.c **** 
 1511              		.loc 1 262 24 is_stmt 0 view .LVU423
 1512 006e 2501     		lsls	r5, r4, #4
 262:Core/Src/main.c **** 
 1513              		.loc 1 262 14 view .LVU424
 1514 0070 154E     		ldr	r6, .L99+16
 1515 0072 7719     		adds	r7, r6, r5
 1516              	.LVL99:
 264:Core/Src/main.c **** 
 1517              		.loc 1 264 9 is_stmt 1 view .LVU425
 264:Core/Src/main.c **** 
 1518              		.loc 1 264 16 is_stmt 0 view .LVU426
 1519 0074 3B79     		ldrb	r3, [r7, #4]	@ zero_extendqisi2
 264:Core/Src/main.c **** 
 1520              		.loc 1 264 11 view .LVU427
 1521 0076 002B     		cmp	r3, #0
 1522 0078 F5D0     		beq	.L93
 266:Core/Src/main.c ****                 temp->action(&game);
 1523              		.loc 1 266 13 is_stmt 1 view .LVU428
 266:Core/Src/main.c ****                 temp->action(&game);
 1524              		.loc 1 266 21 is_stmt 0 view .LVU429
 1525 007a 7B79     		ldrb	r3, [r7, #5]	@ zero_extendqisi2
 266:Core/Src/main.c ****                 temp->action(&game);
 1526              		.loc 1 266 15 view .LVU430
 1527 007c 23B9     		cbnz	r3, .L94
 267:Core/Src/main.c ****                 temp->flag_exec = 1;
 1528              		.loc 1 267 17 is_stmt 1 view .LVU431
 267:Core/Src/main.c ****                 temp->flag_exec = 1;
 1529              		.loc 1 267 21 is_stmt 0 view .LVU432
 1530 007e FB68     		ldr	r3, [r7, #12]
 267:Core/Src/main.c ****                 temp->flag_exec = 1;
 1531              		.loc 1 267 17 view .LVU433
 1532 0080 01A8     		add	r0, sp, #4
 1533 0082 9847     		blx	r3
 1534              	.LVL100:
 268:Core/Src/main.c ****             }
 1535              		.loc 1 268 17 is_stmt 1 view .LVU434
 268:Core/Src/main.c ****             }
 1536              		.loc 1 268 33 is_stmt 0 view .LVU435
 1537 0084 0123     		movs	r3, #1
 1538 0086 7B71     		strb	r3, [r7, #5]
 1539              	.L94:
 271:Core/Src/main.c ****                 __HAL_GPIO_EXTI_CLEAR_IT(temp->GPIO_pin);
 1540              		.loc 1 271 13 is_stmt 1 view .LVU436
 271:Core/Src/main.c ****                 __HAL_GPIO_EXTI_CLEAR_IT(temp->GPIO_pin);
 1541              		.loc 1 271 17 is_stmt 0 view .LVU437
 1542 0088 FFF7FEFF 		bl	HAL_GetTick
ARM GAS  /tmp/cc01G5DJ.s 			page 47


 1543              	.LVL101:
 271:Core/Src/main.c ****                 __HAL_GPIO_EXTI_CLEAR_IT(temp->GPIO_pin);
 1544              		.loc 1 271 37 view .LVU438
 1545 008c 7359     		ldr	r3, [r6, r5]
 271:Core/Src/main.c ****                 __HAL_GPIO_EXTI_CLEAR_IT(temp->GPIO_pin);
 1546              		.loc 1 271 31 view .LVU439
 1547 008e C01A     		subs	r0, r0, r3
 271:Core/Src/main.c ****                 __HAL_GPIO_EXTI_CLEAR_IT(temp->GPIO_pin);
 1548              		.loc 1 271 15 view .LVU440
 1549 0090 9628     		cmp	r0, #150
 1550 0092 E8D9     		bls	.L93
 272:Core/Src/main.c ****                 NVIC_ClearPendingIRQ(temp->GPIO_EXTI_line);
 1551              		.loc 1 272 17 is_stmt 1 view .LVU441
 1552 0094 FA88     		ldrh	r2, [r7, #6]
 1553 0096 0D4B     		ldr	r3, .L99+20
 1554 0098 5A61     		str	r2, [r3, #20]
 273:Core/Src/main.c ****                 HAL_NVIC_EnableIRQ(temp->GPIO_EXTI_line);
 1555              		.loc 1 273 17 view .LVU442
 1556 009a 97F90830 		ldrsb	r3, [r7, #8]
 1557              	.LVL102:
 1558              	.LBB27:
 1559              	.LBI27:
 1560              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
ARM GAS  /tmp/cc01G5DJ.s 			page 48


  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
ARM GAS  /tmp/cc01G5DJ.s 			page 49


  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
ARM GAS  /tmp/cc01G5DJ.s 			page 50


 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
ARM GAS  /tmp/cc01G5DJ.s 			page 51


 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
 262:Drivers/CMSIS/Include/core_cm4.h ****   {
ARM GAS  /tmp/cc01G5DJ.s 			page 52


 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
 319:Drivers/CMSIS/Include/core_cm4.h ****   {
ARM GAS  /tmp/cc01G5DJ.s 			page 53


 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
ARM GAS  /tmp/cc01G5DJ.s 			page 54


 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
ARM GAS  /tmp/cc01G5DJ.s 			page 55


 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc01G5DJ.s 			page 56


 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc01G5DJ.s 			page 57


 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
ARM GAS  /tmp/cc01G5DJ.s 			page 58


 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
ARM GAS  /tmp/cc01G5DJ.s 			page 59


 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/cc01G5DJ.s 			page 60


 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
ARM GAS  /tmp/cc01G5DJ.s 			page 61


 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
ARM GAS  /tmp/cc01G5DJ.s 			page 62


 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
ARM GAS  /tmp/cc01G5DJ.s 			page 63


 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
ARM GAS  /tmp/cc01G5DJ.s 			page 64


 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc01G5DJ.s 			page 65


1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/cc01G5DJ.s 			page 66


1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
ARM GAS  /tmp/cc01G5DJ.s 			page 67


1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
ARM GAS  /tmp/cc01G5DJ.s 			page 68


1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
ARM GAS  /tmp/cc01G5DJ.s 			page 69


1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
ARM GAS  /tmp/cc01G5DJ.s 			page 70


1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
ARM GAS  /tmp/cc01G5DJ.s 			page 71


1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc01G5DJ.s 			page 72


1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
ARM GAS  /tmp/cc01G5DJ.s 			page 73


1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1516:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/cc01G5DJ.s 			page 74


1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
ARM GAS  /tmp/cc01G5DJ.s 			page 75


1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
ARM GAS  /tmp/cc01G5DJ.s 			page 76


1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1687:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/cc01G5DJ.s 			page 77


1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1744:Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  /tmp/cc01G5DJ.s 			page 78


1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 1561              		.loc 3 1777 22 view .LVU443
 1562              	.LBB28:
1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 1563              		.loc 3 1779 3 view .LVU444
 1564              		.loc 3 1779 6 is_stmt 0 view .LVU445
 1565 009e 002B     		cmp	r3, #0
 1566 00a0 DBDB     		blt	.L95
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1567              		.loc 3 1781 5 is_stmt 1 view .LVU446
 1568              		.loc 3 1781 81 is_stmt 0 view .LVU447
 1569 00a2 03F01F01 		and	r1, r3, #31
 1570              		.loc 3 1781 34 view .LVU448
 1571 00a6 5B09     		lsrs	r3, r3, #5
 1572              	.LVL103:
 1573              		.loc 3 1781 45 view .LVU449
 1574 00a8 0122     		movs	r2, #1
 1575 00aa 8A40     		lsls	r2, r2, r1
 1576              		.loc 3 1781 43 view .LVU450
 1577 00ac 6033     		adds	r3, r3, #96
 1578 00ae 0849     		ldr	r1, .L99+24
 1579 00b0 41F82320 		str	r2, [r1, r3, lsl #2]
 1580              	.LVL104:
ARM GAS  /tmp/cc01G5DJ.s 			page 79


 1581              		.loc 3 1781 43 view .LVU451
 1582 00b4 D1E7     		b	.L95
 1583              	.L100:
 1584 00b6 00BF     		.align	2
 1585              	.L99:
 1586 00b8 00000000 		.word	htim3
 1587 00bc 00000000 		.word	htim1
 1588 00c0 00000000 		.word	.LANCHOR2
 1589 00c4 00000000 		.word	.LANCHOR3
 1590 00c8 00000000 		.word	.LANCHOR0
 1591 00cc 00040140 		.word	1073808384
 1592 00d0 00E100E0 		.word	-536813312
 1593              	.LBE28:
 1594              	.LBE27:
 1595              	.LBE26:
 1596              	.LBE25:
 1597              		.cfi_endproc
 1598              	.LFE134:
 1600              		.global	buttons
 1601              		.global	game_field
 1602              		.global	handle
 1603              		.global	image
 1604              		.global	line
 1605              		.comm	htim3,76,4
 1606              		.comm	htim1,76,4
 1607              		.comm	hdma_spi1_tx,68,4
 1608              		.comm	hspi1,100,4
 1609              		.section	.bss.game_field,"aw",%nobits
 1610              		.align	2
 1611              		.set	.LANCHOR2,. + 0
 1614              	game_field:
 1615 0000 00000000 		.space	81
 1615      00000000 
 1615      00000000 
 1615      00000000 
 1615      00000000 
 1616              		.section	.bss.image,"aw",%nobits
 1617              		.align	2
 1620              	image:
 1621 0000 00000000 		.space	5750
 1621      00000000 
 1621      00000000 
 1621      00000000 
 1621      00000000 
 1622              		.section	.bss.line,"aw",%nobits
 1623              		.align	1
 1624              		.set	.LANCHOR1,. + 0
 1627              	line:
 1628 0000 0000     		.space	2
 1629              		.section	.data.buttons,"aw"
 1630              		.align	2
 1631              		.set	.LANCHOR0,. + 0
 1634              	buttons:
 1635 0000 00000000 		.word	0
 1636 0004 00       		.byte	0
 1637 0005 00       		.byte	0
 1638 0006 8000     		.short	128
ARM GAS  /tmp/cc01G5DJ.s 			page 80


 1639 0008 17       		.byte	23
 1640 0009 000000   		.space	3
 1641 000c 00000000 		.word	game_player_move_down
 1642 0010 00000000 		.word	0
 1643 0014 00       		.byte	0
 1644 0015 00       		.byte	0
 1645 0016 4000     		.short	64
 1646 0018 17       		.byte	23
 1647 0019 000000   		.space	3
 1648 001c 00000000 		.word	game_player_move_up
 1649 0020 00000000 		.word	0
 1650 0024 00       		.byte	0
 1651 0025 00       		.byte	0
 1652 0026 2000     		.short	32
 1653 0028 17       		.byte	23
 1654 0029 000000   		.space	3
 1655 002c 00000000 		.word	game_player_move_left
 1656 0030 00000000 		.word	0
 1657 0034 00       		.byte	0
 1658 0035 00       		.byte	0
 1659 0036 0800     		.short	8
 1660 0038 09       		.byte	9
 1661 0039 000000   		.space	3
 1662 003c 00000000 		.word	game_player_move_right
 1663 0040 00000000 		.word	0
 1664 0044 00       		.byte	0
 1665 0045 00       		.byte	0
 1666 0046 1000     		.short	16
 1667 0048 0A       		.byte	10
 1668 0049 000000   		.space	3
 1669 004c 00000000 		.word	game_player_put_flag
 1670 0050 00000000 		.word	0
 1671 0054 00       		.byte	0
 1672 0055 00       		.byte	0
 1673 0056 0400     		.short	4
 1674 0058 08       		.byte	8
 1675 0059 000000   		.space	3
 1676 005c 00000000 		.word	game_player_open_cell
 1677              		.section	.data.handle,"aw"
 1678              		.align	2
 1679              		.set	.LANCHOR3,. + 0
 1682              	handle:
 1683 0000 00000000 		.word	image
 1684 0004 B800     		.short	184
 1685 0006 FA00     		.short	250
 1686              		.text
 1687              	.Letext0:
 1688              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 1689              		.file 5 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 1690              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 1691              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 1692              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 1693              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 1694              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 1695              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 1696              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 1697              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
ARM GAS  /tmp/cc01G5DJ.s 			page 81


 1698              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 1699              		.file 15 "Core/Inc/gdi.h"
 1700              		.file 16 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stddef.h"
 1701              		.file 17 "/usr/include/newlib/sys/_types.h"
 1702              		.file 18 "/usr/include/newlib/sys/reent.h"
 1703              		.file 19 "/usr/include/newlib/sys/lock.h"
 1704              		.file 20 "/usr/include/newlib/stdlib.h"
 1705              		.file 21 "Core/Inc/game_symbols.h"
 1706              		.file 22 "Core/Inc/game_engine.h"
 1707              		.file 23 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_cortex.h"
 1708              		.file 24 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim_ex.h"
 1709              		.file 25 "<built-in>"
ARM GAS  /tmp/cc01G5DJ.s 			page 82


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cc01G5DJ.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cc01G5DJ.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cc01G5DJ.s:372    .text.MX_GPIO_Init:00000000000001bc $d
     /tmp/cc01G5DJ.s:382    .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cc01G5DJ.s:388    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cc01G5DJ.s:435    .text.MX_DMA_Init:0000000000000030 $d
     /tmp/cc01G5DJ.s:440    .text.delay_us:0000000000000000 $t
     /tmp/cc01G5DJ.s:447    .text.delay_us:0000000000000000 delay_us
     /tmp/cc01G5DJ.s:473    .text.delay_us:0000000000000010 $d
                            *COM*:000000000000004c htim3
     /tmp/cc01G5DJ.s:478    .text.HAL_GPIO_EXTI_Callback:0000000000000000 $t
     /tmp/cc01G5DJ.s:485    .text.HAL_GPIO_EXTI_Callback:0000000000000000 HAL_GPIO_EXTI_Callback
     /tmp/cc01G5DJ.s:571    .text.HAL_GPIO_EXTI_Callback:000000000000003c $d
     /tmp/cc01G5DJ.s:577    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/cc01G5DJ.s:584    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/cc01G5DJ.s:746    .text.HAL_TIM_PeriodElapsedCallback:00000000000000cc $d
     /tmp/cc01G5DJ.s:1620   .bss.image:0000000000000000 image
                            *COM*:000000000000004c htim1
                            *COM*:0000000000000064 hspi1
     /tmp/cc01G5DJ.s:757    .text.draw_rect:0000000000000000 $t
     /tmp/cc01G5DJ.s:764    .text.draw_rect:0000000000000000 draw_rect
     /tmp/cc01G5DJ.s:865    .text.draw_rect:0000000000000064 $d
     /tmp/cc01G5DJ.s:870    .text.Error_Handler:0000000000000000 $t
     /tmp/cc01G5DJ.s:877    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cc01G5DJ.s:929    .text.Error_Handler:0000000000000028 $d
     /tmp/cc01G5DJ.s:934    .text.MX_SPI1_Init:0000000000000000 $t
     /tmp/cc01G5DJ.s:940    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
     /tmp/cc01G5DJ.s:1018   .text.MX_SPI1_Init:0000000000000048 $d
     /tmp/cc01G5DJ.s:1024   .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/cc01G5DJ.s:1030   .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/cc01G5DJ.s:1140   .text.MX_TIM1_Init:0000000000000068 $d
     /tmp/cc01G5DJ.s:1146   .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/cc01G5DJ.s:1152   .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/cc01G5DJ.s:1256   .text.MX_TIM3_Init:0000000000000064 $d
     /tmp/cc01G5DJ.s:1262   .text.SystemClock_Config:0000000000000000 $t
     /tmp/cc01G5DJ.s:1269   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cc01G5DJ.s:1402   .text.SystemClock_Config:0000000000000088 $d
     /tmp/cc01G5DJ.s:1407   .text.main:0000000000000000 $t
     /tmp/cc01G5DJ.s:1414   .text.main:0000000000000000 main
     /tmp/cc01G5DJ.s:1586   .text.main:00000000000000b8 $d
     /tmp/cc01G5DJ.s:1634   .data.buttons:0000000000000000 buttons
     /tmp/cc01G5DJ.s:1614   .bss.game_field:0000000000000000 game_field
     /tmp/cc01G5DJ.s:1682   .data.handle:0000000000000000 handle
     /tmp/cc01G5DJ.s:1627   .bss.line:0000000000000000 line
                            *COM*:0000000000000044 hdma_spi1_tx
     /tmp/cc01G5DJ.s:1610   .bss.game_field:0000000000000000 $d
     /tmp/cc01G5DJ.s:1617   .bss.image:0000000000000000 $d
     /tmp/cc01G5DJ.s:1623   .bss.line:0000000000000000 $d
     /tmp/cc01G5DJ.s:1630   .data.buttons:0000000000000000 $d
     /tmp/cc01G5DJ.s:1678   .data.handle:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
ARM GAS  /tmp/cc01G5DJ.s 			page 83


HAL_NVIC_EnableIRQ
HAL_GetTick
HAL_NVIC_DisableIRQ
HAL_SPI_Transmit_DMA
HAL_GPIO_TogglePin
HAL_Delay
HAL_SPI_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_TIM_Base_Start
HAL_TIM_Base_Start_IT
game_start
game_player_move_down
game_player_move_up
game_player_move_left
game_player_move_right
game_player_put_flag
game_player_open_cell
