# 32-Bit ALU using gpdk90 Library on Cadence Virtuoso

This repository contains the design and implementation of a **32-bit Arithmetic Logic Unit (ALU)** built using the **gpdk90 CMOS library** in **Cadence Virtuoso**.  
The ALU supports arithmetic, logical, and shift operations, with operation selection controlled through an **8Ã—1 multiplexer**.

---

## ðŸš€ Features

- 32-bit ALU designed at transistor level  
- Built using **gpdk90 (90 nm)** CMOS technology  
- Arithmetic operations:  
  - Addition  
  - Addition with carry  
  - Subtraction  
  - Subtraction with borrow  
- Logical operations:  
  - AND  
  - OR  
  - NOT  
- Shift operations:  
  - Left shift  
  - Right shift  
- Operation selection through **8Ã—1 MUX**  
- Hierarchical design: 1-bit â†’ 2-bit â†’ 4-bit â†’ 8-bit â†’ 16-bit â†’ 32-bit  
- Verified through transient simulations in Cadence

---

## ðŸ“˜ Project Overview

An Arithmetic Logic Unit (ALU) is a core part of a CPU, responsible for computations and data operations.  
This project implements a **32-bit ALU** by designing:

- Basic logic gates in CMOS  
- Full adders and subtractors  
- Shift logic  
- A multiplexer for operation selection  
- A scalable hierarchial ALU structure  

The entire design was implemented and tested within **Cadence Virtuoso** using **gpdk90**.


---

## ðŸ›  Tools & Technologies

| Tool / Tech | Purpose |
|-------------|---------|
| Cadence Virtuoso | Schematic design, simulation, verification |
| gpdk90 (90 nm) | CMOS transistor library |
| CMOS Logic Design | Gates, adders, subtractors |
| Hierarchical Design | Scaling ALU from 1-bit to 32-bit |

---

## ðŸ§© System Architecture

### Basic Logic Gates

#### AND Gate  
![AND Gate](images/and_gate.png)

#### NOT Gate  
![NOT Gate](images/not_gate.png)

#### OR Gate  
![OR Gate](images/or_gate.png)

---

### Arithmetic Circuits

#### XOR Gate  
![XOR Gate](images/xor_gate.png)

#### Full Adder  
![Full Adder](images/full_adder.png)

#### Full Subtractor  
![Full Subtractor](images/full_subtractor.png)

---

### Shift Unit

#### D Flip-Flop  
![D Flip-Flop](images/d_flipflop.png)

---

### Multiplexers

#### 2Ã—1 Multiplexer  
![2x1 MUX](images/2x1_mux.png)

#### 8Ã—1 Multiplexer  
![8x1 MUX](images/8x1_mux.png)

---

### Hierarchical ALU Design

#### 1-Bit ALU  
![1-bit ALU](images/1bit_alu.png)

#### 2-Bit ALU  
![2-bit ALU](images/2bit_alu.png)

#### 4-Bit ALU  
![4-bit ALU](images/4bit_alu.png)

#### 16-Bit ALU  
![16-bit ALU](images/16bit_alu.png)

#### 32-Bit ALU (Final)  
![32-bit ALU](images/32bit_alu.png)

---

## ðŸ“Š Results & Discussion

- All arithmetic, logical, and shift operations were validated through transient simulations.  
- The 8Ã—1 multiplexer reliably handled operation selection.  
- Scaling from 1-bit to 32-bit maintained correctness and stable carry propagation.  
- Output waveforms matched expected behaviour.

---

## ðŸ“š References

1. Manur, M. S. *Design of 32 bit Low Power ALU Using Cadence.* GIJET, 2017.  
2. Shohail, K. I., et al. *Design Steps Simulation and Analysis of a 1-bit ALU in Cadence at 90 nm CMOS Node.* IOSR-JVSP, 2023.
