-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dut_update_off_diag_r is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    strm_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    strm_in_V_empty_n : IN STD_LOGIC;
    strm_in_V_read : OUT STD_LOGIC;
    strm_out_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    strm_out_V_full_n : IN STD_LOGIC;
    strm_out_V_write : OUT STD_LOGIC );
end;


architecture behav of dut_update_off_diag_r is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_ST_pp0_stg0_fsm_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000010";
    constant ap_ST_pp0_stg1_fsm_2 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_ST_pp0_stg2_fsm_3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000001000";
    constant ap_ST_pp0_stg3_fsm_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000010000";
    constant ap_ST_pp0_stg4_fsm_5 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000100000";
    constant ap_ST_pp0_stg5_fsm_6 : STD_LOGIC_VECTOR (15 downto 0) := "0000000001000000";
    constant ap_ST_pp0_stg6_fsm_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000010000000";
    constant ap_ST_pp0_stg7_fsm_8 : STD_LOGIC_VECTOR (15 downto 0) := "0000000100000000";
    constant ap_ST_pp0_stg8_fsm_9 : STD_LOGIC_VECTOR (15 downto 0) := "0000001000000000";
    constant ap_ST_pp0_stg9_fsm_10 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_ST_pp0_stg10_fsm_11 : STD_LOGIC_VECTOR (15 downto 0) := "0000100000000000";
    constant ap_ST_pp0_stg11_fsm_12 : STD_LOGIC_VECTOR (15 downto 0) := "0001000000000000";
    constant ap_ST_pp0_stg12_fsm_13 : STD_LOGIC_VECTOR (15 downto 0) := "0010000000000000";
    constant ap_ST_pp0_stg13_fsm_14 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_ST_st31_fsm_15 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv19_4AD70 : STD_LOGIC_VECTOR (18 downto 0) := "1001010110101110000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_33 : BOOLEAN;
    signal strm_in_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg1_fsm_2 : STD_LOGIC;
    signal ap_sig_52 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal exitcond_flatten_reg_125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg2_fsm_3 : STD_LOGIC;
    signal ap_sig_68 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg3_fsm_4 : STD_LOGIC;
    signal ap_sig_78 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg4_fsm_5 : STD_LOGIC;
    signal ap_sig_88 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg5_fsm_6 : STD_LOGIC;
    signal ap_sig_98 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg6_fsm_7 : STD_LOGIC;
    signal ap_sig_108 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg7_fsm_8 : STD_LOGIC;
    signal ap_sig_118 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg8_fsm_9 : STD_LOGIC;
    signal ap_sig_128 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg9_fsm_10 : STD_LOGIC;
    signal ap_sig_138 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg10_fsm_11 : STD_LOGIC;
    signal ap_sig_148 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg11_fsm_12 : STD_LOGIC;
    signal ap_sig_158 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg12_fsm_13 : STD_LOGIC;
    signal ap_sig_168 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg13_fsm_14 : STD_LOGIC;
    signal ap_sig_178 : BOOLEAN;
    signal ap_sig_cseq_ST_pp0_stg0_fsm_1 : STD_LOGIC;
    signal ap_sig_188 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal strm_out_V_blk_n : STD_LOGIC;
    signal ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_reg_61 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_76_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_80 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_221 : BOOLEAN;
    signal reg_86 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_233 : BOOLEAN;
    signal reg_91 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_96 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_102 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_72_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_108 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_flatten_fu_113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten_next_fu_119_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal indvar_flatten_next_reg_129 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_6_reg_134 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_reg_139 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_reg_144 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_8_reg_144_pp0_iter1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_reg_149 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_reg_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_12_reg_164 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_reg_169 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_reg_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_reg_179 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_reg_184 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_reg_189 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_reg_194 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_reg_199 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_i2_reg_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i3_reg_209 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_phi_fu_65_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_fu_72_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_72_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_76_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_76_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_72_ce : STD_LOGIC;
    signal grp_fu_76_ce : STD_LOGIC;
    signal ap_sig_cseq_ST_st31_fsm_15 : STD_LOGIC;
    signal ap_sig_451 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (15 downto 0);

    component dut_fadd_32ns_32ns_32_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dut_fmul_32ns_32ns_32_4_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    dut_fadd_32ns_32ns_32_5_full_dsp_U6 : component dut_fadd_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_72_p0,
        din1 => grp_fu_72_p1,
        ce => grp_fu_72_ce,
        dout => grp_fu_72_p2);

    dut_fmul_32ns_32ns_32_4_max_dsp_U7 : component dut_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_76_p0,
        din1 => grp_fu_76_p1,
        ce => grp_fu_76_ce,
        dout => grp_fu_76_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233))) and not((ap_const_lv1_0 = exitcond_flatten_fu_113_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221)) and not((exitcond_flatten_reg_125 = ap_const_lv1_0))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_reg_61_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233))))) then 
                indvar_flatten_reg_61 <= indvar_flatten_next_reg_129;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                indvar_flatten_reg_61 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233))))) then
                ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1 <= exitcond_flatten_reg_125;
                exitcond_flatten_reg_125 <= exitcond_flatten_fu_113_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221)))) then
                ap_reg_ppstg_tmp_8_reg_144_pp0_iter1 <= tmp_8_reg_144;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233))))) then
                indvar_flatten_next_reg_129 <= indvar_flatten_next_fu_119_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))))) then
                reg_102 <= grp_fu_76_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))))) then
                reg_108 <= grp_fu_72_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))))) then
                reg_80 <= grp_fu_76_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))))) then
                reg_86 <= grp_fu_76_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))))) then
                reg_91 <= grp_fu_76_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))))) then
                reg_96 <= grp_fu_76_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233))))) then
                tmp_10_reg_154 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233))))) then
                tmp_11_reg_159 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221)))) then
                tmp_12_reg_164 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233))))) then
                tmp_13_reg_169 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221)))) then
                tmp_14_reg_174 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233))))) then
                tmp_15_reg_179 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221)))) then
                tmp_16_reg_184 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233))))) then
                tmp_17_reg_189 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221)))) then
                tmp_18_reg_194 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233))))) then
                tmp_19_reg_199 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221)))) then
                tmp_3_i2_reg_204 <= grp_fu_76_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221)))) then
                tmp_6_reg_134 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221)))) then
                tmp_7_reg_139 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221)))) then
                tmp_8_reg_144 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221)))) then
                tmp_9_reg_149 <= strm_in_V_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221)))) then
                tmp_i3_reg_209 <= grp_fu_76_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it2, ap_sig_221, ap_sig_233, exitcond_flatten_fu_113_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_pp0_stg0_fsm_1 => 
                if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233))) and not(((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233))) and not((ap_const_lv1_0 = exitcond_flatten_fu_113_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_2;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233))) and not((ap_const_lv1_0 = exitcond_flatten_fu_113_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_st31_fsm_15;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                end if;
            when ap_ST_pp0_stg1_fsm_2 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) then
                    ap_NS_fsm <= ap_ST_pp0_stg2_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_2;
                end if;
            when ap_ST_pp0_stg2_fsm_3 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) then
                    ap_NS_fsm <= ap_ST_pp0_stg3_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg2_fsm_3;
                end if;
            when ap_ST_pp0_stg3_fsm_4 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) then
                    ap_NS_fsm <= ap_ST_pp0_stg4_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg3_fsm_4;
                end if;
            when ap_ST_pp0_stg4_fsm_5 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) then
                    ap_NS_fsm <= ap_ST_pp0_stg5_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg4_fsm_5;
                end if;
            when ap_ST_pp0_stg5_fsm_6 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg6_fsm_7;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg5_fsm_6;
                end if;
            when ap_ST_pp0_stg6_fsm_7 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg7_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg6_fsm_7;
                end if;
            when ap_ST_pp0_stg7_fsm_8 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) then
                    ap_NS_fsm <= ap_ST_pp0_stg8_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg7_fsm_8;
                end if;
            when ap_ST_pp0_stg8_fsm_9 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg9_fsm_10;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg8_fsm_9;
                end if;
            when ap_ST_pp0_stg9_fsm_10 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) then
                    ap_NS_fsm <= ap_ST_pp0_stg10_fsm_11;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg9_fsm_10;
                end if;
            when ap_ST_pp0_stg10_fsm_11 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg11_fsm_12;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg10_fsm_11;
                end if;
            when ap_ST_pp0_stg11_fsm_12 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) then
                    ap_NS_fsm <= ap_ST_pp0_stg12_fsm_13;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg11_fsm_12;
                end if;
            when ap_ST_pp0_stg12_fsm_13 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg13_fsm_14;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg12_fsm_13;
                end if;
            when ap_ST_pp0_stg13_fsm_14 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg13_fsm_14;
                end if;
            when ap_ST_st31_fsm_15 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st31_fsm_15)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or (ap_const_logic_1 = ap_sig_cseq_ST_st31_fsm_15))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st31_fsm_15)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st31_fsm_15)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_108_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_108 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_118_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_118 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_128_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_128 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_138_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_138 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_148_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_148 <= (ap_const_lv1_1 = ap_CS_fsm(11 downto 11));
    end process;


    ap_sig_158_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_158 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    ap_sig_168_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_168 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    ap_sig_178_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_178 <= (ap_const_lv1_1 = ap_CS_fsm(14 downto 14));
    end process;


    ap_sig_188_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_188 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_221_assign_proc : process(strm_in_V_empty_n, exitcond_flatten_reg_125)
    begin
                ap_sig_221 <= ((exitcond_flatten_reg_125 = ap_const_lv1_0) and (strm_in_V_empty_n = ap_const_logic_0));
    end process;


    ap_sig_233_assign_proc : process(strm_out_V_full_n, ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1)
    begin
                ap_sig_233 <= ((ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and (strm_out_V_full_n = ap_const_logic_0));
    end process;


    ap_sig_33_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_33 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_451_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_451 <= (ap_const_lv1_1 = ap_CS_fsm(15 downto 15));
    end process;


    ap_sig_52_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_52 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_68_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_68 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_78_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_78 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_88_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_88 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_98_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_98 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_1_assign_proc : process(ap_sig_188)
    begin
        if (ap_sig_188) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg10_fsm_11_assign_proc : process(ap_sig_148)
    begin
        if (ap_sig_148) then 
            ap_sig_cseq_ST_pp0_stg10_fsm_11 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg10_fsm_11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg11_fsm_12_assign_proc : process(ap_sig_158)
    begin
        if (ap_sig_158) then 
            ap_sig_cseq_ST_pp0_stg11_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg11_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg12_fsm_13_assign_proc : process(ap_sig_168)
    begin
        if (ap_sig_168) then 
            ap_sig_cseq_ST_pp0_stg12_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg12_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg13_fsm_14_assign_proc : process(ap_sig_178)
    begin
        if (ap_sig_178) then 
            ap_sig_cseq_ST_pp0_stg13_fsm_14 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg13_fsm_14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg1_fsm_2_assign_proc : process(ap_sig_52)
    begin
        if (ap_sig_52) then 
            ap_sig_cseq_ST_pp0_stg1_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg1_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg2_fsm_3_assign_proc : process(ap_sig_68)
    begin
        if (ap_sig_68) then 
            ap_sig_cseq_ST_pp0_stg2_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg2_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg3_fsm_4_assign_proc : process(ap_sig_78)
    begin
        if (ap_sig_78) then 
            ap_sig_cseq_ST_pp0_stg3_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg3_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg4_fsm_5_assign_proc : process(ap_sig_88)
    begin
        if (ap_sig_88) then 
            ap_sig_cseq_ST_pp0_stg4_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg4_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg5_fsm_6_assign_proc : process(ap_sig_98)
    begin
        if (ap_sig_98) then 
            ap_sig_cseq_ST_pp0_stg5_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg5_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg6_fsm_7_assign_proc : process(ap_sig_108)
    begin
        if (ap_sig_108) then 
            ap_sig_cseq_ST_pp0_stg6_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg6_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg7_fsm_8_assign_proc : process(ap_sig_118)
    begin
        if (ap_sig_118) then 
            ap_sig_cseq_ST_pp0_stg7_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg7_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg8_fsm_9_assign_proc : process(ap_sig_128)
    begin
        if (ap_sig_128) then 
            ap_sig_cseq_ST_pp0_stg8_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg8_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg9_fsm_10_assign_proc : process(ap_sig_138)
    begin
        if (ap_sig_138) then 
            ap_sig_cseq_ST_pp0_stg9_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg9_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_33)
    begin
        if (ap_sig_33) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st31_fsm_15_assign_proc : process(ap_sig_451)
    begin
        if (ap_sig_451) then 
            ap_sig_cseq_ST_st31_fsm_15 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st31_fsm_15 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_flatten_fu_113_p2 <= "1" when (indvar_flatten_phi_fu_65_p4 = ap_const_lv19_4AD70) else "0";

    grp_fu_72_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it2, ap_sig_221, ap_sig_233)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))))) then 
            grp_fu_72_ce <= ap_const_logic_1;
        else 
            grp_fu_72_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_72_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg0_fsm_1, reg_80, reg_86, reg_96, reg_102, tmp_i3_reg_209)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10))) then 
            grp_fu_72_p0 <= reg_96;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_72_p0 <= tmp_i3_reg_209;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_72_p0 <= reg_102;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then 
            grp_fu_72_p0 <= reg_86;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            grp_fu_72_p0 <= reg_80;
        else 
            grp_fu_72_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_72_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg0_fsm_1, reg_80, reg_91, reg_96, reg_102, tmp_3_i2_reg_204)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10))) then 
            grp_fu_72_p1 <= reg_102;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_72_p1 <= reg_80;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_72_p1 <= tmp_3_i2_reg_204;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) then 
            grp_fu_72_p1 <= reg_96;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)))) then 
            grp_fu_72_p1 <= reg_91;
        else 
            grp_fu_72_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_76_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it2, ap_sig_221, ap_sig_233)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))))) then 
            grp_fu_76_ce <= ap_const_logic_1;
        else 
            grp_fu_76_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_76_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg0_fsm_1, tmp_6_reg_134, tmp_7_reg_139, tmp_8_reg_144, ap_reg_ppstg_tmp_8_reg_144_pp0_iter1, tmp_9_reg_149, tmp_10_reg_154, tmp_11_reg_159)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_76_p0 <= ap_reg_ppstg_tmp_8_reg_144_pp0_iter1;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)))) then 
            grp_fu_76_p0 <= tmp_11_reg_159;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3))) then 
            grp_fu_76_p0 <= tmp_8_reg_144;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then 
            grp_fu_76_p0 <= tmp_10_reg_154;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)))) then 
            grp_fu_76_p0 <= tmp_7_reg_139;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)))) then 
            grp_fu_76_p0 <= tmp_9_reg_149;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)))) then 
            grp_fu_76_p0 <= tmp_6_reg_134;
        else 
            grp_fu_76_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_76_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg0_fsm_1, tmp_12_reg_164, tmp_13_reg_169, tmp_14_reg_174, tmp_15_reg_179, tmp_16_reg_184, tmp_17_reg_189, tmp_18_reg_194, tmp_19_reg_199)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6))) then 
            grp_fu_76_p1 <= tmp_19_reg_199;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5))) then 
            grp_fu_76_p1 <= tmp_17_reg_189;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4))) then 
            grp_fu_76_p1 <= tmp_18_reg_194;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3))) then 
            grp_fu_76_p1 <= tmp_16_reg_184;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) then 
            grp_fu_76_p1 <= tmp_15_reg_179;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14)))) then 
            grp_fu_76_p1 <= tmp_14_reg_174;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)))) then 
            grp_fu_76_p1 <= tmp_13_reg_169;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13)))) then 
            grp_fu_76_p1 <= tmp_12_reg_164;
        else 
            grp_fu_76_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    indvar_flatten_next_fu_119_p2 <= std_logic_vector(unsigned(indvar_flatten_phi_fu_65_p4) + unsigned(ap_const_lv19_1));

    indvar_flatten_phi_fu_65_p4_assign_proc : process(ap_reg_ppiten_pp0_it1, exitcond_flatten_reg_125, ap_sig_cseq_ST_pp0_stg0_fsm_1, indvar_flatten_reg_61, indvar_flatten_next_reg_129)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1))) then 
            indvar_flatten_phi_fu_65_p4 <= indvar_flatten_next_reg_129;
        else 
            indvar_flatten_phi_fu_65_p4 <= indvar_flatten_reg_61;
        end if; 
    end process;


    strm_in_V_blk_n_assign_proc : process(strm_in_V_empty_n, ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, exitcond_flatten_reg_125, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg0_fsm_1)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1)))) then 
            strm_in_V_blk_n <= strm_in_V_empty_n;
        else 
            strm_in_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    strm_in_V_read_assign_proc : process(ap_sig_cseq_ST_pp0_stg1_fsm_2, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, exitcond_flatten_reg_125, ap_sig_cseq_ST_pp0_stg2_fsm_3, ap_sig_cseq_ST_pp0_stg3_fsm_4, ap_sig_cseq_ST_pp0_stg4_fsm_5, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg7_fsm_8, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg9_fsm_10, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg11_fsm_12, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg13_fsm_14, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it2, ap_sig_221, ap_sig_233)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg11_fsm_12) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg13_fsm_14) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_3) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_4) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_5) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg7_fsm_8) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg9_fsm_10) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (exitcond_flatten_reg_125 = ap_const_lv1_0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))))) then 
            strm_in_V_read <= ap_const_logic_1;
        else 
            strm_in_V_read <= ap_const_logic_0;
        end if; 
    end process;


    strm_out_V_blk_n_assign_proc : process(strm_out_V_full_n, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1)))) then 
            strm_out_V_blk_n <= strm_out_V_full_n;
        else 
            strm_out_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    strm_out_V_din <= reg_108;

    strm_out_V_write_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_sig_cseq_ST_pp0_stg5_fsm_6, ap_sig_cseq_ST_pp0_stg6_fsm_7, ap_sig_cseq_ST_pp0_stg8_fsm_9, ap_sig_cseq_ST_pp0_stg10_fsm_11, ap_sig_cseq_ST_pp0_stg12_fsm_13, ap_sig_cseq_ST_pp0_stg0_fsm_1, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1, ap_sig_221, ap_sig_233)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg5_fsm_6) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg6_fsm_7) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg8_fsm_9) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg10_fsm_11) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg12_fsm_13) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_233)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_1) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond_flatten_reg_125_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_221) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_233)))))) then 
            strm_out_V_write <= ap_const_logic_1;
        else 
            strm_out_V_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
