<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/broadcom/netxtreme2-5.2.50/bnx2x-1.52.12/src/bnx2x_init_ops.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_2eb02fd92a965ecd821875a0a052753b.html">broadcom</a>      </li>
      <li class="navelem"><a class="el" href="dir_0a4992c25a025ec51f35cbf57fa02bf7.html">netxtreme2-5.2.50</a>      </li>
      <li class="navelem"><a class="el" href="dir_5301097c004101f3ea6f9adde10a0261.html">bnx2x-1.52.12</a>      </li>
      <li class="navelem"><a class="el" href="dir_d6cb1f4f487af6adc5e6314f0ff1fc17.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">bnx2x_init_ops.h</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* bnx2x_init_ops.h: Broadcom Everest network driver.</span>
<a name="l00002"></a>00002 <span class="comment"> *               Static functions needed during the initialization.</span>
<a name="l00003"></a>00003 <span class="comment"> *               This file is &quot;included&quot; in bnx2x_main.c.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * Copyright (c) 2007-2009 Broadcom Corporation</span>
<a name="l00006"></a>00006 <span class="comment"> *</span>
<a name="l00007"></a>00007 <span class="comment"> * This program is free software; you can redistribute it and/or modify</span>
<a name="l00008"></a>00008 <span class="comment"> * it under the terms of the GNU General Public License as published by</span>
<a name="l00009"></a>00009 <span class="comment"> * the Free Software Foundation.</span>
<a name="l00010"></a>00010 <span class="comment"> *</span>
<a name="l00011"></a>00011 <span class="comment"> * Maintained by: Eilon Greenstein &lt;eilong@broadcom.com&gt;</span>
<a name="l00012"></a>00012 <span class="comment"> * Written by: Vladislav Zolotarov &lt;vladz@broadcom.com&gt;</span>
<a name="l00013"></a>00013 <span class="comment"> */</span>
<a name="l00014"></a>00014 
<a name="l00015"></a>00015 <span class="preprocessor">#ifndef BNX2X_INIT_OPS_H</span>
<a name="l00016"></a>00016 <span class="preprocessor"></span><span class="preprocessor">#define BNX2X_INIT_OPS_H</span>
<a name="l00017"></a>00017 <span class="preprocessor"></span>
<a name="l00018"></a>00018 <span class="keyword">static</span> <span class="keywordtype">int</span> bnx2x_gunzip(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, <span class="keyword">const</span> u8 *zbuf, <span class="keywordtype">int</span> len);
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 
<a name="l00021"></a>00021 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_init_str_wr(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 addr, <span class="keyword">const</span> u32 *data,
<a name="l00022"></a>00022                   u32 len)
<a name="l00023"></a>00023 {
<a name="l00024"></a>00024     u32 i;
<a name="l00025"></a>00025 
<a name="l00026"></a>00026     <span class="keywordflow">for</span> (i = 0; i &lt; len; i++)
<a name="l00027"></a>00027         REG_WR(bp, addr + i*4, data[i]);
<a name="l00028"></a>00028 }
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_init_ind_wr(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 addr, <span class="keyword">const</span> u32 *data,
<a name="l00031"></a>00031                   u32 len)
<a name="l00032"></a>00032 {
<a name="l00033"></a>00033     u32 i;
<a name="l00034"></a>00034 
<a name="l00035"></a>00035     <span class="keywordflow">for</span> (i = 0; i &lt; len; i++)
<a name="l00036"></a>00036         REG_WR_IND(bp, addr + i*4, data[i]);
<a name="l00037"></a>00037 }
<a name="l00038"></a>00038 
<a name="l00039"></a>00039 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_write_big_buf(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 addr, u32 len)
<a name="l00040"></a>00040 {
<a name="l00041"></a>00041     <span class="keywordflow">if</span> (bp-&gt;dmae_ready)
<a name="l00042"></a>00042         bnx2x_write_dmae_phys_len(bp, GUNZIP_PHYS(bp), addr, len);
<a name="l00043"></a>00043     <span class="keywordflow">else</span>
<a name="l00044"></a>00044         bnx2x_init_str_wr(bp, addr, GUNZIP_BUF(bp), len);
<a name="l00045"></a>00045 }
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_init_fill(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 addr, <span class="keywordtype">int</span> fill, u32 len)
<a name="l00048"></a>00048 {
<a name="l00049"></a>00049     u32 buf_len = (((len*4) &gt; FW_BUF_SIZE) ? FW_BUF_SIZE : (len*4));
<a name="l00050"></a>00050     u32 buf_len32 = buf_len/4;
<a name="l00051"></a>00051     u32 i;
<a name="l00052"></a>00052 
<a name="l00053"></a>00053     memset(GUNZIP_BUF(bp), (u8)fill, buf_len);
<a name="l00054"></a>00054 
<a name="l00055"></a>00055     <span class="keywordflow">for</span> (i = 0; i &lt; len; i += buf_len32) {
<a name="l00056"></a>00056         u32 cur_len = min(buf_len32, len - i);
<a name="l00057"></a>00057 
<a name="l00058"></a>00058         bnx2x_write_big_buf(bp, addr + i*4, cur_len);
<a name="l00059"></a>00059     }
<a name="l00060"></a>00060 }
<a name="l00061"></a>00061 
<a name="l00062"></a>00062 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_init_wr_64(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 addr, <span class="keyword">const</span> u32 *data,
<a name="l00063"></a>00063                  u32 len64)
<a name="l00064"></a>00064 {
<a name="l00065"></a>00065     u32 buf_len32 = FW_BUF_SIZE/4;
<a name="l00066"></a>00066     u32 len = len64*2;
<a name="l00067"></a>00067     u64 data64 = 0;
<a name="l00068"></a>00068     u32 i;
<a name="l00069"></a>00069 
<a name="l00070"></a>00070     <span class="comment">/* 64 bit value is in a blob: first low DWORD, then high DWORD */</span>
<a name="l00071"></a>00071     data64 = HILO_U64((*(data + 1)), (*data));
<a name="l00072"></a>00072 
<a name="l00073"></a>00073     len64 = min((u32)(FW_BUF_SIZE/8), len64);
<a name="l00074"></a>00074     <span class="keywordflow">for</span> (i = 0; i &lt; len64; i++) {
<a name="l00075"></a>00075         u64 *pdata = ((u64 *)(GUNZIP_BUF(bp))) + i;
<a name="l00076"></a>00076 
<a name="l00077"></a>00077         *pdata = data64;
<a name="l00078"></a>00078     }
<a name="l00079"></a>00079 
<a name="l00080"></a>00080     <span class="keywordflow">for</span> (i = 0; i &lt; len; i += buf_len32) {
<a name="l00081"></a>00081         u32 cur_len = min(buf_len32, len - i);
<a name="l00082"></a>00082 
<a name="l00083"></a>00083         bnx2x_write_big_buf(bp, addr + i*4, cur_len);
<a name="l00084"></a>00084     }
<a name="l00085"></a>00085 }
<a name="l00086"></a>00086 
<a name="l00087"></a>00087 <span class="comment">/*********************************************************</span>
<a name="l00088"></a>00088 <span class="comment">   There are different blobs for each PRAM section.</span>
<a name="l00089"></a>00089 <span class="comment">   In addition, each blob write operation is divided into a few operations</span>
<a name="l00090"></a>00090 <span class="comment">   in order to decrease the amount of phys. contiguous buffer needed.</span>
<a name="l00091"></a>00091 <span class="comment">   Thus, when we select a blob the address may be with some offset</span>
<a name="l00092"></a>00092 <span class="comment">   from the beginning of PRAM section.</span>
<a name="l00093"></a>00093 <span class="comment">   The same holds for the INT_TABLE sections.</span>
<a name="l00094"></a>00094 <span class="comment">**********************************************************/</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define IF_IS_INT_TABLE_ADDR(base, addr) \</span>
<a name="l00096"></a>00096 <span class="preprocessor">            if (((base) &lt;= (addr)) &amp;&amp; ((base) + 0x400 &gt;= (addr)))</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00098"></a>00098 <span class="preprocessor">#define IF_IS_PRAM_ADDR(base, addr) \</span>
<a name="l00099"></a>00099 <span class="preprocessor">            if (((base) &lt;= (addr)) &amp;&amp; ((base) + 0x40000 &gt;= (addr)))</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span>
<a name="l00101"></a>00101 <span class="keyword">static</span> <span class="keyword">const</span> u8 *bnx2x_sel_blob(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 addr, <span class="keyword">const</span> u8 *data)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     IF_IS_INT_TABLE_ADDR(TSEM_REG_INT_TABLE, addr)
<a name="l00104"></a>00104         data = INIT_TSEM_INT_TABLE_DATA(bp);
<a name="l00105"></a>00105     else
<a name="l00106"></a>00106         IF_IS_INT_TABLE_ADDR(CSEM_REG_INT_TABLE, addr)
<a name="l00107"></a>00107             data = INIT_CSEM_INT_TABLE_DATA(bp);
<a name="l00108"></a>00108     else
<a name="l00109"></a>00109         IF_IS_INT_TABLE_ADDR(USEM_REG_INT_TABLE, addr)
<a name="l00110"></a>00110             data = INIT_USEM_INT_TABLE_DATA(bp);
<a name="l00111"></a>00111     else
<a name="l00112"></a>00112         IF_IS_INT_TABLE_ADDR(XSEM_REG_INT_TABLE, addr)
<a name="l00113"></a>00113             data = INIT_XSEM_INT_TABLE_DATA(bp);
<a name="l00114"></a>00114     else
<a name="l00115"></a>00115         IF_IS_PRAM_ADDR(TSEM_REG_PRAM, addr)
<a name="l00116"></a>00116             data = INIT_TSEM_PRAM_DATA(bp);
<a name="l00117"></a>00117     else
<a name="l00118"></a>00118         IF_IS_PRAM_ADDR(CSEM_REG_PRAM, addr)
<a name="l00119"></a>00119             data = INIT_CSEM_PRAM_DATA(bp);
<a name="l00120"></a>00120     else
<a name="l00121"></a>00121         IF_IS_PRAM_ADDR(USEM_REG_PRAM, addr)
<a name="l00122"></a>00122             data = INIT_USEM_PRAM_DATA(bp);
<a name="l00123"></a>00123     else
<a name="l00124"></a>00124         IF_IS_PRAM_ADDR(XSEM_REG_PRAM, addr)
<a name="l00125"></a>00125             data = INIT_XSEM_PRAM_DATA(bp);
<a name="l00126"></a>00126 
<a name="l00127"></a>00127     return data;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 
<a name="l00130"></a>00130 static <span class="keywordtype">void</span> bnx2x_write_big_buf_wb(struct <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 addr, u32 len)
<a name="l00131"></a>00131 {
<a name="l00132"></a>00132     <span class="keywordflow">if</span> (bp-&gt;dmae_ready)
<a name="l00133"></a>00133         bnx2x_write_dmae_phys_len(bp, GUNZIP_PHYS(bp), addr, len);
<a name="l00134"></a>00134     <span class="keywordflow">else</span>
<a name="l00135"></a>00135         bnx2x_init_ind_wr(bp, addr, GUNZIP_BUF(bp), len);
<a name="l00136"></a>00136 }
<a name="l00137"></a>00137 
<a name="l00138"></a>00138 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_init_wr_wb(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 addr, <span class="keyword">const</span> u32 *data,
<a name="l00139"></a>00139                  u32 len)
<a name="l00140"></a>00140 {
<a name="l00141"></a>00141     <span class="keyword">const</span> u32 *old_data = data;
<a name="l00142"></a>00142 
<a name="l00143"></a>00143     data = (<span class="keyword">const</span> u32 *)bnx2x_sel_blob(bp, addr, (<span class="keyword">const</span> u8 *)data);
<a name="l00144"></a>00144 
<a name="l00145"></a>00145     <span class="keywordflow">if</span> (bp-&gt;dmae_ready) {
<a name="l00146"></a>00146         <span class="keywordflow">if</span> (old_data != data)
<a name="l00147"></a>00147             VIRT_WR_DMAE_LEN(bp, data, addr, len, 1);
<a name="l00148"></a>00148         <span class="keywordflow">else</span>
<a name="l00149"></a>00149             VIRT_WR_DMAE_LEN(bp, data, addr, len, 0);
<a name="l00150"></a>00150     } <span class="keywordflow">else</span>
<a name="l00151"></a>00151         bnx2x_init_ind_wr(bp, addr, data, len);
<a name="l00152"></a>00152 }
<a name="l00153"></a>00153 
<a name="l00154"></a>00154 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_init_wr_zp(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 addr, u32 len, u32 blob_off)
<a name="l00155"></a>00155 {
<a name="l00156"></a>00156     <span class="keyword">const</span> u8 *data = NULL;
<a name="l00157"></a>00157     <span class="keywordtype">int</span> rc;
<a name="l00158"></a>00158     u32 i;
<a name="l00159"></a>00159 
<a name="l00160"></a>00160     data = bnx2x_sel_blob(bp, addr, data) + blob_off*4;
<a name="l00161"></a>00161 
<a name="l00162"></a>00162     rc = bnx2x_gunzip(bp, data, len);
<a name="l00163"></a>00163     <span class="keywordflow">if</span> (rc)
<a name="l00164"></a>00164         <span class="keywordflow">return</span>;
<a name="l00165"></a>00165 
<a name="l00166"></a>00166     <span class="comment">/* gunzip_outlen is in dwords */</span>
<a name="l00167"></a>00167     len = GUNZIP_OUTLEN(bp);
<a name="l00168"></a>00168     <span class="keywordflow">for</span> (i = 0; i &lt; len; i++)
<a name="l00169"></a>00169         ((u32 *)GUNZIP_BUF(bp))[i] =
<a name="l00170"></a>00170                 cpu_to_le32(((u32 *)GUNZIP_BUF(bp))[i]);
<a name="l00171"></a>00171 
<a name="l00172"></a>00172     bnx2x_write_big_buf_wb(bp, addr, len);
<a name="l00173"></a>00173 }
<a name="l00174"></a>00174 
<a name="l00175"></a>00175 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_init_block(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, u32 <a class="code" href="structblock.html">block</a>, u32 stage)
<a name="l00176"></a>00176 {
<a name="l00177"></a>00177     u16 op_start =
<a name="l00178"></a>00178         INIT_OPS_OFFSETS(bp)[BLOCK_OPS_IDX(block, stage, STAGE_START)];
<a name="l00179"></a>00179     u16 op_end =
<a name="l00180"></a>00180         INIT_OPS_OFFSETS(bp)[BLOCK_OPS_IDX(block, stage, STAGE_END)];
<a name="l00181"></a>00181     <span class="keyword">union </span><a class="code" href="unioninit__op.html">init_op</a> *op;
<a name="l00182"></a>00182     <span class="keywordtype">int</span> hw_wr;
<a name="l00183"></a>00183     u32 i, op_type, addr, len;
<a name="l00184"></a>00184     <span class="keyword">const</span> u32 *data, *data_base;
<a name="l00185"></a>00185 
<a name="l00186"></a>00186     <span class="comment">/* If empty block */</span>
<a name="l00187"></a>00187     <span class="keywordflow">if</span> (op_start == op_end)
<a name="l00188"></a>00188         <span class="keywordflow">return</span>;
<a name="l00189"></a>00189 
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (CHIP_REV_IS_FPGA(bp))
<a name="l00191"></a>00191         hw_wr = OP_WR_FPGA;
<a name="l00192"></a>00192     <span class="keywordflow">else</span> <span class="keywordflow">if</span> (CHIP_REV_IS_EMUL(bp))
<a name="l00193"></a>00193         hw_wr = OP_WR_EMUL;
<a name="l00194"></a>00194     <span class="keywordflow">else</span>
<a name="l00195"></a>00195         hw_wr = OP_WR_ASIC;
<a name="l00196"></a>00196 
<a name="l00197"></a>00197     data_base = INIT_DATA(bp);
<a name="l00198"></a>00198 
<a name="l00199"></a>00199     <span class="keywordflow">for</span> (i = op_start; i &lt; op_end; i++) {
<a name="l00200"></a>00200 
<a name="l00201"></a>00201         op = (<span class="keyword">union </span><a class="code" href="unioninit__op.html">init_op</a> *)&amp;(INIT_OPS(bp)[i]);
<a name="l00202"></a>00202 
<a name="l00203"></a>00203         op_type = op-&gt;str_wr.op;
<a name="l00204"></a>00204         addr = op-&gt;str_wr.offset;
<a name="l00205"></a>00205         len = op-&gt;str_wr.data_len;
<a name="l00206"></a>00206         data = data_base + op-&gt;str_wr.data_off;
<a name="l00207"></a>00207 
<a name="l00208"></a>00208         <span class="comment">/* HW/EMUL specific */</span>
<a name="l00209"></a>00209         <span class="keywordflow">if</span> ((op_type &gt; OP_WB) &amp;&amp; (op_type == hw_wr))
<a name="l00210"></a>00210             op_type = OP_WR;
<a name="l00211"></a>00211 
<a name="l00212"></a>00212         <span class="keywordflow">switch</span> (op_type) {
<a name="l00213"></a>00213         <span class="keywordflow">case</span> OP_RD:
<a name="l00214"></a>00214             REG_RD(bp, addr);
<a name="l00215"></a>00215             <span class="keywordflow">break</span>;
<a name="l00216"></a>00216         <span class="keywordflow">case</span> OP_WR:
<a name="l00217"></a>00217             REG_WR(bp, addr, op-&gt;write.val);
<a name="l00218"></a>00218             <span class="keywordflow">break</span>;
<a name="l00219"></a>00219         <span class="keywordflow">case</span> OP_SW:
<a name="l00220"></a>00220             bnx2x_init_str_wr(bp, addr, data, len);
<a name="l00221"></a>00221             <span class="keywordflow">break</span>;
<a name="l00222"></a>00222         <span class="keywordflow">case</span> OP_WB:
<a name="l00223"></a>00223             bnx2x_init_wr_wb(bp, addr, data, len);
<a name="l00224"></a>00224             <span class="keywordflow">break</span>;
<a name="l00225"></a>00225         <span class="keywordflow">case</span> OP_SI:
<a name="l00226"></a>00226             bnx2x_init_ind_wr(bp, addr, data, len);
<a name="l00227"></a>00227             <span class="keywordflow">break</span>;
<a name="l00228"></a>00228         <span class="keywordflow">case</span> OP_ZR:
<a name="l00229"></a>00229             bnx2x_init_fill(bp, addr, 0, op-&gt;zero.len);
<a name="l00230"></a>00230             <span class="keywordflow">break</span>;
<a name="l00231"></a>00231         <span class="keywordflow">case</span> OP_ZP:
<a name="l00232"></a>00232             bnx2x_init_wr_zp(bp, addr, len,
<a name="l00233"></a>00233                      op-&gt;str_wr.data_off);
<a name="l00234"></a>00234             <span class="keywordflow">break</span>;
<a name="l00235"></a>00235         <span class="keywordflow">case</span> OP_WR_64:
<a name="l00236"></a>00236             bnx2x_init_wr_64(bp, addr, data, len);
<a name="l00237"></a>00237             <span class="keywordflow">break</span>;
<a name="l00238"></a>00238         <span class="keywordflow">default</span>:
<a name="l00239"></a>00239             <span class="comment">/* happens whenever an op is of a diff HW */</span>
<a name="l00240"></a>00240             <span class="keywordflow">break</span>;
<a name="l00241"></a>00241         }
<a name="l00242"></a>00242     }
<a name="l00243"></a>00243 }
<a name="l00244"></a>00244 
<a name="l00245"></a>00245 
<a name="l00246"></a>00246 <span class="comment">/****************************************************************************</span>
<a name="l00247"></a>00247 <span class="comment">* PXP Arbiter</span>
<a name="l00248"></a>00248 <span class="comment">****************************************************************************/</span>
<a name="l00249"></a>00249 <span class="comment">/*</span>
<a name="l00250"></a>00250 <span class="comment"> * This code configures the PCI read/write arbiter</span>
<a name="l00251"></a>00251 <span class="comment"> * which implements a weighted round robin</span>
<a name="l00252"></a>00252 <span class="comment"> * between the virtual queues in the chip.</span>
<a name="l00253"></a>00253 <span class="comment"> *</span>
<a name="l00254"></a>00254 <span class="comment"> * The values were derived for each PCI max payload and max request size.</span>
<a name="l00255"></a>00255 <span class="comment"> * since max payload and max request size are only known at run time,</span>
<a name="l00256"></a>00256 <span class="comment"> * this is done as a separate init stage.</span>
<a name="l00257"></a>00257 <span class="comment"> */</span>
<a name="l00258"></a>00258 
<a name="l00259"></a>00259 <span class="preprocessor">#define NUM_WR_Q            13</span>
<a name="l00260"></a>00260 <span class="preprocessor"></span><span class="preprocessor">#define NUM_RD_Q            29</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span><span class="preprocessor">#define MAX_RD_ORD          3</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#define MAX_WR_ORD          2</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span>
<a name="l00264"></a>00264 <span class="comment">/* configuration for one arbiter queue */</span>
<a name="l00265"></a><a class="code" href="structarb__line.html">00265</a> <span class="keyword">struct </span><a class="code" href="structarb__line.html">arb_line</a> {
<a name="l00266"></a>00266     <span class="keywordtype">int</span> l;
<a name="l00267"></a>00267     <span class="keywordtype">int</span> add;
<a name="l00268"></a>00268     <span class="keywordtype">int</span> ubound;
<a name="l00269"></a>00269 };
<a name="l00270"></a>00270 
<a name="l00271"></a>00271 <span class="comment">/* derived configuration for each read queue for each max request size */</span>
<a name="l00272"></a>00272 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structarb__line.html">arb_line</a> read_arb_data[NUM_RD_Q][MAX_RD_ORD + 1] = {
<a name="l00273"></a>00273 <span class="comment">/* 1 */</span> { {8, 64, 25}, {16, 64, 25}, {32, 64, 25}, {64, 64, 41} },
<a name="l00274"></a>00274     { {4, 8,  4},  {4,  8,  4},  {4,  8,  4},  {4,  8,  4}  },
<a name="l00275"></a>00275     { {4, 3,  3},  {4,  3,  3},  {4,  3,  3},  {4,  3,  3}  },
<a name="l00276"></a>00276     { {8, 3,  6},  {16, 3,  11}, {16, 3,  11}, {16, 3,  11} },
<a name="l00277"></a>00277     { {8, 64, 25}, {16, 64, 25}, {32, 64, 25}, {64, 64, 41} },
<a name="l00278"></a>00278     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {64, 3,  41} },
<a name="l00279"></a>00279     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {64, 3,  41} },
<a name="l00280"></a>00280     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {64, 3,  41} },
<a name="l00281"></a>00281     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {64, 3,  41} },
<a name="l00282"></a>00282 <span class="comment">/* 10 */</span>{ {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00283"></a>00283     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00284"></a>00284     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00285"></a>00285     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00286"></a>00286     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00287"></a>00287     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00288"></a>00288     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00289"></a>00289     { {8, 64, 6},  {16, 64, 11}, {32, 64, 21}, {32, 64, 21} },
<a name="l00290"></a>00290     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00291"></a>00291     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00292"></a>00292 <span class="comment">/* 20 */</span>{ {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00293"></a>00293     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00294"></a>00294     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00295"></a>00295     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00296"></a>00296     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00297"></a>00297     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00298"></a>00298     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00299"></a>00299     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00300"></a>00300     { {8, 3,  6},  {16, 3,  11}, {32, 3,  21}, {32, 3,  21} },
<a name="l00301"></a>00301     { {8, 64, 25}, {16, 64, 41}, {32, 64, 81}, {64, 64, 120} }
<a name="l00302"></a>00302 };
<a name="l00303"></a>00303 
<a name="l00304"></a>00304 <span class="comment">/* derived configuration for each write queue for each max request size */</span>
<a name="l00305"></a>00305 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structarb__line.html">arb_line</a> write_arb_data[NUM_WR_Q][MAX_WR_ORD + 1] = {
<a name="l00306"></a>00306 <span class="comment">/* 1 */</span> { {4, 6,  3},  {4,  6,  3},  {4,  6,  3} },
<a name="l00307"></a>00307     { {4, 2,  3},  {4,  2,  3},  {4,  2,  3} },
<a name="l00308"></a>00308     { {8, 2,  6},  {16, 2,  11}, {16, 2,  11} },
<a name="l00309"></a>00309     { {8, 2,  6},  {16, 2,  11}, {32, 2,  21} },
<a name="l00310"></a>00310     { {8, 2,  6},  {16, 2,  11}, {32, 2,  21} },
<a name="l00311"></a>00311     { {8, 2,  6},  {16, 2,  11}, {32, 2,  21} },
<a name="l00312"></a>00312     { {8, 64, 25}, {16, 64, 25}, {32, 64, 25} },
<a name="l00313"></a>00313     { {8, 2,  6},  {16, 2,  11}, {16, 2,  11} },
<a name="l00314"></a>00314     { {8, 2,  6},  {16, 2,  11}, {16, 2,  11} },
<a name="l00315"></a>00315 <span class="comment">/* 10 */</span>{ {8, 9,  6},  {16, 9,  11}, {32, 9,  21} },
<a name="l00316"></a>00316     { {8, 47, 19}, {16, 47, 19}, {32, 47, 21} },
<a name="l00317"></a>00317     { {8, 9,  6},  {16, 9,  11}, {16, 9,  11} },
<a name="l00318"></a>00318     { {8, 64, 25}, {16, 64, 41}, {32, 64, 81} }
<a name="l00319"></a>00319 };
<a name="l00320"></a>00320 
<a name="l00321"></a>00321 <span class="comment">/* register addresses for read queues */</span>
<a name="l00322"></a>00322 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structarb__line.html">arb_line</a> read_arb_addr[NUM_RD_Q-1] = {
<a name="l00323"></a>00323 <span class="comment">/* 1 */</span> {PXP2_REG_RQ_BW_RD_L0, PXP2_REG_RQ_BW_RD_ADD0,
<a name="l00324"></a>00324         PXP2_REG_RQ_BW_RD_UBOUND0},
<a name="l00325"></a>00325     {PXP2_REG_PSWRQ_BW_L1, PXP2_REG_PSWRQ_BW_ADD1,
<a name="l00326"></a>00326         PXP2_REG_PSWRQ_BW_UB1},
<a name="l00327"></a>00327     {PXP2_REG_PSWRQ_BW_L2, PXP2_REG_PSWRQ_BW_ADD2,
<a name="l00328"></a>00328         PXP2_REG_PSWRQ_BW_UB2},
<a name="l00329"></a>00329     {PXP2_REG_PSWRQ_BW_L3, PXP2_REG_PSWRQ_BW_ADD3,
<a name="l00330"></a>00330         PXP2_REG_PSWRQ_BW_UB3},
<a name="l00331"></a>00331     {PXP2_REG_RQ_BW_RD_L4, PXP2_REG_RQ_BW_RD_ADD4,
<a name="l00332"></a>00332         PXP2_REG_RQ_BW_RD_UBOUND4},
<a name="l00333"></a>00333     {PXP2_REG_RQ_BW_RD_L5, PXP2_REG_RQ_BW_RD_ADD5,
<a name="l00334"></a>00334         PXP2_REG_RQ_BW_RD_UBOUND5},
<a name="l00335"></a>00335     {PXP2_REG_PSWRQ_BW_L6, PXP2_REG_PSWRQ_BW_ADD6,
<a name="l00336"></a>00336         PXP2_REG_PSWRQ_BW_UB6},
<a name="l00337"></a>00337     {PXP2_REG_PSWRQ_BW_L7, PXP2_REG_PSWRQ_BW_ADD7,
<a name="l00338"></a>00338         PXP2_REG_PSWRQ_BW_UB7},
<a name="l00339"></a>00339     {PXP2_REG_PSWRQ_BW_L8, PXP2_REG_PSWRQ_BW_ADD8,
<a name="l00340"></a>00340         PXP2_REG_PSWRQ_BW_UB8},
<a name="l00341"></a>00341 <span class="comment">/* 10 */</span>{PXP2_REG_PSWRQ_BW_L9, PXP2_REG_PSWRQ_BW_ADD9,
<a name="l00342"></a>00342         PXP2_REG_PSWRQ_BW_UB9},
<a name="l00343"></a>00343     {PXP2_REG_PSWRQ_BW_L10, PXP2_REG_PSWRQ_BW_ADD10,
<a name="l00344"></a>00344         PXP2_REG_PSWRQ_BW_UB10},
<a name="l00345"></a>00345     {PXP2_REG_PSWRQ_BW_L11, PXP2_REG_PSWRQ_BW_ADD11,
<a name="l00346"></a>00346         PXP2_REG_PSWRQ_BW_UB11},
<a name="l00347"></a>00347     {PXP2_REG_RQ_BW_RD_L12, PXP2_REG_RQ_BW_RD_ADD12,
<a name="l00348"></a>00348         PXP2_REG_RQ_BW_RD_UBOUND12},
<a name="l00349"></a>00349     {PXP2_REG_RQ_BW_RD_L13, PXP2_REG_RQ_BW_RD_ADD13,
<a name="l00350"></a>00350         PXP2_REG_RQ_BW_RD_UBOUND13},
<a name="l00351"></a>00351     {PXP2_REG_RQ_BW_RD_L14, PXP2_REG_RQ_BW_RD_ADD14,
<a name="l00352"></a>00352         PXP2_REG_RQ_BW_RD_UBOUND14},
<a name="l00353"></a>00353     {PXP2_REG_RQ_BW_RD_L15, PXP2_REG_RQ_BW_RD_ADD15,
<a name="l00354"></a>00354         PXP2_REG_RQ_BW_RD_UBOUND15},
<a name="l00355"></a>00355     {PXP2_REG_RQ_BW_RD_L16, PXP2_REG_RQ_BW_RD_ADD16,
<a name="l00356"></a>00356         PXP2_REG_RQ_BW_RD_UBOUND16},
<a name="l00357"></a>00357     {PXP2_REG_RQ_BW_RD_L17, PXP2_REG_RQ_BW_RD_ADD17,
<a name="l00358"></a>00358         PXP2_REG_RQ_BW_RD_UBOUND17},
<a name="l00359"></a>00359     {PXP2_REG_RQ_BW_RD_L18, PXP2_REG_RQ_BW_RD_ADD18,
<a name="l00360"></a>00360         PXP2_REG_RQ_BW_RD_UBOUND18},
<a name="l00361"></a>00361 <span class="comment">/* 20 */</span>{PXP2_REG_RQ_BW_RD_L19, PXP2_REG_RQ_BW_RD_ADD19,
<a name="l00362"></a>00362         PXP2_REG_RQ_BW_RD_UBOUND19},
<a name="l00363"></a>00363     {PXP2_REG_RQ_BW_RD_L20, PXP2_REG_RQ_BW_RD_ADD20,
<a name="l00364"></a>00364         PXP2_REG_RQ_BW_RD_UBOUND20},
<a name="l00365"></a>00365     {PXP2_REG_RQ_BW_RD_L22, PXP2_REG_RQ_BW_RD_ADD22,
<a name="l00366"></a>00366         PXP2_REG_RQ_BW_RD_UBOUND22},
<a name="l00367"></a>00367     {PXP2_REG_RQ_BW_RD_L23, PXP2_REG_RQ_BW_RD_ADD23,
<a name="l00368"></a>00368         PXP2_REG_RQ_BW_RD_UBOUND23},
<a name="l00369"></a>00369     {PXP2_REG_RQ_BW_RD_L24, PXP2_REG_RQ_BW_RD_ADD24,
<a name="l00370"></a>00370         PXP2_REG_RQ_BW_RD_UBOUND24},
<a name="l00371"></a>00371     {PXP2_REG_RQ_BW_RD_L25, PXP2_REG_RQ_BW_RD_ADD25,
<a name="l00372"></a>00372         PXP2_REG_RQ_BW_RD_UBOUND25},
<a name="l00373"></a>00373     {PXP2_REG_RQ_BW_RD_L26, PXP2_REG_RQ_BW_RD_ADD26,
<a name="l00374"></a>00374         PXP2_REG_RQ_BW_RD_UBOUND26},
<a name="l00375"></a>00375     {PXP2_REG_RQ_BW_RD_L27, PXP2_REG_RQ_BW_RD_ADD27,
<a name="l00376"></a>00376         PXP2_REG_RQ_BW_RD_UBOUND27},
<a name="l00377"></a>00377     {PXP2_REG_PSWRQ_BW_L28, PXP2_REG_PSWRQ_BW_ADD28,
<a name="l00378"></a>00378         PXP2_REG_PSWRQ_BW_UB28}
<a name="l00379"></a>00379 };
<a name="l00380"></a>00380 
<a name="l00381"></a>00381 <span class="comment">/* register addresses for write queues */</span>
<a name="l00382"></a>00382 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span><a class="code" href="structarb__line.html">arb_line</a> write_arb_addr[NUM_WR_Q-1] = {
<a name="l00383"></a>00383 <span class="comment">/* 1 */</span> {PXP2_REG_PSWRQ_BW_L1, PXP2_REG_PSWRQ_BW_ADD1,
<a name="l00384"></a>00384         PXP2_REG_PSWRQ_BW_UB1},
<a name="l00385"></a>00385     {PXP2_REG_PSWRQ_BW_L2, PXP2_REG_PSWRQ_BW_ADD2,
<a name="l00386"></a>00386         PXP2_REG_PSWRQ_BW_UB2},
<a name="l00387"></a>00387     {PXP2_REG_PSWRQ_BW_L3, PXP2_REG_PSWRQ_BW_ADD3,
<a name="l00388"></a>00388         PXP2_REG_PSWRQ_BW_UB3},
<a name="l00389"></a>00389     {PXP2_REG_PSWRQ_BW_L6, PXP2_REG_PSWRQ_BW_ADD6,
<a name="l00390"></a>00390         PXP2_REG_PSWRQ_BW_UB6},
<a name="l00391"></a>00391     {PXP2_REG_PSWRQ_BW_L7, PXP2_REG_PSWRQ_BW_ADD7,
<a name="l00392"></a>00392         PXP2_REG_PSWRQ_BW_UB7},
<a name="l00393"></a>00393     {PXP2_REG_PSWRQ_BW_L8, PXP2_REG_PSWRQ_BW_ADD8,
<a name="l00394"></a>00394         PXP2_REG_PSWRQ_BW_UB8},
<a name="l00395"></a>00395     {PXP2_REG_PSWRQ_BW_L9, PXP2_REG_PSWRQ_BW_ADD9,
<a name="l00396"></a>00396         PXP2_REG_PSWRQ_BW_UB9},
<a name="l00397"></a>00397     {PXP2_REG_PSWRQ_BW_L10, PXP2_REG_PSWRQ_BW_ADD10,
<a name="l00398"></a>00398         PXP2_REG_PSWRQ_BW_UB10},
<a name="l00399"></a>00399     {PXP2_REG_PSWRQ_BW_L11, PXP2_REG_PSWRQ_BW_ADD11,
<a name="l00400"></a>00400         PXP2_REG_PSWRQ_BW_UB11},
<a name="l00401"></a>00401 <span class="comment">/* 10 */</span>{PXP2_REG_PSWRQ_BW_L28, PXP2_REG_PSWRQ_BW_ADD28,
<a name="l00402"></a>00402         PXP2_REG_PSWRQ_BW_UB28},
<a name="l00403"></a>00403     {PXP2_REG_RQ_BW_WR_L29, PXP2_REG_RQ_BW_WR_ADD29,
<a name="l00404"></a>00404         PXP2_REG_RQ_BW_WR_UBOUND29},
<a name="l00405"></a>00405     {PXP2_REG_RQ_BW_WR_L30, PXP2_REG_RQ_BW_WR_ADD30,
<a name="l00406"></a>00406         PXP2_REG_RQ_BW_WR_UBOUND30}
<a name="l00407"></a>00407 };
<a name="l00408"></a>00408 
<a name="l00409"></a>00409 <span class="keyword">static</span> <span class="keywordtype">void</span> bnx2x_init_pxp_arb(<span class="keyword">struct</span> <a class="code" href="structbnx2x.html">bnx2x</a> *bp, <span class="keywordtype">int</span> r_order, <span class="keywordtype">int</span> w_order)
<a name="l00410"></a>00410 {
<a name="l00411"></a>00411     u32 val, i;
<a name="l00412"></a>00412 
<a name="l00413"></a>00413     <span class="keywordflow">if</span> (r_order &gt; MAX_RD_ORD) {
<a name="l00414"></a>00414         DP(NETIF_MSG_HW, <span class="stringliteral">&quot;read order of %d  order adjusted to %d\n&quot;</span>,
<a name="l00415"></a>00415            r_order, MAX_RD_ORD);
<a name="l00416"></a>00416         r_order = MAX_RD_ORD;
<a name="l00417"></a>00417     }
<a name="l00418"></a>00418     <span class="keywordflow">if</span> (w_order &gt; MAX_WR_ORD) {
<a name="l00419"></a>00419         DP(NETIF_MSG_HW, <span class="stringliteral">&quot;write order of %d  order adjusted to %d\n&quot;</span>,
<a name="l00420"></a>00420            w_order, MAX_WR_ORD);
<a name="l00421"></a>00421         w_order = MAX_WR_ORD;
<a name="l00422"></a>00422     }
<a name="l00423"></a>00423     <span class="keywordflow">if</span> (CHIP_REV_IS_FPGA(bp)) {
<a name="l00424"></a>00424         DP(NETIF_MSG_HW, <span class="stringliteral">&quot;write order adjusted to 1 for FPGA\n&quot;</span>);
<a name="l00425"></a>00425         w_order = 0;
<a name="l00426"></a>00426     }
<a name="l00427"></a>00427     DP(NETIF_MSG_HW, <span class="stringliteral">&quot;read order %d  write order %d\n&quot;</span>, r_order, w_order);
<a name="l00428"></a>00428 
<a name="l00429"></a>00429     <span class="keywordflow">for</span> (i = 0; i &lt; NUM_RD_Q-1; i++) {
<a name="l00430"></a>00430         REG_WR(bp, read_arb_addr[i].l, read_arb_data[i][r_order].l);
<a name="l00431"></a>00431         REG_WR(bp, read_arb_addr[i].add,
<a name="l00432"></a>00432                read_arb_data[i][r_order].add);
<a name="l00433"></a>00433         REG_WR(bp, read_arb_addr[i].ubound,
<a name="l00434"></a>00434                read_arb_data[i][r_order].ubound);
<a name="l00435"></a>00435     }
<a name="l00436"></a>00436 
<a name="l00437"></a>00437     <span class="keywordflow">for</span> (i = 0; i &lt; NUM_WR_Q-1; i++) {
<a name="l00438"></a>00438         <span class="keywordflow">if</span> ((write_arb_addr[i].l == PXP2_REG_RQ_BW_WR_L29) ||
<a name="l00439"></a>00439             (write_arb_addr[i].l == PXP2_REG_RQ_BW_WR_L30)) {
<a name="l00440"></a>00440 
<a name="l00441"></a>00441             REG_WR(bp, write_arb_addr[i].l,
<a name="l00442"></a>00442                    write_arb_data[i][w_order].l);
<a name="l00443"></a>00443 
<a name="l00444"></a>00444             REG_WR(bp, write_arb_addr[i].add,
<a name="l00445"></a>00445                    write_arb_data[i][w_order].add);
<a name="l00446"></a>00446 
<a name="l00447"></a>00447             REG_WR(bp, write_arb_addr[i].ubound,
<a name="l00448"></a>00448                    write_arb_data[i][w_order].ubound);
<a name="l00449"></a>00449         } <span class="keywordflow">else</span> {
<a name="l00450"></a>00450 
<a name="l00451"></a>00451             val = REG_RD(bp, write_arb_addr[i].l);
<a name="l00452"></a>00452             REG_WR(bp, write_arb_addr[i].l,
<a name="l00453"></a>00453                    val | (write_arb_data[i][w_order].l &lt;&lt; 10));
<a name="l00454"></a>00454 
<a name="l00455"></a>00455             val = REG_RD(bp, write_arb_addr[i].add);
<a name="l00456"></a>00456             REG_WR(bp, write_arb_addr[i].add,
<a name="l00457"></a>00457                    val | (write_arb_data[i][w_order].add &lt;&lt; 10));
<a name="l00458"></a>00458 
<a name="l00459"></a>00459             val = REG_RD(bp, write_arb_addr[i].ubound);
<a name="l00460"></a>00460             REG_WR(bp, write_arb_addr[i].ubound,
<a name="l00461"></a>00461                    val | (write_arb_data[i][w_order].ubound &lt;&lt; 7));
<a name="l00462"></a>00462         }
<a name="l00463"></a>00463     }
<a name="l00464"></a>00464 
<a name="l00465"></a>00465     val =  write_arb_data[NUM_WR_Q-1][w_order].add;
<a name="l00466"></a>00466     val += write_arb_data[NUM_WR_Q-1][w_order].ubound &lt;&lt; 10;
<a name="l00467"></a>00467     val += write_arb_data[NUM_WR_Q-1][w_order].l &lt;&lt; 17;
<a name="l00468"></a>00468     REG_WR(bp, PXP2_REG_PSWRQ_BW_RD, val);
<a name="l00469"></a>00469 
<a name="l00470"></a>00470     val =  read_arb_data[NUM_RD_Q-1][r_order].add;
<a name="l00471"></a>00471     val += read_arb_data[NUM_RD_Q-1][r_order].ubound &lt;&lt; 10;
<a name="l00472"></a>00472     val += read_arb_data[NUM_RD_Q-1][r_order].l &lt;&lt; 17;
<a name="l00473"></a>00473     REG_WR(bp, PXP2_REG_PSWRQ_BW_WR, val);
<a name="l00474"></a>00474 
<a name="l00475"></a>00475     REG_WR(bp, PXP2_REG_RQ_WR_MBS0, w_order);
<a name="l00476"></a>00476     REG_WR(bp, PXP2_REG_RQ_WR_MBS1, w_order);
<a name="l00477"></a>00477     REG_WR(bp, PXP2_REG_RQ_RD_MBS0, r_order);
<a name="l00478"></a>00478     REG_WR(bp, PXP2_REG_RQ_RD_MBS1, r_order);
<a name="l00479"></a>00479 
<a name="l00480"></a>00480     <span class="keywordflow">if</span> (r_order == MAX_RD_ORD)
<a name="l00481"></a>00481         REG_WR(bp, PXP2_REG_RQ_PDR_LIMIT, 0xe00);
<a name="l00482"></a>00482 
<a name="l00483"></a>00483     REG_WR(bp, PXP2_REG_WR_USDMDP_TH, (0x18 &lt;&lt; w_order));
<a name="l00484"></a>00484 
<a name="l00485"></a>00485     <span class="keywordflow">if</span> (CHIP_IS_E1H(bp)) {
<a name="l00486"></a>00486         <span class="comment">/*    MPS      w_order     optimal TH      presently TH</span>
<a name="l00487"></a>00487 <span class="comment">         *    128         0             0               2</span>
<a name="l00488"></a>00488 <span class="comment">         *    256         1             1               3</span>
<a name="l00489"></a>00489 <span class="comment">         *    &gt;=512       2             2               3</span>
<a name="l00490"></a>00490 <span class="comment">         */</span>
<a name="l00491"></a>00491         val = ((w_order == 0) ? 2 : 3);
<a name="l00492"></a>00492         REG_WR(bp, PXP2_REG_WR_HC_MPS, val);
<a name="l00493"></a>00493         REG_WR(bp, PXP2_REG_WR_USDM_MPS, val);
<a name="l00494"></a>00494         REG_WR(bp, PXP2_REG_WR_CSDM_MPS, val);
<a name="l00495"></a>00495         REG_WR(bp, PXP2_REG_WR_TSDM_MPS, val);
<a name="l00496"></a>00496         REG_WR(bp, PXP2_REG_WR_XSDM_MPS, val);
<a name="l00497"></a>00497         REG_WR(bp, PXP2_REG_WR_QM_MPS, val);
<a name="l00498"></a>00498         REG_WR(bp, PXP2_REG_WR_TM_MPS, val);
<a name="l00499"></a>00499         REG_WR(bp, PXP2_REG_WR_SRC_MPS, val);
<a name="l00500"></a>00500         REG_WR(bp, PXP2_REG_WR_DBG_MPS, val);
<a name="l00501"></a>00501         REG_WR(bp, PXP2_REG_WR_DMAE_MPS, 2); <span class="comment">/* DMAE is special */</span>
<a name="l00502"></a>00502         REG_WR(bp, PXP2_REG_WR_CDU_MPS, val);
<a name="l00503"></a>00503     }
<a name="l00504"></a>00504 }
<a name="l00505"></a>00505 
<a name="l00506"></a>00506 <span class="preprocessor">#endif </span><span class="comment">/* BNX2X_INIT_OPS_H */</span>
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:20 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
