# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ratatouille_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/Motores.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Motores
# -- Compiling architecture BEHAVIOR of Motores
# vcom -93 -work work {C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/temporizador_doble.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity temporizador_doble
# -- Compiling architecture Behavioral of temporizador_doble
# 
# vcom -93 -work work {C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/tb_Control_Motores.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Control_Motores
# -- Compiling architecture behavior of tb_Control_Motores
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  tb_Control_Motores
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_Control_Motores 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_control_motores(behavior)
# ** Warning: (vsim-3473) Component instance "uut : PRUEBA_Control_Motores" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /tb_control_motores File: C:/Users/monig/Documents/proyecto_laberinto/Ratatouille/Motores/tb_Control_Motores.vhd
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 sec
# ** Note: MD0: '0', MI0: '0', MD1: '0', MI1: '0'
#    Time: 0 ps  Iteration: 0  Instance: /tb_control_motores
# WARNING: No extended dataflow license exists
