{:input (genetic.crossover/dumb-crossover 1140888809 (genetic.mutation/change-constant-value 1065796970 (genetic.representation/genetic-representation "examples/58294.9C38484.blif")) (genetic.mutation/change-constant-value 226141308 (genetic.representation/genetic-representation "examples/58294.9C38484.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_3, \\wire:missing_edge , wire6_10);\n  wire \\:missing_edge ;\n  input wire0_3;\n  wire wire0_3;\n  wire wire2;\n  wire wire3_4;\n  wire wire4_3;\n  input wire6_10;\n  wire wire6_10;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire3_4 = 4'h8 >> { wire0_3, wire4_3 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire6_10, \\wire:missing_edge  };\n  assign wire2 = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire4_3 = wire3_4;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/B0172F4F.v:3.1-22.10\" *)\nmodule postsynth(wire0_3, \\wire:missing_edge , wire6_10);\n  (* src = \"/tmp/fuzzmount731121EF/B0172F4F.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/B0172F4F.v:5.9-5.16\" *)\n  input wire0_3;\n  wire wire0_3;\n  (* src = \"/tmp/fuzzmount731121EF/B0172F4F.v:7.8-7.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount731121EF/B0172F4F.v:10.9-10.17\" *)\n  input wire6_10;\n  wire wire6_10;\n  (* src = \"/tmp/fuzzmount731121EF/B0172F4F.v:12.9-12.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire2 = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 15:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx/src/top.v'.\nSBY 15:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] Copy '/tmp/fuzzmount731121EF/B0172F4F.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx/src/B0172F4F.v'.\nSBY 15:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] Copy '/tmp/fuzzmount731121EF/B0172F4F.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx/src/B0172F4F.post.v'.\nSBY 15:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] engine_0: abc pdr\nSBY 15:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount731121EF/B0172F4F.v:15$17_Y [0] between cell $shr$/tmp/fuzzmount731121EF/B0172F4F.v:15$17.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 15:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 15:39:37 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 15:39:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] base: finished (returncode=0)\nSBY 15:39:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:39:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY 15:39:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY 15:39:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] aig: finished (returncode=0)\nSBY 15:39:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:39:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:39:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] engine_0: Warning: The network has no constraints.\nSBY 15:39:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:39:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] engine_0: finished (returncode=0)\nSBY 15:39:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] engine_0: Status returned by engine: FAIL\nSBY 15:39:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY 15:39:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:39:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:39:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx'.\nSBY 15:39:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsnuxo5rx] DONE (FAIL, rc=2)\n", :err ""}}}