Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 22 14:15:43 2020
| Host         : ASUS-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CountDownTimer_control_sets_placed.rpt
| Design       : CountDownTimer
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            9 |
| No           | No                    | Yes                    |               5 |            1 |
| No           | Yes                   | No                     |              46 |           27 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+
|            Clock Signal           |                  Enable Signal                 |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-----------------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+
|  control_unit/runFlag_reg_i_1_n_0 |                                                |                                                |                1 |              1 |
|  clk_IBUF_BUFG                    | pulse_generator/E[0]                           | reset_module/s_reset                           |                1 |              4 |
|  clk_IBUF_BUFG                    | pulse_generator/s_btnDown_reg_0[0]             | reset_module/s_reset                           |                2 |              4 |
|  clk_IBUF_BUFG                    |                                                | reset_module/s_shiftReg[4]_i_1_n_0             |                1 |              5 |
|  clk_IBUF_BUFG                    | set_but_debouncer/s_debounceCnt[23]_i_2__0_n_0 | set_but_debouncer/s_debounceCnt[23]_i_1__0_n_0 |                2 |              8 |
|  clk_IBUF_BUFG                    | start_but_debouncer/s_debounceCnt[23]_i_2_n_0  | start_but_debouncer/p_1_in0                    |                3 |              8 |
|  clk_IBUF_BUFG                    |                                                | reset_module/s_reset                           |                4 |             12 |
|  clk_IBUF_BUFG                    |                                                |                                                |                8 |             13 |
|  clk_IBUF_BUFG                    | set_but_debouncer/s_debounceCnt[22]_i_2__0_n_0 | set_but_debouncer/s_debounceCnt[22]_i_1__0_n_0 |                7 |             16 |
|  clk_IBUF_BUFG                    | start_but_debouncer/p_2_in                     | start_but_debouncer/s_debounceCnt[22]_i_1_n_0  |                7 |             16 |
|  clk_IBUF_BUFG                    |                                                | pulse_generator/pulseDisplay_i_1_n_0           |               23 |             34 |
+-----------------------------------+------------------------------------------------+------------------------------------------------+------------------+----------------+


