Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec 11 23:24:00 2024
| Host         : DESKTOP-ThD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SCPU_TOP_control_sets_placed.rpt
| Design       : SCPU_TOP
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   117 |
|    Minimum number of control sets                        |   117 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   708 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   117 |
| >= 0 to < 4        |    97 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             478 |          123 |
| No           | No                    | Yes                    |            1178 |          479 |
| No           | Yes                   | No                     |              98 |           60 |
| Yes          | No                    | No                     |              64 |           41 |
| Yes          | No                    | Yes                    |              34 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------+---------------------------------+------------------+----------------+
|           Clock Signal           | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------------------------+---------------+---------------------------------+------------------+----------------+
|  U_RF/rf_reg[31][13]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][13]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][15]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][15]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][11]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][11]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][14]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][14]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][19]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][19]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][12]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][12]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][18]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][18]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][20]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][20]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][10]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][10]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][1]_LDC_i_1_n_0  |               | U_RF/rf_reg[31][1]_LDC_i_2_n_0  |                1 |              1 |
|  U_RF/rf_reg[31][17]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][17]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][16]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][16]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][22]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][22]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][23]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][23]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][21]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][21]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][24]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][24]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][26]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][26]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][25]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][25]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][30]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][30]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][29]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][29]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][28]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][28]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][2]_LDC_i_1_n_0  |               | U_RF/rf_reg[31][2]_LDC_i_2_n_0  |                1 |              1 |
|  U_RF/rf_reg[31][3]_LDC_i_1_n_0  |               | U_RF/rf_reg[31][3]_LDC_i_2_n_0  |                1 |              1 |
|  U_RF/rf_reg[31][4]_LDC_i_1_n_0  |               | U_RF/rf_reg[31][4]_LDC_i_2_n_0  |                1 |              1 |
|  U_RF/rf_reg[31][31]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][31]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][27]_LDC_i_1_n_0 |               | U_RF/rf_reg[31][27]_LDC_i_2_n_0 |                1 |              1 |
|  U_RF/rf_reg[31][9]_LDC_i_1_n_0  |               | U_RF/rf_reg[31][9]_LDC_i_2_n_0  |                1 |              1 |
|  U_RF/rf_reg[31][6]_LDC_i_1_n_0  |               | U_RF/rf_reg[31][6]_LDC_i_2_n_0  |                1 |              1 |
|  U_RF/rf_reg[31][5]_LDC_i_1_n_0  |               | U_RF/rf_reg[31][5]_LDC_i_2_n_0  |                1 |              1 |
|  U_RF/rf_reg[31][7]_LDC_i_1_n_0  |               | U_RF/rf_reg[31][7]_LDC_i_2_n_0  |                1 |              1 |
|  U_RF/rf_reg[31][8]_LDC_i_1_n_0  |               | U_RF/rf_reg[31][8]_LDC_i_2_n_0  |                1 |              1 |
|  U_RF/rf_reg[31][0]_LDC_i_1_n_0  |               | U_RF/rf_reg[31][0]_LDC_i_2_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][0]_LDC_i_1_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][17]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][13]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][0]_LDC_i_2_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][18]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][15]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][11]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][14]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][16]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][19]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][19]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][12]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][18]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][10]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][11]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][1]_LDC_i_2_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][20]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][20]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][14]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][10]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][15]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][13]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][1]_LDC_i_1_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][17]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][16]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][12]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][21]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][22]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][22]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][23]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][21]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][23]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][24]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][24]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][25]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][26]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][25]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][29]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][30]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][28]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][26]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][31]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][29]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][28]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][2]_LDC_i_2_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][2]_LDC_i_1_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][3]_LDC_i_1_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][30]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][3]_LDC_i_2_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][4]_LDC_i_1_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][31]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][27]_LDC_i_1_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][4]_LDC_i_2_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][27]_LDC_i_2_n_0 |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][9]_LDC_i_1_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][6]_LDC_i_1_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][8]_LDC_i_2_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][7]_LDC_i_2_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][5]_LDC_i_2_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][6]_LDC_i_2_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][9]_LDC_i_2_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][5]_LDC_i_1_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][7]_LDC_i_1_n_0  |                1 |              1 |
|  Clk_CPU_BUFG                    |               | U_RF/rf_reg[31][8]_LDC_i_1_n_0  |                1 |              1 |
|  u_seg7x16/seg7_clk              |               | U_RF/rstn                       |                1 |              3 |
|  Clk_CPU_BUFG                    | p_0_in        | U_RF/rstn                       |                1 |              4 |
|  Clk_CPU_BUFG                    |               | U_DM/dmem[0][7]_i_1_n_0         |                2 |              6 |
|  Clk_CPU_BUFG                    |               | U_DM/dmem[1][7]_i_1_n_0         |                2 |              6 |
|  Clk_CPU_BUFG                    |               | U_DM/dmem[3][7]_i_1_n_0         |                2 |              6 |
|  Clk_CPU_BUFG                    |               | U_DM/dmem[6][7]_i_1_n_0         |                2 |              6 |
|  Clk_CPU_BUFG                    |               | U_DM/dmem[5][7]_i_1_n_0         |                4 |              6 |
|  Clk_CPU_BUFG                    |               | U_DM/dmem[7][7]_i_1_n_0         |                2 |              6 |
|  Clk_CPU_BUFG                    | sw_i_IBUF[0]  | U_RF/rstn                       |                2 |              6 |
|  Clk_CPU_BUFG                    |               | U_DM/dmem[2][7]_i_1_n_0         |                2 |              6 |
|  Clk_CPU_BUFG                    |               | U_DM/dmem[10][7]_i_1_n_0        |                4 |              8 |
|  Clk_CPU_BUFG                    |               | U_DM/dmem[8][7]_i_1_n_0         |                4 |              8 |
|  Clk_CPU_BUFG                    |               | U_DM/dmem[9][7]_i_1_n_0         |                4 |              8 |
|  Clk_CPU_BUFG                    | sw_i_IBUF[13] | U_RF/rstn                       |                2 |              8 |
|  Clk_CPU_BUFG                    | sw_i_IBUF[11] | U_RF/rstn                       |                7 |             16 |
|  Clk_CPU_BUFG                    | reg_data      |                                 |               25 |             32 |
|  Clk_CPU_BUFG                    | rstn_IBUF     |                                 |               16 |             32 |
| ~sw_i_IBUF_BUFG[4]               |               |                                 |                8 |             32 |
|  clk_IBUF_BUFG                   |               | U_RF/rstn                       |               34 |            115 |
|  Clk_CPU_BUFG                    |               |                                 |              115 |            446 |
|  Clk_CPU_BUFG                    |               | U_RF/rstn                       |              380 |            996 |
+----------------------------------+---------------+---------------------------------+------------------+----------------+


