// SPDX-License-Identifier: MIT
// Copyright (C) 2018-present iced project and contributors

// ‚ö†Ô∏èThis file was generated by GENERATOR!ü¶π‚Äç‚ôÇÔ∏è

#pragma once
#ifndef ICED_X86_ENCODER_OP_KIND_TABLES_HPP
#define ICED_X86_ENCODER_OP_KIND_TABLES_HPP

#include "iced_x86/op_code_operand_kind.hpp"
#include <array>

namespace iced_x86::internal {


inline constexpr std::array<iced_x86::OpCodeOperandKind, 76> LEGACY_OP_KINDS = {{
	iced_x86::OpCodeOperandKind::NONE,
	iced_x86::OpCodeOperandKind::FARBR2_2,
	iced_x86::OpCodeOperandKind::FARBR4_2,
	iced_x86::OpCodeOperandKind::MEM_OFFS,
	iced_x86::OpCodeOperandKind::MEM,
	iced_x86::OpCodeOperandKind::MEM_MPX,
	iced_x86::OpCodeOperandKind::MEM_MIB,
	iced_x86::OpCodeOperandKind::R8_OR_MEM,
	iced_x86::OpCodeOperandKind::R16_OR_MEM,
	iced_x86::OpCodeOperandKind::R32_OR_MEM,
	iced_x86::OpCodeOperandKind::R32_OR_MEM_MPX,
	iced_x86::OpCodeOperandKind::R64_OR_MEM,
	iced_x86::OpCodeOperandKind::R64_OR_MEM_MPX,
	iced_x86::OpCodeOperandKind::MM_OR_MEM,
	iced_x86::OpCodeOperandKind::XMM_OR_MEM,
	iced_x86::OpCodeOperandKind::BND_OR_MEM_MPX,
	iced_x86::OpCodeOperandKind::R8_REG,
	iced_x86::OpCodeOperandKind::R8_OPCODE,
	iced_x86::OpCodeOperandKind::R16_REG,
	iced_x86::OpCodeOperandKind::R16_REG_MEM,
	iced_x86::OpCodeOperandKind::R16_RM,
	iced_x86::OpCodeOperandKind::R16_OPCODE,
	iced_x86::OpCodeOperandKind::R32_REG,
	iced_x86::OpCodeOperandKind::R32_REG_MEM,
	iced_x86::OpCodeOperandKind::R32_RM,
	iced_x86::OpCodeOperandKind::R32_OPCODE,
	iced_x86::OpCodeOperandKind::R64_REG,
	iced_x86::OpCodeOperandKind::R64_REG_MEM,
	iced_x86::OpCodeOperandKind::R64_RM,
	iced_x86::OpCodeOperandKind::R64_OPCODE,
	iced_x86::OpCodeOperandKind::SEG_REG,
	iced_x86::OpCodeOperandKind::MM_REG,
	iced_x86::OpCodeOperandKind::MM_RM,
	iced_x86::OpCodeOperandKind::XMM_REG,
	iced_x86::OpCodeOperandKind::XMM_RM,
	iced_x86::OpCodeOperandKind::CR_REG,
	iced_x86::OpCodeOperandKind::DR_REG,
	iced_x86::OpCodeOperandKind::TR_REG,
	iced_x86::OpCodeOperandKind::BND_REG,
	iced_x86::OpCodeOperandKind::ES,
	iced_x86::OpCodeOperandKind::CS,
	iced_x86::OpCodeOperandKind::SS,
	iced_x86::OpCodeOperandKind::DS,
	iced_x86::OpCodeOperandKind::FS,
	iced_x86::OpCodeOperandKind::GS,
	iced_x86::OpCodeOperandKind::AL,
	iced_x86::OpCodeOperandKind::CL,
	iced_x86::OpCodeOperandKind::AX,
	iced_x86::OpCodeOperandKind::DX,
	iced_x86::OpCodeOperandKind::EAX,
	iced_x86::OpCodeOperandKind::RAX,
	iced_x86::OpCodeOperandKind::ST0,
	iced_x86::OpCodeOperandKind::STI_OPCODE,
	iced_x86::OpCodeOperandKind::IMM8,
	iced_x86::OpCodeOperandKind::IMM8_CONST_1,
	iced_x86::OpCodeOperandKind::IMM8SEX16,
	iced_x86::OpCodeOperandKind::IMM8SEX32,
	iced_x86::OpCodeOperandKind::IMM8SEX64,
	iced_x86::OpCodeOperandKind::IMM16,
	iced_x86::OpCodeOperandKind::IMM32,
	iced_x86::OpCodeOperandKind::IMM32SEX64,
	iced_x86::OpCodeOperandKind::IMM64,
	iced_x86::OpCodeOperandKind::SEG_R_SI,
	iced_x86::OpCodeOperandKind::ES_R_DI,
	iced_x86::OpCodeOperandKind::SEG_R_DI,
	iced_x86::OpCodeOperandKind::SEG_R_BX_AL,
	iced_x86::OpCodeOperandKind::BR16_1,
	iced_x86::OpCodeOperandKind::BR32_1,
	iced_x86::OpCodeOperandKind::BR64_1,
	iced_x86::OpCodeOperandKind::BR16_2,
	iced_x86::OpCodeOperandKind::BR32_4,
	iced_x86::OpCodeOperandKind::BR64_4,
	iced_x86::OpCodeOperandKind::XBEGIN_2,
	iced_x86::OpCodeOperandKind::XBEGIN_4,
	iced_x86::OpCodeOperandKind::BRDISP_2,
	iced_x86::OpCodeOperandKind::BRDISP_4,
}};

inline constexpr std::array<iced_x86::OpCodeOperandKind, 39> VEX_OP_KINDS = {{
	iced_x86::OpCodeOperandKind::NONE,
	iced_x86::OpCodeOperandKind::MEM,
	iced_x86::OpCodeOperandKind::MEM_VSIB32X,
	iced_x86::OpCodeOperandKind::MEM_VSIB64X,
	iced_x86::OpCodeOperandKind::MEM_VSIB32Y,
	iced_x86::OpCodeOperandKind::MEM_VSIB64Y,
	iced_x86::OpCodeOperandKind::R32_OR_MEM,
	iced_x86::OpCodeOperandKind::R64_OR_MEM,
	iced_x86::OpCodeOperandKind::XMM_OR_MEM,
	iced_x86::OpCodeOperandKind::YMM_OR_MEM,
	iced_x86::OpCodeOperandKind::K_OR_MEM,
	iced_x86::OpCodeOperandKind::R32_REG,
	iced_x86::OpCodeOperandKind::R32_RM,
	iced_x86::OpCodeOperandKind::R32_VVVV,
	iced_x86::OpCodeOperandKind::R64_REG,
	iced_x86::OpCodeOperandKind::R64_RM,
	iced_x86::OpCodeOperandKind::R64_VVVV,
	iced_x86::OpCodeOperandKind::K_REG,
	iced_x86::OpCodeOperandKind::K_RM,
	iced_x86::OpCodeOperandKind::K_VVVV,
	iced_x86::OpCodeOperandKind::XMM_REG,
	iced_x86::OpCodeOperandKind::XMM_RM,
	iced_x86::OpCodeOperandKind::XMM_VVVV,
	iced_x86::OpCodeOperandKind::XMM_IS4,
	iced_x86::OpCodeOperandKind::XMM_IS5,
	iced_x86::OpCodeOperandKind::YMM_REG,
	iced_x86::OpCodeOperandKind::YMM_RM,
	iced_x86::OpCodeOperandKind::YMM_VVVV,
	iced_x86::OpCodeOperandKind::YMM_IS4,
	iced_x86::OpCodeOperandKind::YMM_IS5,
	iced_x86::OpCodeOperandKind::IMM4_M2Z,
	iced_x86::OpCodeOperandKind::IMM8,
	iced_x86::OpCodeOperandKind::SEG_R_DI,
	iced_x86::OpCodeOperandKind::BR64_1,
	iced_x86::OpCodeOperandKind::BR64_4,
	iced_x86::OpCodeOperandKind::SIBMEM,
	iced_x86::OpCodeOperandKind::TMM_REG,
	iced_x86::OpCodeOperandKind::TMM_RM,
	iced_x86::OpCodeOperandKind::TMM_VVVV,
}};

inline constexpr std::array<iced_x86::OpCodeOperandKind, 19> XOP_OP_KINDS = {{
	iced_x86::OpCodeOperandKind::NONE,
	iced_x86::OpCodeOperandKind::R32_OR_MEM,
	iced_x86::OpCodeOperandKind::R64_OR_MEM,
	iced_x86::OpCodeOperandKind::XMM_OR_MEM,
	iced_x86::OpCodeOperandKind::YMM_OR_MEM,
	iced_x86::OpCodeOperandKind::R32_REG,
	iced_x86::OpCodeOperandKind::R32_RM,
	iced_x86::OpCodeOperandKind::R32_VVVV,
	iced_x86::OpCodeOperandKind::R64_REG,
	iced_x86::OpCodeOperandKind::R64_RM,
	iced_x86::OpCodeOperandKind::R64_VVVV,
	iced_x86::OpCodeOperandKind::XMM_REG,
	iced_x86::OpCodeOperandKind::XMM_VVVV,
	iced_x86::OpCodeOperandKind::XMM_IS4,
	iced_x86::OpCodeOperandKind::YMM_REG,
	iced_x86::OpCodeOperandKind::YMM_VVVV,
	iced_x86::OpCodeOperandKind::YMM_IS4,
	iced_x86::OpCodeOperandKind::IMM8,
	iced_x86::OpCodeOperandKind::IMM32,
}};

inline constexpr std::array<iced_x86::OpCodeOperandKind, 32> EVEX_OP_KINDS = {{
	iced_x86::OpCodeOperandKind::NONE,
	iced_x86::OpCodeOperandKind::MEM,
	iced_x86::OpCodeOperandKind::MEM_VSIB32X,
	iced_x86::OpCodeOperandKind::MEM_VSIB64X,
	iced_x86::OpCodeOperandKind::MEM_VSIB32Y,
	iced_x86::OpCodeOperandKind::MEM_VSIB64Y,
	iced_x86::OpCodeOperandKind::MEM_VSIB32Z,
	iced_x86::OpCodeOperandKind::MEM_VSIB64Z,
	iced_x86::OpCodeOperandKind::R32_OR_MEM,
	iced_x86::OpCodeOperandKind::R64_OR_MEM,
	iced_x86::OpCodeOperandKind::XMM_OR_MEM,
	iced_x86::OpCodeOperandKind::YMM_OR_MEM,
	iced_x86::OpCodeOperandKind::ZMM_OR_MEM,
	iced_x86::OpCodeOperandKind::R32_REG,
	iced_x86::OpCodeOperandKind::R32_RM,
	iced_x86::OpCodeOperandKind::R64_REG,
	iced_x86::OpCodeOperandKind::R64_RM,
	iced_x86::OpCodeOperandKind::K_REG,
	iced_x86::OpCodeOperandKind::KP1_REG,
	iced_x86::OpCodeOperandKind::K_RM,
	iced_x86::OpCodeOperandKind::XMM_REG,
	iced_x86::OpCodeOperandKind::XMM_RM,
	iced_x86::OpCodeOperandKind::XMM_VVVV,
	iced_x86::OpCodeOperandKind::XMMP3_VVVV,
	iced_x86::OpCodeOperandKind::YMM_REG,
	iced_x86::OpCodeOperandKind::YMM_RM,
	iced_x86::OpCodeOperandKind::YMM_VVVV,
	iced_x86::OpCodeOperandKind::ZMM_REG,
	iced_x86::OpCodeOperandKind::ZMM_RM,
	iced_x86::OpCodeOperandKind::ZMM_VVVV,
	iced_x86::OpCodeOperandKind::ZMMP3_VVVV,
	iced_x86::OpCodeOperandKind::IMM8,
}};

inline constexpr std::array<iced_x86::OpCodeOperandKind, 9> MVEX_OP_KINDS = {{
	iced_x86::OpCodeOperandKind::NONE,
	iced_x86::OpCodeOperandKind::MEM,
	iced_x86::OpCodeOperandKind::MEM_VSIB32Z,
	iced_x86::OpCodeOperandKind::ZMM_OR_MEM,
	iced_x86::OpCodeOperandKind::K_REG,
	iced_x86::OpCodeOperandKind::K_VVVV,
	iced_x86::OpCodeOperandKind::ZMM_REG,
	iced_x86::OpCodeOperandKind::ZMM_VVVV,
	iced_x86::OpCodeOperandKind::IMM8,
}};

} // namespace iced_x86::internal

#endif // ICED_X86_ENCODER_OP_KIND_TABLES_HPP
