{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-03-25 09:34:33.273829: I tensorflow/core/util/port.cc:111] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2025-03-25 09:34:33.275984: I tensorflow/tsl/cuda/cudart_stub.cc:28] Could not find cuda drivers on your machine, GPU will not be used.\n",
      "2025-03-25 09:34:33.300874: E tensorflow/compiler/xla/stream_executor/cuda/cuda_dnn.cc:9342] Unable to register cuDNN factory: Attempting to register factory for plugin cuDNN when one has already been registered\n",
      "2025-03-25 09:34:33.300910: E tensorflow/compiler/xla/stream_executor/cuda/cuda_fft.cc:609] Unable to register cuFFT factory: Attempting to register factory for plugin cuFFT when one has already been registered\n",
      "2025-03-25 09:34:33.300935: E tensorflow/compiler/xla/stream_executor/cuda/cuda_blas.cc:1518] Unable to register cuBLAS factory: Attempting to register factory for plugin cuBLAS when one has already been registered\n",
      "2025-03-25 09:34:33.306815: I tensorflow/tsl/cuda/cudart_stub.cc:28] Could not find cuda drivers on your machine, GPU will not be used.\n",
      "2025-03-25 09:34:33.307357: I tensorflow/core/platform/cpu_feature_guard.cc:182] This TensorFlow binary is optimized to use available CPU instructions in performance-critical operations.\n",
      "To enable the following instructions: AVX2 AVX512F AVX512_VNNI AVX512_BF16 FMA, in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2025-03-25 09:34:33.898262: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Could not find TensorRT\n"
     ]
    }
   ],
   "source": [
    "from hls4ml.converters import convert_from_keras_model\n",
    "from hls4ml.utils import config_from_keras_model\n",
    "from sklearn.preprocessing import StandardScaler\n",
    "import matplotlib.pyplot as plt\n",
    "from datetime import datetime\n",
    "import tensorflow as tf\n",
    "import scipy.io as sio\n",
    "import pandas as pd\n",
    "import numpy as np\n",
    "#import plotting\n",
    "import shutil\n",
    "import os\n",
    "\n",
    "# 加载数据集\n",
    "def load_data():\n",
    "    train_data = sio.loadmat('train_32x32.mat')\n",
    "    test_data = sio.loadmat('test_32x32.mat')\n",
    "    X_train = np.transpose(train_data['X'], (3, 0, 1, 2))\n",
    "    y_train = train_data['y'].reshape(-1)\n",
    "    X_test = np.transpose(test_data['X'], (3, 0, 1, 2))\n",
    "    y_test = test_data['y'].reshape(-1)\n",
    "    y_train[y_train == 10] = 0\n",
    "    y_test[y_test == 10] = 0\n",
    "    return X_train, y_train, X_test, y_test\n",
    "\n",
    "# 归一化数据\n",
    "def normalize_data(X_train, X_test):\n",
    "    scaler = StandardScaler()\n",
    "    X_train = np.reshape(X_train, (X_train.shape[0], -1))\n",
    "    X_test = np.reshape(X_test, (X_test.shape[0], -1))\n",
    "    X_train = scaler.fit_transform(X_train)\n",
    "    X_test = scaler.transform(X_test)\n",
    "    X_train = np.reshape(X_train, (-1, 32, 32, 3))\n",
    "    X_test = np.reshape(X_test, (-1, 32, 32, 3))\n",
    "    return X_train, X_test\n",
    "\n",
    "# 加载数据\n",
    "X_train, y_train, X_test, y_test = load_data()\n",
    "X_train, X_test = normalize_data(X_train, X_test)\n",
    "\n",
    "# 取得测试集的前10%(全部测试用时太久)\n",
    "num_samples = len(X_test) // 10\n",
    "X_test_subset = X_test[:num_samples]\n",
    "y_test_subset = y_test[:num_samples]\n",
    "\n",
    "# 可视化模型预测结果\n",
    "def plot_predictions(images, true_labels, predicted_labels, start=0):\n",
    "    plt.figure(figsize=(10, 10))\n",
    "    for i in range(start, start + 25):\n",
    "        plt.subplot(5, 5, i - start + 1)\n",
    "        plt.xticks([])\n",
    "        plt.yticks([])\n",
    "        plt.grid(False)\n",
    "        clipped_image = np.clip(images[i], 0, 1)  # 剪裁图像数据到合适的范围\n",
    "        plt.imshow(clipped_image)\n",
    "        true_label = true_labels[i]\n",
    "        predicted_label = predicted_labels[i]\n",
    "        color = 'blue' if true_label == predicted_label else 'red'\n",
    "        plt.xlabel(f\"True: {true_label}\\nPred: {predicted_label}\", color=color)\n",
    "    plt.subplots_adjust(hspace=0.3, wspace=0.3)\n",
    "    plt.show()\n",
    "\n",
    "# 编译hls模型并(可选)测试hls模型准确率\n",
    "def compile_hls_model(model, precision_setting, reuse_factor, test_accuracy): \n",
    "    # 将模型转换为hls格式\n",
    "    config = config_from_keras_model(model, backend='VivadoAccelerator',\n",
    "                                     default_precision=precision_setting,\n",
    "                                     #max_precision='fixed<32,16>',\n",
    "                                     granularity='model')\n",
    "    config['Model']['ReuseFactor'] = reuse_factor\n",
    "    config['Model']['Strategy'] = 'Latency'  # Latency/Resource/Unrolled\n",
    "    #plotting.print_dict(config)  # 显示hls模型设置\n",
    "\n",
    "    # 将每个hls模型存储到不同的路径中，根据default_precision命名子文件夹\n",
    "    precision_dir_base = precision_setting.replace('<', '').replace(',', '_').replace('>', '')\n",
    "    project_dir = f'hls4ml_prj/{precision_dir_base}_r{reuse_factor}'\n",
    "    hls_model = convert_from_keras_model(model, hls_config=config,\n",
    "                                         backend='VivadoAccelerator', \n",
    "                                         io_type='io_stream',\n",
    "                                         output_dir=project_dir,\n",
    "                                         board='pynq-z2')\n",
    "    # 编译hls模型\n",
    "    hls_model.compile()\n",
    "\n",
    "    print(f'\\nprecision_setting = {precision_setting}, reuse_factor = {reuse_factor}\\n')\n",
    "    \n",
    "    if test_accuracy: # 进行准确率测试\n",
    "        hls_accuracy, hls_predicted_labels = evaluate_hls_model(hls_model, X_test_subset, y_test_subset)\n",
    "        return hls_model, hls_accuracy, hls_predicted_labels\n",
    "\n",
    "    return hls_model, None, None\n",
    "\n",
    "# 测试hls模型准确率\n",
    "def evaluate_hls_model(hls_model, X_test_subset, y_test_subset):\n",
    "    print('测试准确率中, 用时较长')\n",
    "    # 使用hls4ml模型生成预测结果\n",
    "    hls_predictions = hls_model.predict(X_test_subset)\n",
    "    hls_predicted_labels = np.argmax(hls_predictions, axis=1)\n",
    "    # 计算准确率\n",
    "    hls_accuracy = np.mean(hls_predicted_labels == y_test_subset)\n",
    "\n",
    "    return hls_accuracy, hls_predicted_labels\n",
    "\n",
    "# 提取rpt文件中的资源占用信息\n",
    "def parse_resource_utilization(file_path):\n",
    "    def extract_utilization(lines, start, end, targets):\n",
    "        results = {}\n",
    "        for line in lines[start:end]:\n",
    "            parts = [p.strip() for p in line.strip().split('|')]\n",
    "            if len(parts) >= 6 and parts[1] in targets:\n",
    "                # 处理百分比符号并转换为浮点数\n",
    "                util = parts[5].replace('%', '')\n",
    "                results[parts[1]] = float(util)\n",
    "        return results\n",
    "    \n",
    "    with open(file_path, 'r') as f:\n",
    "        content = f.readlines()\n",
    "\n",
    "    # 确保索引从 0开始计算（行号-1）\n",
    "    lut_ff = extract_utilization(content, 30, 44, ['Slice LUTs', 'Slice Registers'])\n",
    "    bram = extract_utilization(content, 100, 109, ['Block RAM Tile'])\n",
    "    dsp = extract_utilization(content, 115, 121, ['DSPs'])\n",
    "\n",
    "    return {\n",
    "        'LUT': lut_ff.get('Slice LUTs'),\n",
    "        'FF': lut_ff.get('Slice Registers'),\n",
    "        'BRAM': bram.get('Block RAM Tile'),\n",
    "        'DSP': dsp.get('DSPs')\n",
    "    }\n",
    "\n",
    "def extract_power_values(file_path):\n",
    "    # 打开文件并读取第 32 至 45 行\n",
    "    with open(file_path, 'r') as file:\n",
    "        lines = file.readlines()[31:45] # 注意 Python 的索引是从 0 开始的，所以 32 行对应索引 31\n",
    "    \n",
    "    # 初始化返回值\n",
    "    total_on_chip_power = None\n",
    "    dynamic_power = None\n",
    "    device_static_power = None\n",
    "\n",
    "    # 遍历每一行，提取所需的值\n",
    "    for line in lines:\n",
    "        if 'Total On-Chip Power (W)' in line:\n",
    "            # 提取字符串并转为 float\n",
    "            total_on_chip_power = float(line.split('|')[2].strip())\n",
    "        elif 'Dynamic (W)' in line:\n",
    "            dynamic_power = float(line.split('|')[2].strip())\n",
    "        elif 'Device Static (W)' in line:\n",
    "            device_static_power = float(line.split('|')[2].strip())\n",
    "\n",
    "    return {\n",
    "        '芯片总功耗(W)': total_on_chip_power,\n",
    "        '动态功耗(W)': dynamic_power,\n",
    "        '静态功耗(W)': device_static_power\n",
    "    }"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "82/82 [==============================] - 1s 4ms/step\n",
      "模型在测试集上的准确率: 80.75%\n"
     ]
    }
   ],
   "source": [
    "from keras.models import load_model\n",
    "from qkeras.utils import _add_supported_quantized_objects\n",
    "# 加载模型\n",
    "co = {}\n",
    "_add_supported_quantized_objects(co)\n",
    "model = load_model('model/pruned_601_i020_f050.h5', custom_objects=co)\n",
    "\n",
    "predictions = model.predict(X_test_subset)\n",
    "predicted_labels = np.argmax(predictions, axis=1)\n",
    "accuracy = np.mean(predicted_labels == y_test_subset)\n",
    "print(f'模型在测试集上的准确率: {accuracy * 100:.2f}%')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "total_bits = 7\n",
      "\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 32, 32, 3]], output shape: [None, 32, 32, 3]\n",
      "Layer name: q_conv2d, layer type: QConv2D, input shapes: [[None, 32, 32, 3]], output shape: [None, 32, 32, 10]\n",
      "Layer name: batch_normalization, layer type: BatchNormalization, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_conv2d_1, layer type: QConv2D, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: batch_normalization_1, layer type: BatchNormalization, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_conv2d_2, layer type: QConv2D, input shapes: [[None, 32, 32, 3]], output shape: [None, 32, 32, 10]\n",
      "Layer name: add, layer type: Merge, input shapes: [[None, 32, 32, 10], [None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D, input shapes: [[None, 32, 32, 10]], output shape: [None, 16, 16, 10]\n",
      "Layer name: q_conv2d_3, layer type: QConv2D, input shapes: [[None, 16, 16, 10]], output shape: [None, 14, 14, 4]\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D, input shapes: [[None, 14, 14, 4]], output shape: [None, 7, 7, 4]\n",
      "Layer name: q_conv2d_4, layer type: QConv2D, input shapes: [[None, 7, 7, 4]], output shape: [None, 5, 5, 4]\n",
      "Layer name: max_pooling2d_2, layer type: MaxPooling2D, input shapes: [[None, 5, 5, 4]], output shape: [None, 2, 2, 4]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 2, 2, 4]], output shape: [None, 16]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 16]], output shape: [None, 10]\n",
      "Layer name: activation, layer type: Softmax, input shapes: [[None, 10]], output shape: [None, 10]\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 32, 32, 3]], output shape: [None, 32, 32, 3]\n",
      "Layer name: q_conv2d, layer type: QConv2D, input shapes: [[None, 32, 32, 3]], output shape: [None, 32, 32, 10]\n",
      "Layer name: batch_normalization, layer type: BatchNormalization, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_conv2d_1, layer type: QConv2D, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: batch_normalization_1, layer type: BatchNormalization, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_conv2d_2, layer type: QConv2D, input shapes: [[None, 32, 32, 3]], output shape: [None, 32, 32, 10]\n",
      "Layer name: add, layer type: Merge, input shapes: [[None, 32, 32, 10], [None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D, input shapes: [[None, 32, 32, 10]], output shape: [None, 16, 16, 10]\n",
      "Layer name: q_conv2d_3, layer type: QConv2D, input shapes: [[None, 16, 16, 10]], output shape: [None, 14, 14, 4]\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D, input shapes: [[None, 14, 14, 4]], output shape: [None, 7, 7, 4]\n",
      "Layer name: q_conv2d_4, layer type: QConv2D, input shapes: [[None, 7, 7, 4]], output shape: [None, 5, 5, 4]\n",
      "Layer name: max_pooling2d_2, layer type: MaxPooling2D, input shapes: [[None, 5, 5, 4]], output shape: [None, 2, 2, 4]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 2, 2, 4]], output shape: [None, 16]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 16]], output shape: [None, 10]\n",
      "Layer name: activation, layer type: Softmax, input shapes: [[None, 10]], output shape: [None, 10]\n",
      "Creating HLS model\n",
      "WARNING: You set a Part that does not correspond to the Board you specified. The correct Part is now set.\n",
      "Writing HLS project\n",
      "Done\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/lxz/.local/lib/python3.10/site-packages/keras/src/constraints.py:365: UserWarning: The `keras.constraints.serialize()` API should only be used for objects of type `keras.constraints.Constraint`. Found an instance of type <class 'qkeras.quantizers.quantized_bits'>, which may lead to improper serialization.\n",
      "  warnings.warn(\n",
      "/home/lxz/.local/lib/python3.10/site-packages/hls4ml/backends/fpga/passes/fix_softmax_table_size.py:34: UserWarning: Softmax layer activation table size is too large for inputbitwidth 7. Setting table size to 128.To avoid this warning, please increase input bitwidth ordecrease table size.\n",
      "  warnings.warn(\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "precision_setting = fixed<7,3>, reuse_factor = 1\n",
      "\n",
      "测试准确率中, 用时较长\n",
      "\n",
      " 准确率: 10.83%\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'lxz' on host 'HonorX14' (Linux_x86_64 version 6.8.0-52-generic) on Tue Mar 25 09:35:47 CST 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS\n",
      "INFO: [HLS 200-10] In directory '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Creating and opening project '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Creating and opening solution '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_prj/solution1'.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:74\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:78\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:66:71\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:66:75\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:78:74\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:78:78\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:82:71\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:82:75\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:90:86\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:90:91\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:102:77\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:102:82\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:106:92\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:106:97\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:114:77\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:114:82\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:118:92\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:118:97\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:127:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:127:77\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:131:89\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:131:94\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 22 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1506.836 ; gain = 1097.754 ; free physical = 3344 ; free virtual = 16403\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1506.836 ; gain = 1097.754 ; free physical = 3344 ; free virtual = 16403\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:13).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::clone_stream<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>' (firmware/nnet_utils/nnet_stream.h:35).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::clone_stream<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>' (firmware/nnet_utils/nnet_stream.h:35).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::clone_stream<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>' (firmware/nnet_utils/nnet_stream.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::clone_stream<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>' (firmware/nnet_utils/nnet_stream.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:78).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:66).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_sepconv_stream.h:100).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>::dense' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:288).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:295).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::fill_zero<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:13).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:295).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_sepconv_stream.h:110).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:244).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config28>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config28>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config21>' (firmware/nnet_utils/nnet_dense_stream.h:58).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::add<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config12>' (firmware/nnet_utils/nnet_merge_stream.h:26).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::add<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config12>' (firmware/nnet_utils/nnet_merge_stream.h:26).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::add<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config12>' (firmware/nnet_utils/nnet_merge_stream.h:26).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config8>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config8>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:108).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config32_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config8>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:78).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:66).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>::dense' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:288).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:108).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config32_mult>::dense' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_sepconv_stream.h:104).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config32_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_sepconv_stream.h:104).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config32_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_sepconv_stream.h:104).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' into 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:116).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config13>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>::dense' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:288).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:295).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:295).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config21>' (firmware/nnet_utils/nnet_dense_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config27>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config27>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv2d_stream.h:108).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::weight_exponential<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, exponent_scale26_t>::product' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config16>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>::dense' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:288).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv2d_stream.h:108).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::weight_exponential<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, exponent_scale27_t>::product' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config27>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config19>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>::dense' into 'nnet::dense_wrapper<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' into 'nnet::dense_wrapper<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' into 'nnet::dense_wrapper<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::weight_exponential<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, exponent_scale28_t>::product' into 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config28>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1506.836 ; gain = 1097.754 ; free physical = 3231 ; free virtual = 16316\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' into 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:44) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config23>' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config23>' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.\n",
      "WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1506.836 ; gain = 1097.754 ; free physical = 3212 ; free virtual = 16305\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:13:1) on argument 'input_1.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:13:94) on argument 'layer23_out.V.data.V' (firmware/myproject.cpp:9). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 28-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 28-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:94) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 28-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 28-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:53) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data1.data.V' (firmware/nnet_utils/nnet_stream.h:26) into a 21-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data2.data.V' (firmware/nnet_utils/nnet_stream.h:27) into a 21-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_merge_stream.h:20) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 21-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:277) into a 28-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:277) into a 28-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:277) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:277) into a 70-bit variable.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>'.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>'.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>'.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_sepconv2d_stream.h:111) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:25) in function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config27>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:25) in function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:25) in function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config8>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:25) in function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config28>' (firmware/nnet_utils/nnet_batchnorm_stream.h:18:43).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:34) in function 'nnet::dense<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config21>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'CloneLoop' (firmware/nnet_utils/nnet_stream.h:22) in function 'nnet::clone_stream<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AddLoop' (firmware/nnet_utils/nnet_merge_stream.h:15) in function 'nnet::add<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config12>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:54:5).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:189:62).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:54:5).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:189:62).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:54:5).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:189:62).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54:5).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:189:62).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) because its parent loop or function is pipelined.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_sepconv_stream.h:98) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:108) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config27>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config8>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config28>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:40) in function 'nnet::dense<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config21>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:56) in function 'nnet::dense<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config21>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ClonePack' (firmware/nnet_utils/nnet_stream.h:32) in function 'nnet::clone_stream<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'AddPack' (firmware/nnet_utils/nnet_merge_stream.h:24) in function 'nnet::add<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config12>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 36.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 36.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 90.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 90.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 90.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 90.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 27.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 27.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.4' (firmware/nnet_utils/nnet_padding_stream.h:21) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.3' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.5' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.6' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.10' (firmware/nnet_utils/nnet_padding_stream.h:21) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.6' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.5' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.4' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer29_cpy1.V.data.V' (firmware/myproject.cpp:50) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer30_out.V.data.V' (firmware/myproject.cpp:56) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:68) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer31_out.V.data.V' (firmware/myproject.cpp:72) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer28_out.V.data.V' (firmware/myproject.cpp:129) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:80) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:84) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:64) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer27_out.V.data.V' (firmware/myproject.cpp:116) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer19_out.V.data.V' (firmware/myproject.cpp:120) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer26_out.V.data.V' (firmware/myproject.cpp:104) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:108) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:92) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:96) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer29_cpy2.V.data.V' (firmware/myproject.cpp:52) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:88) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer17_out.V.data.V' (firmware/myproject.cpp:112) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:100) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:76) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:60) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer21_out.V.data.V' (firmware/myproject.cpp:125) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.6' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.6'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.5'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.16' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.4'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'w10.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b10.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:88) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's27.sign.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's27.weight.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b27.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's26.sign.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's26.weight.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b26.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's8.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's4.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b4.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's28.sign.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's28.weight.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b28.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:27) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.26' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b21.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:274) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b17.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:274) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b14.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer29_cpy1.V.data.V' (firmware/myproject.cpp:50) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer30_out.V.data.V' (firmware/myproject.cpp:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:68) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer31_out.V.data.V' (firmware/myproject.cpp:72) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer28_out.V.data.V' (firmware/myproject.cpp:129) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:80) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:84) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:64) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer27_out.V.data.V' (firmware/myproject.cpp:116) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer19_out.V.data.V' (firmware/myproject.cpp:120) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer26_out.V.data.V' (firmware/myproject.cpp:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myproject.cpp:108) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:92) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:96) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer29_cpy2.V.data.V' (firmware/myproject.cpp:52) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:88) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer17_out.V.data.V' (firmware/myproject.cpp:112) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.data.V' (firmware/myproject.cpp:100) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:76) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer21_out.V.data.V' (firmware/myproject.cpp:125) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.6'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' into 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:44) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:44) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config23>' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config23>' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'weights.V' to 'w17.V'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[0].V' to 'b17.V.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[1].V' to 'b17.V.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[2].V' to 'b17.V.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[3].V' to 'b17.V.3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'weights.V' to 'w14.V'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[0].V' to 'b14.V.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[1].V' to 'b14.V.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[2].V' to 'b14.V.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[3].V' to 'b14.V.3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'weights.V' to 'w6.V'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[0].V' to 'b6.V.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[1].V' to 'b6.V.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[2].V' to 'b6.V.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[3].V' to 'b6.V.3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[4].V' to 'b6.V.4'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[5].V' to 'b6.V.5'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[6].V' to 'b6.V.6'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[7].V' to 'b6.V.7'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[8].V' to 'b6.V.8'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[9].V' to 'b6.V.9'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'weights.V' to 'w2.V'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[0].V' to 'b2.V.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[1].V' to 'b2.V.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[2].V' to 'b2.V.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[3].V' to 'b2.V.3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[4].V' to 'b2.V.4'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[5].V' to 'b2.V.5'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[6].V' to 'b2.V.6'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[7].V' to 'b2.V.7'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[8].V' to 'b2.V.8'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[9].V' to 'b2.V.9'.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 21 process function(s): \n",
      "\t 'nnet::clone_stream<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>'\n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>'\n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config8>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>'\n",
      "\t 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>'\n",
      "\t 'nnet::add<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config12>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config27>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config21>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config28>'\n",
      "\t 'nnet::softmax<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): \n",
      "\t 'Loop_1_proc622'\n",
      "\t 'myproject'\n",
      "\t 'Block_myproject_axi_.exit51_proc'\n",
      "\t 'Loop_2_proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>'... converting 41 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>'... converting 31 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>'... converting 31 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:46:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:44:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:46:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:20:41) in function 'Loop_1_proc622'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:33:96)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_dense_latency.h:17:13)...70 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)...440 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:13)...125 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...68 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...176 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)...3 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 1923.695 ; gain = 1514.613 ; free physical = 2798 ; free virtual = 15965\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:109:66) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:84:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:84:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:84:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:84:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' to 'zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<7,3,5,3,0>,3u>,config30>' (firmware/nnet_utils/nnet_padding_stream.h:15:49)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' to 'zeropad2d_cl<array,array<ap_fixed<7,3,5,3,0>,10u>,config31>' (firmware/nnet_utils/nnet_padding_stream.h:15:49)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' to 'softmax_stable<array,array<ap_fixed<7,3,5,3,0>,10u>,softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:44:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' to 'softmax<array,array<ap_fixed<7,3,5,3,0>,10u>,softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' to 'shift_line_buffer<array<ap_fixed<7, 3, 5, 3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:221:41)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' to 'shift_line_buffer<array<ap_fixed<7, 3, 5, 3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:221:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' to 'shift_line_buffer<array<ap_fixed<7, 3, 5, 3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:221:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' to 'shift_line_buffer<array<ap_fixed<7, 3, 5, 3, 0>, 10u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:221:41)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>' to 'relu<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' to 'relu<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:37:44)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<7,3,5,3,0>,4u>,config19>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<7,3,5,3,0>,4u>,config16>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' to 'pooling2d_cl<array,array<ap_fixed<7,3,5,3,0>,10u>,config13>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' to 'pointwise_conv_2d_cl<array,array<ap_fixed<7,3,5,3,0>,10u>,config32>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:33:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config27>' to 'normalize<array<ap_fixed,4u>,array<ap_fixed<7,3,5,3,0>,4u>,config27>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' to 'normalize<array<ap_fixed,4u>,array<ap_fixed<7,3,5,3,0>,4u>,config26>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config8>' to 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,config8>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' to 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,config4>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config28>' to 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,config28>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' to 'dense_wrapper<ap_fixed<7, 3, 5, 3, 0>, ap_fixed<7, 3, 5, 3, 0>, config21>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config6_mult>.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<7,3,5,3,0>,config17_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<7,3,5,3,0>,config14_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config21>' to 'dense<array<ap_fixed,4u>,array<ap_fixed<7,3,5,3,0>,10u>,config21>' (firmware/nnet_utils/nnet_dense_stream.h:34:39)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<7,3,5,3,0>,4u>,config17>' (firmware/nnet_utils/nnet_conv2d_stream.h:84:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' to 'conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<7,3,5,3,0>,10u>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:84:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' to 'conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,4u>,config14>' (firmware/nnet_utils/nnet_conv2d_stream.h:84:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' to 'conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:84:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' to 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,4u>,config17>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' to 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,10u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' to 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,4u>,config14>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' to 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,10u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::clone_stream<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>' to 'clone_stream<array<ap_fixed,3u>,array<ap_fixed<7,3,5,3,0>,3u>,3072>' (firmware/nnet_utils/nnet_stream.h:22:43)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::add<nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config12>' to 'add<array,array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,config12>' (firmware/nnet_utils/nnet_merge_stream.h:15:60)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 1923.695 ; gain = 1514.613 ; free physical = 2613 ; free virtual = 15795\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'clone_stream<array<ap_fixed,3u>,array<ap_fixed<7,3,5,3,0>,3u>,3072>' to 'clone_stream_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_3u_3072_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<7,3,5,3,0>,3u>,config30>' to 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_3u_config30_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<7, 3, 5, 3, 0>, 3u>, config2>' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_0_0'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,10u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_10u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<7,3,5,3,0>,10u>,config2>' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_10u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,config4>' to 'normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,relu_config5>' to 'relu_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_relu_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<7,3,5,3,0>,10u>,config31>' to 'zeropad2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config31_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<7, 3, 5, 3, 0>, 10u>, config6>' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config6_mult>.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,10u>,config6>' to 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_10u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,config6>' to 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,config8>' to 'normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,relu_config9>' to 'relu_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_relu_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<array,array<ap_fixed<7,3,5,3,0>,10u>,config32>' to 'pointwise_conv_2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config32_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'add<array,array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,config12>' to 'add_array_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<7,3,5,3,0>,10u>,config13>' to 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<7, 3, 5, 3, 0>, 10u>, config14>' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<7,3,5,3,0>,config14_mult>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_7_3_5_3_0_config14_mult_0_0_0_0_0'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,4u>,config14>' to 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_4u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,4u>,config14>' to 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_4u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,4u>,array<ap_fixed<7,3,5,3,0>,4u>,config26>' to 'normalize_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config26_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<7,3,5,3,0>,4u>,config16>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<7, 3, 5, 3, 0>, 4u>, config17>' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<7,3,5,3,0>,config17_mult>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_7_3_5_3_0_config17_mult_0_0_0_0_0'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,4u>,config17>' to 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_4u_config17_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<7,3,5,3,0>,4u>,config17>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config17_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,4u>,array<ap_fixed<7,3,5,3,0>,4u>,config27>' to 'normalize_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config27_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<7,3,5,3,0>,4u>,config19>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<7, 3, 5, 3, 0>, ap_fixed<7, 3, 5, 3, 0>, config21>' to 'dense_wrapper_ap_fixed_7_3_5_3_0_ap_fixed_7_3_5_3_0_config21_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,4u>,array<ap_fixed<7,3,5,3,0>,10u>,config21>' to 'dense_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_10u_config21_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,config28>' to 'normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config28_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<7,3,5,3,0>,10u>,softmax_config23>' to 'softmax_stable_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<7,3,5,3,0>,10u>,softmax_config23>' to 'softmax_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit51_proc' to 'Block_myproject_axi_exit51_proc'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,config4>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,4u>,array<ap_fixed<7,3,5,3,0>,4u>,config26>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,4u>,array<ap_fixed<7,3,5,3,0>,4u>,config27>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,config28>': cannot find any operation of 'mul'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc622' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 70.99 seconds; current allocated memory: 675.417 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 675.903 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'clone_stream_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_3u_3072_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'CloneLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 676.068 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 676.241 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_3u_config30_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 676.435 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 676.673 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<7, 3, 5, 3, 0>, 3u>, config2>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 676.841 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 677.077 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 678.736 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 681.771 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_10u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,10u>,config2>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_10u_config2_s' consists of the following:\n",
      "\t'load' operation ('sX_4_load', firmware/nnet_utils/nnet_conv_stream.h:284) on static variable 'sX_4' [122]  (0 ns)\n",
      "\t'add' operation ('add_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [156]  (2.55 ns)\n",
      "\t'select' operation ('select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [157]  (0.698 ns)\n",
      "\t'store' operation ('sX_4_write_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) of variable 'select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318 on static variable 'sX_4' [158]  (1.77 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 682.388 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 683.214 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_10u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.4325ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_10u_config2_s' consists of the following:\n",
      "\tfifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) [71]  (2.19 ns)\n",
      "\t'call' operation ('_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) to 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,10u>,config2>' [75]  (3.25 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 683.590 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 683.983 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 684.460 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 684.965 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 685.179 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 685.548 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config31_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 685.820 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 686.222 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<7, 3, 5, 3, 0>, 10u>, config6>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 686.752 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 687.459 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config6_mult>.0.0.0.0.0.0.0.0.0.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 693.388 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 706.015 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_10u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,10u>,config6>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_10u_config6_s' consists of the following:\n",
      "\t'load' operation ('sX_6_load', firmware/nnet_utils/nnet_conv_stream.h:284) on static variable 'sX_6' [339]  (0 ns)\n",
      "\t'add' operation ('add_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [373]  (2.55 ns)\n",
      "\t'select' operation ('select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [374]  (0.698 ns)\n",
      "\t'store' operation ('sX_6_write_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) of variable 'select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318 on static variable 'sX_6' [375]  (1.77 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 707.488 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 709.504 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.4325ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config6_s' consists of the following:\n",
      "\tfifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) [141]  (2.19 ns)\n",
      "\t'call' operation ('_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) to 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,10u>,config6>' [152]  (3.25 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 710.207 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 711.035 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 711.839 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 715.916 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_relu_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 716.095 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 716.464 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config32_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 716.833 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 717.362 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'add_array_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'AddLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 717.599 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 718.027 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_2_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_2' and 'load' operation ('sX_2_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_2'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [246]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 718.938 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 720.067 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<7, 3, 5, 3, 0>, 10u>, config14>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 720.678 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 721.380 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_7_3_5_3_0_config14_mult_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<7,3,5,3,0>,config14_mult>.0.0.0.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 724.270 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 728.750 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_4u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,4u>,config14>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_4u_config14_s' consists of the following:\n",
      "\t'load' operation ('sX_5_load', firmware/nnet_utils/nnet_conv_stream.h:284) on static variable 'sX_5' [323]  (0 ns)\n",
      "\t'add' operation ('add_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [351]  (2.55 ns)\n",
      "\t'select' operation ('select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [352]  (0.698 ns)\n",
      "\t'store' operation ('sX_5_write_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) of variable 'select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318 on static variable 'sX_5' [353]  (1.77 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 729.795 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 731.463 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_4u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.4215ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_4u_config14_s' consists of the following:\n",
      "\tfifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) [128]  (2.19 ns)\n",
      "\t'call' operation ('_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) to 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,4u>,config14>' [139]  (3.23 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 731.846 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 732.539 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 732.891 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 733.115 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [120]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 733.614 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 734.175 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<7, 3, 5, 3, 0>, 4u>, config17>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 734.452 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 734.740 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_7_3_5_3_0_config17_mult_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<7,3,5,3,0>,config17_mult>.0.0.0.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 735.837 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 737.564 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_4u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,4u>,config17>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_4u_config17_s' consists of the following:\n",
      "\t'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:284) on static variable 'sX_3' [133]  (0 ns)\n",
      "\t'add' operation ('add_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [161]  (2.55 ns)\n",
      "\t'select' operation ('select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [162]  (0.698 ns)\n",
      "\t'store' operation ('sX_3_write_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) of variable 'select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318 on static variable 'sX_3' [163]  (1.77 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 738.066 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 738.882 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.4215ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config17_s' consists of the following:\n",
      "\tfifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) [67]  (2.19 ns)\n",
      "\t'call' operation ('_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) to 'compute_output_buffer_2d<array,array<ap_fixed<7,3,5,3,0>,4u>,config17>' [72]  (3.23 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 739.083 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 739.437 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config27_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 739.671 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 739.882 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [120]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 740.341 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 740.939 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_7_3_5_3_0_ap_fixed_7_3_5_3_0_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<7, 3, 5, 3, 0>, ap_fixed<7, 3, 5, 3, 0>, config21>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 742.167 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 743.905 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_10u_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 744.363 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 744.941 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,3,5,3,0>,10u>,config28>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 745.239 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 745.611 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 745.917 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 746.228 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<7,3,5,3,0>,10u>,softmax_config23>'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s' (Function: softmax_stable<array,array<ap_fixed<7,3,5,3,0>,10u>,softmax_config23>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s' (Function: softmax_stable<array,array<ap_fixed<7,3,5,3,0>,10u>,softmax_config23>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s' (Function: softmax_stable<array,array<ap_fixed<7,3,5,3,0>,10u>,softmax_config23>): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s' (Function: softmax_stable<array,array<ap_fixed<7,3,5,3,0>,10u>,softmax_config23>): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 21.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 747.559 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 749.140 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 749.496 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 749.880 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 751.135 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.85 seconds; current allocated memory: 759.719 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit51_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 761.514 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 761.687 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 761.910 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 762.325 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 762.544 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 765.443 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc622' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc622'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 768.070 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'clone_stream_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_3u_3072_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'clone_stream_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_3u_3072_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 770.137 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_3u_config30_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_3u_config30_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 770.920 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s_line_buffer_Array_V_2_0_0' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s_line_buffer_Array_V_2_1_0' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s_line_buffer_Array_V_2cud' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s_line_buffer_Array_V_2_0_1' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s_line_buffer_Array_V_2dEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s_line_buffer_Array_V_2_1_1' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s_line_buffer_Array_V_2eOg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s_line_buffer_Array_V_2_0_2' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s_line_buffer_Array_V_2fYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s_line_buffer_Array_V_2_1_2' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s_line_buffer_Array_V_2g8j' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_3u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 773.895 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 779.006 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_10u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_10u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 791.440 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_10u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_10u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 794.440 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 796.135 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_relu_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 798.404 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config31_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config31_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 800.090 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_hbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_1522_0' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_ibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_0_1' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_jbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_1522_1' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_kbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_0_2' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_lbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_1522_2' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_mb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_0_3' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_ncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_1522_3' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_ocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_0_4' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_pcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_1522_4' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_qcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_0_5' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_rcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_1522_5' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_sc4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_0_6' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_tde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_1522_6' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_udo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_0_7' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_vdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_1522_7' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_wdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_0_8' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_xdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_1522_8' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_yd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_0_9' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_zec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_1522_9' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s_line_buffer_Array_V_Aem' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 820.985 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0' is 5304 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 837.683 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_10u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_6' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_10u_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.85 seconds; current allocated memory: 885.950 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 891.798 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 894.104 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_relu_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_relu_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 896.389 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config32_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config32_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 898.308 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'add_array_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'add_array_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config12_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 900.967 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_39' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_0' to 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_Bew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_1' to 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_CeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_2' to 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_DeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_3' to 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_Ee0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_4' to 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_Ffa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_5' to 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_Gfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_6' to 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_Hfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_7' to 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_IfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_8' to 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_JfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_9' to 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s_line_buffer_Array_KfY' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_7_1_1': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 904.119 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VLf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_0' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VMgi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VNgs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_1' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VOgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VPgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_2' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VQgW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_3' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VRg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_3' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VShg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_4' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VThq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_4' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VUhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_5' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VVhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_5' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VWhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_6' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VXh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_6' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VYie' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_7' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_VZio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_7' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V0iy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_8' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V1iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_8' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V2iS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_9' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V3i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_9' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s_line_buffer_Array_V4jc' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_10u_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 927.739 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_7_3_5_3_0_config14_mult_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_7_3_5_3_0_config14_mult_0_0_0_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 936.663 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_4u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_4u_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.04 seconds; current allocated memory: 965.762 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_4u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_4u_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 970.915 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config26_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 972.302 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_15' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_s_line_buffer_Array_V_5_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_s_line_bu5jm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_s_line_buffer_Array_V_5_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_s_line_bu6jw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_s_line_buffer_Array_V_5_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_s_line_bu7jG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_s_line_buffer_Array_V_5_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_s_line_bu8jQ' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_7_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 974.030 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_3_0_0' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_9j0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_3_1_0' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_bak' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_3_0_1' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_bbk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_3_1_1' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_bck' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_3_0_2' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_bdk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_3_1_2' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_bek' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_3_0_3' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_bfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_3_1_3' to 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s_line_buffer_Array_V_bgk' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_7_3_5_3_0_4u_config17_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 979.572 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_7_3_5_3_0_config17_mult_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_7_3_5_3_0_config17_mult_0_0_0_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 983.233 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_4u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_4u_config17_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 992.571 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config17_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 995.380 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config27_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config27_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 996.469 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_15' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_s_line_buffer_Array_V_6_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_s_line_bubhl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_s_line_buffer_Array_V_6_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_s_line_bubil' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_s_line_buffer_Array_V_6_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_s_line_bubjl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_s_line_buffer_Array_V_6_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_s_line_bubkl' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_7_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 998.176 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_7_3_5_3_0_ap_fixed_7_3_5_3_0_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_7_3_5_3_0_ap_fixed_7_3_5_3_0_config21_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1003.132 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_10u_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_10u_config21_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 1010.537 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config28_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 1012.948 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_18_1_0': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 1014.563 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s_invert_table2' to 'softmax_stable_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s_invert_tbll' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16ns_18s_23_2_1': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 1018.650 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 1.001 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_3u_config30_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_3u_config30bml' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16bnm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19bom' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 1.009 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit51_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit51_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 1.016 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_7_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1.018 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w7_d1024_A' is changed to 'fifo_w7_d1024_A_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w7_d1_A' is changed to 'fifo_w7_d1_A_x' due to conflict.\n",
      "WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit51_proc with non-FIFO I/O\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 1.020 GB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 184.08 MHz\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16ns_18s_23_2_1_MulnS_0'\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s_exp_table1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_s_invert_tbll_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer29_cpy1_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer29_cpy1_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer29_cpy1_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer29_cpy2_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer29_cpy2_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer29_cpy2_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_0_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_1_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_2_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_0_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_1_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_2_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_3_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_4_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_5_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_6_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_7_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_8_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_9_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_0_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_1_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_2_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_3_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_4_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_5_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_6_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_7_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_8_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_9_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_0_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_1_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_2_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_3_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_0_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_1_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_2_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_3_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_0_V_U(fifo_w7_d49_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_1_V_U(fifo_w7_d49_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_2_V_U(fifo_w7_d49_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_3_V_U(fifo_w7_d49_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_0_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_1_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_2_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_3_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer27_out_V_data_0_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer27_out_V_data_1_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer27_out_V_data_2_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer27_out_V_data_3_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_0_V_U(fifo_w7_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_1_V_U(fifo_w7_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_2_V_U(fifo_w7_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_3_V_U(fifo_w7_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_3u_config30bml_U(start_for_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_3u_config30bml)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config32_U0_U(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config32_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_10u_config2_U0_U(start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_10u_config2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config4_U0_U(start_for_normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_relu_config5_U0_U(start_for_relu_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_relu_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config31_U0_U(start_for_zeropad2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config31_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config6_U0_U(start_for_conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config8_U0_U(start_for_normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_relu_config9_U0_U(start_for_relu_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_relu_config9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_add_array_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config12_U0_U(start_for_add_array_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config12_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_7_3_5_3_0_10u_config13_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_4u_config14_U0_U(start_for_conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_4u_config14_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config26_U0_U(start_for_normalize_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config26_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16bnm_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config16bnm)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config17_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config17_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config27_U0_U(start_for_normalize_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config27_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19bom_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_4u_config19bom)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_10u_config21_U0_U(start_for_dense_array_ap_fixed_4u_array_ap_fixed_7_3_5_3_0_10u_config21_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config28_U0_U(start_for_normalize_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config28_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_U0_U(start_for_softmax_array_array_ap_fixed_7_3_5_3_0_10u_softmax_config23_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w7_d1024_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_1_V_U(fifo_w7_d1024_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_2_V_U(fifo_w7_d1024_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_5_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_6_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_7_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_8_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_9_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit51_proc_U0_U(start_for_Block_myproject_axi_exit51_proc_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:05 ; elapsed = 00:02:41 . Memory (MB): peak = 1959.684 ; gain = 1550.602 ; free physical = 1304 ; free virtual = 15458\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h2m40s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 09:38:42 2025...\n",
      "***** EXPORT IP COMPLETED IN 0h0m13s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 174.86 seconds; peak allocated memory: 1.020 GB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Tue Mar 25 09:38:42 2025...\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Timing report not found.\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivadoaccelerator\"\n",
      "## variable part\n",
      "## set part \"xc7z020clg400-1\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "## variable maximum_size\n",
      "## set maximum_size 4096\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "# create_project project_1 ${project_name}_vivado_accelerator -part xc7z020clg400-1 -force\n",
      "# set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]\n",
      "# set_property  ip_repo_paths  ${project_name}_prj [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "# create_bd_design \"design_1\"\n",
      "Wrote  : </media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0\n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external \"FIXED_IO, DDR\" apply_board_preset \"1\" Master \"Disable\" Slave \"Disable\" }  [get_bd_cells processing_system7_0]\n",
      "# startgroup\n",
      "# set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]\n",
      "CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0\n",
      "# endgroup\n",
      "# set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]\n",
      "# set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width ${bit_width_hls_input} CONFIG.c_m_axis_mm2s_tdata_width ${bit_width_hls_input} CONFIG.c_mm2s_burst_size {256} CONFIG.c_s_axis_s2mm_tdata_width ${bit_width_hls_output} CONFIG.c_s_axis_s2mm_data_width ${bit_width_hls_output} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]\n",
      "CRITICAL WARNING: [BD 41-1276] Cannot set the parameter c_s_axis_s2mm_data_width on /axi_dma_0. Parameter does not exist\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]\n",
      "INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI\n",
      "Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4040_0000 [ 64K ]>.\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]\n",
      "Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.\n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]\n",
      "Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:hls:${project_name}_axi:1.0 ${project_name}_axi_0\n",
      "# endgroup\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins ${project_name}_axi_0/in_r]\n",
      "# connect_bd_intf_net [get_bd_intf_pins ${project_name}_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ${project_name}_axi_0/ap_clk]\n",
      "# group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells ${project_name}_axi_0]\n",
      "# make_wrapper -files [get_files ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "Wrote  : </media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# add_files -norecurse ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# reset_run impl_1\n",
      "# reset_run synth_1\n",
      "# launch_runs impl_1 -to_step write_bitstream -jobs 6\n",
      "INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .\n",
      "WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .\n",
      "Exporting to file /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh\n",
      "Generated Block Design Tcl file /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl\n",
      "Generated Hardware Definition File /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef\n",
      "[Tue Mar 25 09:39:11 2025] Launched design_1_auto_us_0_synth_1, design_1_auto_pc_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_myproject_axi_0_0_synth_1, design_1_auto_us_1_synth_1, design_1_processing_system7_0_0_synth_1, design_1_xbar_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, synth_1...\n",
      "Run output will be captured here:\n",
      "design_1_auto_us_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_0_synth_1/runme.log\n",
      "design_1_auto_pc_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_0_synth_1/runme.log\n",
      "design_1_axi_dma_0_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log\n",
      "design_1_auto_pc_1_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_1_synth_1/runme.log\n",
      "design_1_myproject_axi_0_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/runme.log\n",
      "design_1_auto_us_1_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_1_synth_1/runme.log\n",
      "design_1_processing_system7_0_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log\n",
      "design_1_xbar_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/design_1_xbar_0_synth_1/runme.log\n",
      "design_1_rst_ps7_0_100M_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log\n",
      "synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/synth_1/runme.log\n",
      "[Tue Mar 25 09:39:11 2025] Launched impl_1...\n",
      "Run output will be captured here: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/impl_1/runme.log\n",
      "launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2349.340 ; gain = 198.098 ; free physical = 1641 ; free virtual = 16077\n",
      "# wait_on_run -timeout 360 impl_1\n",
      "[Tue Mar 25 09:39:11 2025] Waiting for impl_1 to finish (timeout in 360 minutes)...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design_1_wrapper.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "Command: link_design -top design_1_wrapper -part xc7z020clg400-1\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/hier_0/axi_dma_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0.dcp' for cell 'design_1_i/hier_0/myproject_axi_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2087.301 ; gain = 0.000 ; free physical = 6111 ; free virtual = 15885\n",
      "INFO: [Netlist 29-17] Analyzing 5423 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2020.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]\n",
      "WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2293.426 ; gain = 0.000 ; free physical = 5943 ; free virtual = 15724\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 6 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "\n",
      "19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2293.426 ; gain = 206.125 ; free physical = 5943 ; free virtual = 15725\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.426 ; gain = 0.000 ; free physical = 5932 ; free virtual = 15715\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 17caac898\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2605.375 ; gain = 311.949 ; free physical = 5497 ; free virtual = 15295\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 262023447\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2769.281 ; gain = 0.000 ; free physical = 5366 ; free virtual = 15164\n",
      "INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 112 cells\n",
      "INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 1c50496a5\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2769.281 ; gain = 0.000 ; free physical = 5367 ; free virtual = 15166\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 236 cells and removed 622 cells\n",
      "INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 20a0c9b0c\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2769.281 ; gain = 0.000 ; free physical = 5351 ; free virtual = 15149\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 688 cells\n",
      "INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: 20a0c9b0c\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2769.281 ; gain = 0.000 ; free physical = 5355 ; free virtual = 15154\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 5 Shift Register Optimization | Checksum: 20a0c9b0c\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2769.281 ; gain = 0.000 ; free physical = 5355 ; free virtual = 15153\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 20a0c9b0c\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2769.281 ; gain = 0.000 ; free physical = 5355 ; free virtual = 15154\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |              11  |             112  |                                             24  |\n",
      "|  Constant propagation         |             236  |             622  |                                             24  |\n",
      "|  Sweep                        |               0  |             688  |                                             96  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                             33  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2769.281 ; gain = 0.000 ; free physical = 5356 ; free virtual = 15157\n",
      "Ending Logic Optimization Task | Checksum: 10594f1c5\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2769.281 ; gain = 0.000 ; free physical = 5356 ; free virtual = 15157\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "INFO: [Pwropt 34-9] Applying IDT optimizations ...\n",
      "INFO: [Pwropt 34-10] Applying ODC optimizations ...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "\n",
      "\n",
      "Starting PowerOpt Patch Enables Task\n",
      "INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.\n",
      "INFO: [Pwropt 34-201] Structural ODC has moved 120 WE to EN ports\n",
      "Number of BRAM Ports augmented: 4 newly gated: 133 Total Ports: 256\n",
      "Number of Flops added for Enable Generation: 3\n",
      "\n",
      "Ending PowerOpt Patch Enables Task | Checksum: f0473e8a\n",
      "\n",
      "Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5236 ; free virtual = 15039\n",
      "Ending Power Optimization Task | Checksum: f0473e8a\n",
      "\n",
      "Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.844 ; gain = 643.562 ; free physical = 5297 ; free virtual = 15100\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Logic Optimization Task | Checksum: 17e8f986b\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5246 ; free virtual = 15051\n",
      "Ending Final Cleanup Task | Checksum: 17e8f986b\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5246 ; free virtual = 15051\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5246 ; free virtual = 15051\n",
      "Ending Netlist Obfuscation Task | Checksum: 17e8f986b\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5246 ; free virtual = 15051\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "46 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3412.844 ; gain = 1119.418 ; free physical = 5246 ; free virtual = 15051\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5249 ; free virtual = 15057\n",
      "INFO: [Common 17-1381] The checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5238 ; free virtual = 15089\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5226 ; free virtual = 15078\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11a9ddbc2\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5226 ; free virtual = 15078\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5226 ; free virtual = 15079\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5c491432\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5183 ; free virtual = 15038\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 1af3cbf60\n",
      "\n",
      "Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5099 ; free virtual = 14956\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 1af3cbf60\n",
      "\n",
      "Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5099 ; free virtual = 14956\n",
      "Phase 1 Placer Initialization | Checksum: 1af3cbf60\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5099 ; free virtual = 14956\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: f7d89e75\n",
      "\n",
      "Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5166 ; free virtual = 15024\n",
      "\n",
      "Phase 2.2 Global Placement Core\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer\n",
      "INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2037 LUT instances to create LUTNM shape\n",
      "INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 862 nets or cells. Created 0 new cell, deleted 862 existing cells and moved 0 existing cell\n",
      "INFO: [Physopt 32-65] No nets found for high-fanout optimization.\n",
      "INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.\n",
      "INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.\n",
      "INFO: [Physopt 32-949] No candidate nets found for HD net replication\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5076 ; free virtual = 14936\n",
      "\n",
      "Summary of Physical Synthesis Optimizations\n",
      "============================================\n",
      "\n",
      "\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  LUT Combining                                    |            0  |            862  |                   862  |           0  |           1  |  00:00:01  |\n",
      "|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |\n",
      "|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Total                                            |            0  |            862  |                   862  |           0  |           3  |  00:00:01  |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a05665aa\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5065 ; free virtual = 14923\n",
      "Phase 2.2 Global Placement Core | Checksum: 21a4072cf\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5071 ; free virtual = 14929\n",
      "Phase 2 Global Placement | Checksum: 21a4072cf\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:24 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5071 ; free virtual = 14929\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 19cec49ef\n",
      "\n",
      "Time (s): cpu = 00:00:57 ; elapsed = 00:00:24 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5074 ; free virtual = 14932\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ce0ca042\n",
      "\n",
      "Time (s): cpu = 00:01:03 ; elapsed = 00:00:27 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5062 ; free virtual = 14922\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 2164414ea\n",
      "\n",
      "Time (s): cpu = 00:01:04 ; elapsed = 00:00:28 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5060 ; free virtual = 14921\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 20aa36621\n",
      "\n",
      "Time (s): cpu = 00:01:04 ; elapsed = 00:00:28 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5060 ; free virtual = 14920\n",
      "\n",
      "Phase 3.5 Fast Optimization\n",
      "Phase 3.5 Fast Optimization | Checksum: 14b67c836\n",
      "\n",
      "Time (s): cpu = 00:01:09 ; elapsed = 00:00:29 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5060 ; free virtual = 14918\n",
      "\n",
      "Phase 3.6 Small Shape Detail Placement\n",
      "Phase 3.6 Small Shape Detail Placement | Checksum: 206efd474\n",
      "\n",
      "Time (s): cpu = 00:01:14 ; elapsed = 00:00:34 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5048 ; free virtual = 14906\n",
      "\n",
      "Phase 3.7 Re-assign LUT pins\n",
      "Phase 3.7 Re-assign LUT pins | Checksum: 13b3a630e\n",
      "\n",
      "Time (s): cpu = 00:01:15 ; elapsed = 00:00:35 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5051 ; free virtual = 14910\n",
      "\n",
      "Phase 3.8 Pipeline Register Optimization\n",
      "Phase 3.8 Pipeline Register Optimization | Checksum: 1f66a223c\n",
      "\n",
      "Time (s): cpu = 00:01:15 ; elapsed = 00:00:35 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5051 ; free virtual = 14910\n",
      "\n",
      "Phase 3.9 Fast Optimization\n",
      "Phase 3.9 Fast Optimization | Checksum: 21ac2a61c\n",
      "\n",
      "Time (s): cpu = 00:01:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5051 ; free virtual = 14912\n",
      "Phase 3 Detail Placement | Checksum: 21ac2a61c\n",
      "\n",
      "Time (s): cpu = 00:01:23 ; elapsed = 00:00:37 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5050 ; free virtual = 14911\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "\n",
      "Phase 4.1.1 Post Placement Optimization\n",
      "Post Placement Optimization Initialization | Checksum: 26aa04d1f\n",
      "\n",
      "Phase 4.1.1.1 BUFG Insertion\n",
      "\n",
      "Starting Physical Synthesis Task\n",
      "\n",
      "Phase 1 Physical Synthesis Initialization\n",
      "INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.332 | TNS=-4.130 |\n",
      "Phase 1 Physical Synthesis Initialization | Checksum: 1ffd45005\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5052 ; free virtual = 14911\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer30_out_V_data_0_V_U/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_10u_config6_s_fu_287/grp_dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0_fu_343/ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_4u_config14_s_fu_273/grp_dense_latency_ap_fixed_ap_fixed_7_3_5_3_0_config14_mult_0_0_0_0_0_fu_311/ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_3_5_3_0_10u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_10u_config2_s_fu_147/grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_0_0_fu_175/ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_10u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_10u_config6_s_fu_287/grp_dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0_fu_343/grp_dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0_fu_343_ap_ce, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_3_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_7_3_5_3_0_4u_config14_s_fu_273/grp_dense_latency_ap_fixed_ap_fixed_7_3_5_3_0_config14_mult_0_0_0_0_0_fu_311/ap_CS_fsm_reg[1], BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 6, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.\n",
      "Ending Physical Synthesis Task | Checksum: 1d7b52b10\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5043 ; free virtual = 14904\n",
      "Phase 4.1.1.1 BUFG Insertion | Checksum: 26aa04d1f\n",
      "\n",
      "Time (s): cpu = 00:01:36 ; elapsed = 00:00:42 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5046 ; free virtual = 14907\n",
      "INFO: [Place 30-746] Post Placement Timing Summary WNS=0.542. For the most accurate timing information please run report_timing.\n",
      "Phase 4.1.1 Post Placement Optimization | Checksum: 1824dfc43\n",
      "\n",
      "Time (s): cpu = 00:01:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5043 ; free virtual = 14901\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 1824dfc43\n",
      "\n",
      "Time (s): cpu = 00:01:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5042 ; free virtual = 14901\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 1824dfc43\n",
      "\n",
      "Time (s): cpu = 00:01:38 ; elapsed = 00:00:44 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5043 ; free virtual = 14902\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 1824dfc43\n",
      "\n",
      "Time (s): cpu = 00:01:38 ; elapsed = 00:00:45 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5043 ; free virtual = 14902\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5043 ; free virtual = 14902\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 1026304bb\n",
      "\n",
      "Time (s): cpu = 00:01:38 ; elapsed = 00:00:45 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5042 ; free virtual = 14901\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1026304bb\n",
      "\n",
      "Time (s): cpu = 00:01:39 ; elapsed = 00:00:45 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5045 ; free virtual = 14904\n",
      "Ending Placer Task | Checksum: f2f671bf\n",
      "\n",
      "Time (s): cpu = 00:01:39 ; elapsed = 00:00:45 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5045 ; free virtual = 14904\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "86 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "place_design: Time (s): cpu = 00:01:41 ; elapsed = 00:00:47 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 5087 ; free virtual = 14945\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4785 ; free virtual = 14861\n",
      "INFO: [Common 17-1381] The checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4820 ; free virtual = 14830\n",
      "INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4805 ; free virtual = 14815\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4775 ; free virtual = 14787\n",
      "Command: phys_opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.\n",
      "INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "95 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "phys_opt_design completed successfully\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4589 ; free virtual = 14817\n",
      "INFO: [Common 17-1381] The checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4644 ; free virtual = 14805\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: cddbb4a3 ConstDB: 0 ShapeSum: 251abd1c RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 12170eba2\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4597 ; free virtual = 14758\n",
      "Post Restoration Checksum: NetGraph: 9b35c1e8 NumContArr: 863b29ba Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "\n",
      "Phase 2.1 Create Timer\n",
      "Phase 2.1 Create Timer | Checksum: 12170eba2\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4610 ; free virtual = 14771\n",
      "\n",
      "Phase 2.2 Fix Topology Constraints\n",
      "Phase 2.2 Fix Topology Constraints | Checksum: 12170eba2\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4566 ; free virtual = 14728\n",
      "\n",
      "Phase 2.3 Pre Route Cleanup\n",
      "Phase 2.3 Pre Route Cleanup | Checksum: 12170eba2\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4567 ; free virtual = 14729\n",
      " Number of Nodes with overlaps = 0\n",
      "\n",
      "Phase 2.4 Update Timing\n",
      "Phase 2.4 Update Timing | Checksum: 1fe705888\n",
      "\n",
      "Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4504 ; free virtual = 14666\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.810  | TNS=0.000  | WHS=-0.286 | THS=-555.677|\n",
      "\n",
      "Phase 2 Router Initialization | Checksum: 17fe64eff\n",
      "\n",
      "Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4491 ; free virtual = 14653\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0 %\n",
      "  Global Horizontal Routing Utilization  = 0 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 48328\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 48328\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: 14686c8ac\n",
      "\n",
      "Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4452 ; free virtual = 14614\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 2918\n",
      " Number of Nodes with overlaps = 284\n",
      " Number of Nodes with overlaps = 76\n",
      " Number of Nodes with overlaps = 24\n",
      " Number of Nodes with overlaps = 4\n",
      " Number of Nodes with overlaps = 3\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.157  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 12a314d0a\n",
      "\n",
      "Time (s): cpu = 00:01:09 ; elapsed = 00:00:28 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4518 ; free virtual = 14681\n",
      "\n",
      "Phase 4.2 Global Iteration 1\n",
      " Number of Nodes with overlaps = 9\n",
      " Number of Nodes with overlaps = 4\n",
      " Number of Nodes with overlaps = 3\n",
      " Number of Nodes with overlaps = 3\n",
      " Number of Nodes with overlaps = 4\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.157  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.2 Global Iteration 1 | Checksum: 1b5a5b8ac\n",
      "\n",
      "Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4518 ; free virtual = 14683\n",
      "Phase 4 Rip-up And Reroute | Checksum: 1b5a5b8ac\n",
      "\n",
      "Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4519 ; free virtual = 14683\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "\n",
      "Phase 5.1 Delay CleanUp\n",
      "\n",
      "Phase 5.1.1 Update Timing\n",
      "Phase 5.1.1 Update Timing | Checksum: 203d69622\n",
      "\n",
      "Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4520 ; free virtual = 14682\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.203  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 5.1 Delay CleanUp | Checksum: 203d69622\n",
      "\n",
      "Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4520 ; free virtual = 14682\n",
      "\n",
      "Phase 5.2 Clock Skew Optimization\n",
      "Phase 5.2 Clock Skew Optimization | Checksum: 203d69622\n",
      "\n",
      "Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4520 ; free virtual = 14682\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 203d69622\n",
      "\n",
      "Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4520 ; free virtual = 14682\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "\n",
      "Phase 6.1.1 Update Timing\n",
      "Phase 6.1.1 Update Timing | Checksum: 2254ba39d\n",
      "\n",
      "Time (s): cpu = 00:01:20 ; elapsed = 00:00:34 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4524 ; free virtual = 14686\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.203  | TNS=0.000  | WHS=0.015  | THS=0.000  |\n",
      "\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 24816d5d0\n",
      "\n",
      "Time (s): cpu = 00:01:20 ; elapsed = 00:00:34 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4524 ; free virtual = 14687\n",
      "Phase 6 Post Hold Fix | Checksum: 24816d5d0\n",
      "\n",
      "Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4523 ; free virtual = 14686\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 9.37118 %\n",
      "  Global Horizontal Routing Utilization  = 12.2005 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 2210a132d\n",
      "\n",
      "Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4524 ; free virtual = 14686\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 2210a132d\n",
      "\n",
      "Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4524 ; free virtual = 14686\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 206cf6af5\n",
      "\n",
      "Time (s): cpu = 00:01:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4521 ; free virtual = 14686\n",
      "\n",
      "Phase 10 Post Router Timing\n",
      "INFO: [Route 35-57] Estimated Timing Summary | WNS=0.203  | TNS=0.000  | WHS=0.015  | THS=0.000  |\n",
      "\n",
      "INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.\n",
      "Phase 10 Post Router Timing | Checksum: 206cf6af5\n",
      "\n",
      "Time (s): cpu = 00:01:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4517 ; free virtual = 14682\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:01:22 ; elapsed = 00:00:37 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4567 ; free virtual = 14732\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "111 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4567 ; free virtual = 14732\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4254 ; free virtual = 14675\n",
      "INFO: [Common 17-1381] The checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.844 ; gain = 0.000 ; free physical = 4318 ; free virtual = 14661\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed73_r1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3452.227 ; gain = 0.000 ; free physical = 4281 ; free virtual = 14624\n",
      "INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.\n",
      "Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.\n",
      "123 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3545.281 ; gain = 93.055 ; free physical = 4171 ; free virtual = 14555\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "Command: write_bitstream -force design_1_wrapper.bit\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command write_bitstream\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).\n",
      "INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings\n",
      "INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.\n",
      "INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.\n",
      "Loading data files...\n",
      "Loading site data...\n",
      "Loading route data...\n",
      "Processing options...\n",
      "Creating bitmap...\n",
      "Creating bitstream...\n",
      "Writing bitstream ./design_1_wrapper.bit...\n",
      "INFO: [Vivado 12-1842] Bitgen Completed Successfully.\n",
      "INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "145 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "write_bitstream completed successfully\n",
      "write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3742.602 ; gain = 197.320 ; free physical = 4074 ; free virtual = 14474\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 09:46:05 2025...\n",
      "[Tue Mar 25 09:46:10 2025] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:07:15 ; elapsed = 00:06:59 . Memory (MB): peak = 2349.340 ; gain = 0.000 ; free physical = 5969 ; free virtual = 16372\n",
      "# open_run impl_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2349.340 ; gain = 0.000 ; free physical = 5803 ; free virtual = 16214\n",
      "INFO: [Netlist 29-17] Analyzing 5397 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2020.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Timing 38-478] Restoring timing data from binary archive.\n",
      "INFO: [Timing 38-479] Binary timing data restore complete.\n",
      "INFO: [Project 1-856] Restoring constraints from binary archive.\n",
      "INFO: [Project 1-853] Binary constraint restore complete.\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.672 ; gain = 74.008 ; free physical = 5118 ; free virtual = 15531\n",
      "Restored from archive | CPU: 1.790000 secs | Memory: 60.832481 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.672 ; gain = 74.008 ; free physical = 5118 ; free virtual = 15531\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.672 ; gain = 0.000 ; free physical = 5113 ; free virtual = 15527\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 9 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "  SRLC32E => SRL16E: 3 instances\n",
      "\n",
      "open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2810.672 ; gain = 461.332 ; free physical = 5112 ; free virtual = 15526\n",
      "# report_utilization -file util.rpt -hierarchical -hierarchical_percentages\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 09:46:28 2025...\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 32, 32, 3]], output shape: [None, 32, 32, 3]\n",
      "Layer name: q_conv2d, layer type: QConv2D, input shapes: [[None, 32, 32, 3]], output shape: [None, 32, 32, 10]\n",
      "Layer name: batch_normalization, layer type: BatchNormalization, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_conv2d_1, layer type: QConv2D, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: batch_normalization_1, layer type: BatchNormalization, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_conv2d_2, layer type: QConv2D, input shapes: [[None, 32, 32, 3]], output shape: [None, 32, 32, 10]\n",
      "Layer name: add, layer type: Merge, input shapes: [[None, 32, 32, 10], [None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D, input shapes: [[None, 32, 32, 10]], output shape: [None, 16, 16, 10]\n",
      "Layer name: q_conv2d_3, layer type: QConv2D, input shapes: [[None, 16, 16, 10]], output shape: [None, 14, 14, 4]\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D, input shapes: [[None, 14, 14, 4]], output shape: [None, 7, 7, 4]\n",
      "Layer name: q_conv2d_4, layer type: QConv2D, input shapes: [[None, 7, 7, 4]], output shape: [None, 5, 5, 4]\n",
      "Layer name: max_pooling2d_2, layer type: MaxPooling2D, input shapes: [[None, 5, 5, 4]], output shape: [None, 2, 2, 4]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 2, 2, 4]], output shape: [None, 16]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 16]], output shape: [None, 10]\n",
      "Layer name: activation, layer type: Softmax, input shapes: [[None, 10]], output shape: [None, 10]\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 32, 32, 3]], output shape: [None, 32, 32, 3]\n",
      "Layer name: q_conv2d, layer type: QConv2D, input shapes: [[None, 32, 32, 3]], output shape: [None, 32, 32, 10]\n",
      "Layer name: batch_normalization, layer type: BatchNormalization, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_conv2d_1, layer type: QConv2D, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: batch_normalization_1, layer type: BatchNormalization, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_activation_1, layer type: Activation, input shapes: [[None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: q_conv2d_2, layer type: QConv2D, input shapes: [[None, 32, 32, 3]], output shape: [None, 32, 32, 10]\n",
      "Layer name: add, layer type: Merge, input shapes: [[None, 32, 32, 10], [None, 32, 32, 10]], output shape: [None, 32, 32, 10]\n",
      "Layer name: max_pooling2d, layer type: MaxPooling2D, input shapes: [[None, 32, 32, 10]], output shape: [None, 16, 16, 10]\n",
      "Layer name: q_conv2d_3, layer type: QConv2D, input shapes: [[None, 16, 16, 10]], output shape: [None, 14, 14, 4]\n",
      "Layer name: max_pooling2d_1, layer type: MaxPooling2D, input shapes: [[None, 14, 14, 4]], output shape: [None, 7, 7, 4]\n",
      "Layer name: q_conv2d_4, layer type: QConv2D, input shapes: [[None, 7, 7, 4]], output shape: [None, 5, 5, 4]\n",
      "Layer name: max_pooling2d_2, layer type: MaxPooling2D, input shapes: [[None, 5, 5, 4]], output shape: [None, 2, 2, 4]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 2, 2, 4]], output shape: [None, 16]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 16]], output shape: [None, 10]\n",
      "Layer name: activation, layer type: Softmax, input shapes: [[None, 10]], output shape: [None, 10]\n",
      "Creating HLS model\n",
      "WARNING: You set a Part that does not correspond to the Board you specified. The correct Part is now set.\n",
      "Writing HLS project\n",
      "Done\n",
      "\n",
      "precision_setting = fixed<7,4>, reuse_factor = 1\n",
      "\n",
      "测试准确率中, 用时较长\n",
      "\n",
      " 准确率: 11.95%\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /opt/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'lxz' on host 'HonorX14' (Linux_x86_64 version 6.8.0-52-generic) on Tue Mar 25 09:47:28 CST 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS\n",
      "INFO: [HLS 200-10] In directory '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Creating and opening project '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Creating and opening solution '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_prj/solution1'.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:74\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:78\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:66:71\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:66:75\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:78:74\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:78:78\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:82:71\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:82:75\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:90:86\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:90:91\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:102:77\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:102:82\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:106:92\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:106:97\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:114:77\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:114:82\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:118:92\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:118:97\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:127:72\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:127:77\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:131:89\n",
      "WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:131:94\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 22 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... \n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2\n",
      "WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1506.836 ; gain = 1097.754 ; free physical = 5738 ; free virtual = 16294\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1506.836 ; gain = 1097.754 ; free physical = 5738 ; free virtual = 16294\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::fill_data<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::fill_zero<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:13).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::clone_stream<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>' (firmware/nnet_utils/nnet_stream.h:35).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::clone_stream<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>' (firmware/nnet_utils/nnet_stream.h:35).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::clone_stream<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>' (firmware/nnet_utils/nnet_stream.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[].1' into 'nnet::clone_stream<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>' (firmware/nnet_utils/nnet_stream.h:34).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:78).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' (firmware/nnet_utils/nnet_padding_stream.h:66).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_sepconv_stream.h:100).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>::dense' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:288).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:295).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::fill_data<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:24).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::fill_zero<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:13).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:295).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_sepconv_stream.h:110).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:244).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config28>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config28>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config21>' (firmware/nnet_utils/nnet_dense_stream.h:58).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::add<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config12>' (firmware/nnet_utils/nnet_merge_stream.h:26).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::add<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config12>' (firmware/nnet_utils/nnet_merge_stream.h:26).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::add<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config12>' (firmware/nnet_utils/nnet_merge_stream.h:26).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config8>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config8>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:108).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config32_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config8>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:78).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:70).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:62).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_zero<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::fill_data<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' into 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' (firmware/nnet_utils/nnet_padding_stream.h:66).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>::dense' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:288).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:108).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config32_mult>::dense' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_sepconv_stream.h:104).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config32_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_sepconv_stream.h:104).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config32_mult>' into 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_sepconv_stream.h:104).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pointwise_mult_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' into 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:116).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config13>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>::dense' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:288).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:295).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:295).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_pooling_stream.h:203).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config21>' (firmware/nnet_utils/nnet_dense_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config27>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config27>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' (firmware/nnet_utils/nnet_batchnorm_stream.h:41).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv2d_stream.h:108).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::weight_exponential<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, exponent_scale26_t>::product' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_conv_stream.h:232).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config16>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>::dense' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:288).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv2d_stream.h:108).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::weight_exponential<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, exponent_scale27_t>::product' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config27>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_conv_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config19>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_pooling_stream.h:204).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_pooling_stream.h:247).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_common.h:44->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>::dense' into 'nnet::dense_wrapper<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' into 'nnet::dense_wrapper<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' into 'nnet::dense_wrapper<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense_stream.h:20).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::weight_exponential<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, exponent_scale28_t>::product' into 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config28>' (firmware/nnet_utils/nnet_batchnorm_stream.h:42).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1506.836 ; gain = 1097.754 ; free physical = 5710 ; free virtual = 16298\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' into 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:44) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config23>' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config23>' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.\n",
      "WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.\n",
      "INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1506.836 ; gain = 1097.754 ; free physical = 5720 ; free virtual = 16317\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:13:1) on argument 'input_1.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:13:94) on argument 'layer23_out.V.data.V' (firmware/myproject.cpp:9). This interface directive will be discarded. Please apply it on an argument of top module.\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).\n",
      "WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 28-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 28-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:94) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 28-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 28-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_batchnorm_stream.h:29) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:53) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data1.data.V' (firmware/nnet_utils/nnet_stream.h:26) into a 21-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data2.data.V' (firmware/nnet_utils/nnet_stream.h:27) into a 21-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_merge_stream.h:20) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 21-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:277) into a 28-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:277) into a 28-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:277) into a 70-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:277) into a 70-bit variable.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>'.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>'.\n",
      "WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:190) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>'.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' for pipelining.\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_sepconv2d_stream.h:111) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:25) in function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config27>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:25) in function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:25) in function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config8>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'BatchNormLoop' (firmware/nnet_utils/nnet_batchnorm_stream.h:25) in function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config28>' (firmware/nnet_utils/nnet_batchnorm_stream.h:18:43).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:34) in function 'nnet::dense<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config21>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'CloneLoop' (firmware/nnet_utils/nnet_stream.h:22) in function 'nnet::clone_stream<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'AddLoop' (firmware/nnet_utils/nnet_merge_stream.h:15) in function 'nnet::add<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config12>' for pipelining.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:54:5).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:189:62).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:54:5).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:189:62).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:54:5).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:189:62).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) because its parent loop or function is pipelined.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54:5).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:189:62).\n",
      "WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) because its parent loop or function is pipelined.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (firmware/nnet_utils/nnet_padding_stream.h:22) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2.3' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (firmware/nnet_utils/nnet_padding_stream.h:11) in function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitData' (firmware/nnet_utils/nnet_sepconv_stream.h:98) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_sepconv_stream.h:108) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config27>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config8>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'BatchNormpack' (firmware/nnet_utils/nnet_batchnorm_stream.h:33) in function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config28>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:40) in function 'nnet::dense<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config21>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:56) in function 'nnet::dense<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config21>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ClonePack' (firmware/nnet_utils/nnet_stream.h:32) in function 'nnet::clone_stream<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'AddPack' (firmware/nnet_utils/nnet_merge_stream.h:24) in function 'nnet::add<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config12>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 16.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 36.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 36.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 90.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 90.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 4.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 90.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 90.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 27.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 27.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 10.\n",
      "INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 2.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.\n",
      "INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' completely with a factor of 3.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.4' (firmware/nnet_utils/nnet_padding_stream.h:21) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.3' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.5' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.6' (firmware/nnet_utils/nnet_padding_stream.h:10) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'res_part.data.V.10' (firmware/nnet_utils/nnet_padding_stream.h:21) automatically.\n",
      "INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.6' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.5' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.4' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer29_cpy1.V.data.V' (firmware/myproject.cpp:50) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer30_out.V.data.V' (firmware/myproject.cpp:56) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:68) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer31_out.V.data.V' (firmware/myproject.cpp:72) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer28_out.V.data.V' (firmware/myproject.cpp:129) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:80) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:84) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:64) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer27_out.V.data.V' (firmware/myproject.cpp:116) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer19_out.V.data.V' (firmware/myproject.cpp:120) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer26_out.V.data.V' (firmware/myproject.cpp:104) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer16_out.V.data.V' (firmware/myproject.cpp:108) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.data.V' (firmware/myproject.cpp:92) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:96) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer29_cpy2.V.data.V' (firmware/myproject.cpp:52) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:88) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer17_out.V.data.V' (firmware/myproject.cpp:112) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer14_out.V.data.V' (firmware/myproject.cpp:100) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:76) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:60) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer21_out.V.data.V' (firmware/myproject.cpp:125) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.6' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.6'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.5'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.16' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.4'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'w10.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b10.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_sepconv_stream.h:88) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res.i'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's27.sign.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's27.weight.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b27.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's26.sign.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's26.weight.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b26.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's8.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's4.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b4.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's28.sign.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 's28.weight.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b28.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:27) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.26' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b21.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:274) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b17.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:274) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b14.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res_out'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer29_cpy1.V.data.V' (firmware/myproject.cpp:50) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer30_out.V.data.V' (firmware/myproject.cpp:56) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:68) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer31_out.V.data.V' (firmware/myproject.cpp:72) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer28_out.V.data.V' (firmware/myproject.cpp:129) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:80) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:84) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:64) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer27_out.V.data.V' (firmware/myproject.cpp:116) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer19_out.V.data.V' (firmware/myproject.cpp:120) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer26_out.V.data.V' (firmware/myproject.cpp:104) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer16_out.V.data.V' (firmware/myproject.cpp:108) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.data.V' (firmware/myproject.cpp:92) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:96) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer29_cpy2.V.data.V' (firmware/myproject.cpp:52) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:88) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer17_out.V.data.V' (firmware/myproject.cpp:112) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer14_out.V.data.V' (firmware/myproject.cpp:100) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:76) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer21_out.V.data.V' (firmware/myproject.cpp:125) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.6'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.5'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.4'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:224) in dimension 2 completely.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' into 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' into 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:44) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:44) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config23>' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config23>' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'weights.V' to 'w17.V'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[0].V' to 'b17.V.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[1].V' to 'b17.V.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[2].V' to 'b17.V.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[3].V' to 'b17.V.3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'weights.V' to 'w14.V'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[0].V' to 'b14.V.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[1].V' to 'b14.V.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[2].V' to 'b14.V.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[3].V' to 'b14.V.3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'weights.V' to 'w6.V'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[0].V' to 'b6.V.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[1].V' to 'b6.V.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[2].V' to 'b6.V.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[3].V' to 'b6.V.3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[4].V' to 'b6.V.4'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[5].V' to 'b6.V.5'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[6].V' to 'b6.V.6'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[7].V' to 'b6.V.7'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[8].V' to 'b6.V.8'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[9].V' to 'b6.V.9'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'weights.V' to 'w2.V'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[0].V' to 'b2.V.0'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[1].V' to 'b2.V.1'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[2].V' to 'b2.V.2'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[3].V' to 'b2.V.3'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[4].V' to 'b2.V.4'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[5].V' to 'b2.V.5'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[6].V' to 'b2.V.6'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[7].V' to 'b2.V.7'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[8].V' to 'b2.V.8'.\n",
      "INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_mult.h:26:9) to 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) by setting 'biases[9].V' to 'b2.V.9'.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 21 process function(s): \n",
      "\t 'nnet::clone_stream<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>'\n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>'\n",
      "\t 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config8>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>'\n",
      "\t 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>'\n",
      "\t 'nnet::add<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config12>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>'\n",
      "\t 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config27>'\n",
      "\t 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>'\n",
      "\t 'nnet::dense<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config21>'\n",
      "\t 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config28>'\n",
      "\t 'nnet::softmax<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>'.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): \n",
      "\t 'Loop_1_proc622'\n",
      "\t 'myproject'\n",
      "\t 'Block_myproject_axi_.exit51_proc'\n",
      "\t 'Loop_2_proc'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>'... converting 41 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>'... converting 31 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>'... converting 31 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:46:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:44:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:46:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:20:41) in function 'Loop_1_proc622'... converting 10 basic blocks.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:46) automatically.\n",
      "INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:33:96)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' (firmware/nnet_utils/nnet_dense_latency.h:17:13)...70 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)...440 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:13)...125 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...68 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...176 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)...3 expression(s) balanced.\n",
      "INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)...3 expression(s) balanced.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1923.695 ; gain = 1514.613 ; free physical = 5349 ; free virtual = 16058\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_sepconv2d_stream.h:109:66) in function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:84:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:84:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:84:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>'.\n",
      "INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:84:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>'.\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config30>' to 'zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<7,4,5,3,0>,3u>,config30>' (firmware/nnet_utils/nnet_padding_stream.h:15:49)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::zeropad2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config31>' to 'zeropad2d_cl<array,array<ap_fixed<7,4,5,3,0>,10u>,config31>' (firmware/nnet_utils/nnet_padding_stream.h:15:49)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' to 'softmax_stable<array,array<ap_fixed<7,4,5,3,0>,10u>,softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:44:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config23>' to 'softmax<array,array<ap_fixed<7,4,5,3,0>,10u>,softmax_config23>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' to 'shift_line_buffer<array<ap_fixed<7, 4, 5, 3, 0>, 4u>, config17>' (firmware/nnet_utils/nnet_conv_stream.h:221:41)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, config2>' to 'shift_line_buffer<array<ap_fixed<7, 4, 5, 3, 0>, 3u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:221:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' to 'shift_line_buffer<array<ap_fixed<7, 4, 5, 3, 0>, 10u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:221:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config14>' to 'shift_line_buffer<array<ap_fixed<7, 4, 5, 3, 0>, 10u>, config14>' (firmware/nnet_utils/nnet_conv_stream.h:221:41)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config9>' to 'relu<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,relu_config9>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, relu_config5>' to 'relu<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:37:44)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config19>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<7,4,5,3,0>,4u>,config19>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config16>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<7,4,5,3,0>,4u>,config16>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' to 'pooling2d_cl<array,array<ap_fixed<7,4,5,3,0>,10u>,config13>' (firmware/nnet_utils/nnet_pooling_stream.h:66:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::pointwise_conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config32>' to 'pointwise_conv_2d_cl<array,array<ap_fixed<7,4,5,3,0>,10u>,config32>' (firmware/nnet_utils/nnet_sepconv2d_stream.h:33:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config27>' to 'normalize<array<ap_fixed,4u>,array<ap_fixed<7,4,5,3,0>,4u>,config27>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config26>' to 'normalize<array<ap_fixed,4u>,array<ap_fixed<7,4,5,3,0>,4u>,config26>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config8>' to 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,config8>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config4>' to 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,config4>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:56)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::normalize<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config28>' to 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,config28>' (firmware/nnet_utils/nnet_batchnorm_stream.h:22:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config21>' to 'dense_wrapper<ap_fixed<7, 4, 5, 3, 0>, ap_fixed<7, 4, 5, 3, 0>, config21>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config6_mult>.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config17_mult>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<7,4,5,3,0>,config17_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<7,4,5,3,0>,config14_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config21>' to 'dense<array<ap_fixed,4u>,array<ap_fixed<7,4,5,3,0>,10u>,config21>' (firmware/nnet_utils/nnet_dense_stream.h:34:39)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<7,4,5,3,0>,4u>,config17>' (firmware/nnet_utils/nnet_conv2d_stream.h:84:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' to 'conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<7,4,5,3,0>,10u>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:84:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' to 'conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,4u>,config14>' (firmware/nnet_utils/nnet_conv2d_stream.h:84:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' to 'conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:84:27)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config17>' to 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,4u>,config17>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config2>' to 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,10u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config14>' to 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,4u>,config14>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config6>' to 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,10u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:54:5)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::clone_stream<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 3u>, 3072>' to 'clone_stream<array<ap_fixed,3u>,array<ap_fixed<7,4,5,3,0>,3u>,3072>' (firmware/nnet_utils/nnet_stream.h:22:43)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::add<nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<7, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config12>' to 'add<array,array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,config12>' (firmware/nnet_utils/nnet_merge_stream.h:15:60)\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:01:10 . Memory (MB): peak = 1923.695 ; gain = 1514.613 ; free physical = 5141 ; free virtual = 15865\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'clone_stream<array<ap_fixed,3u>,array<ap_fixed<7,4,5,3,0>,3u>,3072>' to 'clone_stream_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_3u_3072_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array<ap_fixed,3u>,array<ap_fixed<7,4,5,3,0>,3u>,config30>' to 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_3u_config30_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<7, 4, 5, 3, 0>, 3u>, config2>' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_0_0'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,10u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_10u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<7,4,5,3,0>,10u>,config2>' to 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_10u_config2_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,config4>' to 'normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config4_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,relu_config5>' to 'relu_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_relu_config5_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'zeropad2d_cl<array,array<ap_fixed<7,4,5,3,0>,10u>,config31>' to 'zeropad2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config31_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<7, 4, 5, 3, 0>, 10u>, config6>' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config6_mult>.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,10u>,config6>' to 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_10u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,config6>' to 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config6_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,config8>' to 'normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config8_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,relu_config9>' to 'relu_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_relu_config9_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_2d_cl<array,array<ap_fixed<7,4,5,3,0>,10u>,config32>' to 'pointwise_conv_2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config32_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'add<array,array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,config12>' to 'add_array_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config12_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<7,4,5,3,0>,10u>,config13>' to 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<7, 4, 5, 3, 0>, 10u>, config14>' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<7,4,5,3,0>,config14_mult>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_7_4_5_3_0_config14_mult_0_0_0_0_0'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,4u>,config14>' to 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_4u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,4u>,config14>' to 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_4u_config14_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,4u>,array<ap_fixed<7,4,5,3,0>,4u>,config26>' to 'normalize_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config26_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<7,4,5,3,0>,4u>,config16>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<7, 4, 5, 3, 0>, 4u>, config17>' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<7,4,5,3,0>,config17_mult>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_7_4_5_3_0_config17_mult_0_0_0_0_0'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,4u>,config17>' to 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_4u_config17_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<7,4,5,3,0>,4u>,config17>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config17_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,4u>,array<ap_fixed<7,4,5,3,0>,4u>,config27>' to 'normalize_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config27_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<7,4,5,3,0>,4u>,config19>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<7, 4, 5, 3, 0>, ap_fixed<7, 4, 5, 3, 0>, config21>' to 'dense_wrapper_ap_fixed_7_4_5_3_0_ap_fixed_7_4_5_3_0_config21_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,4u>,array<ap_fixed<7,4,5,3,0>,10u>,config21>' to 'dense_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_10u_config21_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,config28>' to 'normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config28_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<7,4,5,3,0>,10u>,softmax_config23>' to 'softmax_stable_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<7,4,5,3,0>,10u>,softmax_config23>' to 'softmax_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit51_proc' to 'Block_myproject_axi_exit51_proc'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,config4>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,config8>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'pointwise_conv_2d_cl<array,array<ap_fixed<7,4,5,3,0>,10u>,config32>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,4u>,array<ap_fixed<7,4,5,3,0>,4u>,config26>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,4u>,array<ap_fixed<7,4,5,3,0>,4u>,config27>': cannot find any operation of 'mul'.\n",
      "WARNING: [SYN 201-223] Checking resource limit in 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,config28>': cannot find any operation of 'mul'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc622' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 69.89 seconds; current allocated memory: 675.489 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 675.982 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'clone_stream_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_3u_3072_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'CloneLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 676.149 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 676.321 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_3u_config30_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 676.508 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 676.746 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<7, 4, 5, 3, 0>, 3u>, config2>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 676.920 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 677.155 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config2_mult>.0.0.0.0.0.0.0.0.0.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 678.815 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 681.848 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_10u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,10u>,config2>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_10u_config2_s' consists of the following:\n",
      "\t'load' operation ('sX_4_load', firmware/nnet_utils/nnet_conv_stream.h:284) on static variable 'sX_4' [122]  (0 ns)\n",
      "\t'add' operation ('add_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [156]  (2.55 ns)\n",
      "\t'select' operation ('select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [157]  (0.698 ns)\n",
      "\t'store' operation ('sX_4_write_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) of variable 'select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318 on static variable 'sX_4' [158]  (1.77 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 682.466 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 683.292 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_10u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.4325ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_10u_config2_s' consists of the following:\n",
      "\tfifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) [71]  (2.19 ns)\n",
      "\t'call' operation ('_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) to 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,10u>,config2>' [75]  (3.25 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 683.670 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 684.061 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 684.519 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 684.992 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 685.210 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 685.586 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'zeropad2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config31_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 685.852 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 686.257 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<7, 4, 5, 3, 0>, 10u>, config6>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 686.786 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 687.492 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config6_mult>.0.0.0.0.0.0.0.0.0.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 693.421 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 706.035 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_10u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,10u>,config6>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_10u_config6_s' consists of the following:\n",
      "\t'load' operation ('sX_6_load', firmware/nnet_utils/nnet_conv_stream.h:284) on static variable 'sX_6' [339]  (0 ns)\n",
      "\t'add' operation ('add_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [373]  (2.55 ns)\n",
      "\t'select' operation ('select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [374]  (0.698 ns)\n",
      "\t'store' operation ('sX_6_write_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) of variable 'select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318 on static variable 'sX_6' [375]  (1.77 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 707.494 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 709.507 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.4325ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config6_s' consists of the following:\n",
      "\tfifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) [141]  (2.19 ns)\n",
      "\t'call' operation ('_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) to 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,10u>,config6>' [152]  (3.25 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 710.195 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 711.035 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 711.818 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 712.314 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_relu_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 712.493 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 712.869 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config32_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 713.220 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 713.662 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'add_array_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'AddLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 713.865 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 714.329 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_2_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_2' and 'load' operation ('sX_2_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_2'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [246]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 715.205 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 716.332 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<7, 4, 5, 3, 0>, 10u>, config14>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 716.980 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 717.682 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_7_4_5_3_0_config14_mult_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<7,4,5,3,0>,config14_mult>.0.0.0.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 720.572 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 725.048 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_4u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,4u>,config14>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_4u_config14_s' consists of the following:\n",
      "\t'load' operation ('sX_5_load', firmware/nnet_utils/nnet_conv_stream.h:284) on static variable 'sX_5' [323]  (0 ns)\n",
      "\t'add' operation ('add_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [351]  (2.55 ns)\n",
      "\t'select' operation ('select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [352]  (0.698 ns)\n",
      "\t'store' operation ('sX_5_write_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) of variable 'select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318 on static variable 'sX_5' [353]  (1.77 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 726.093 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 727.763 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_4u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.4215ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_4u_config14_s' consists of the following:\n",
      "\tfifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) [128]  (2.19 ns)\n",
      "\t'call' operation ('_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) to 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,4u>,config14>' [139]  (3.23 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 728.147 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 728.804 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 729.177 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 729.401 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [120]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 729.862 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 730.457 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<7, 4, 5, 3, 0>, 4u>, config17>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 730.751 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 731.037 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_7_4_5_3_0_config17_mult_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<7,4,5,3,0>,config17_mult>.0.0.0.0.0'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 732.134 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 733.824 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_4u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,4u>,config17>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_4u_config17_s' consists of the following:\n",
      "\t'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:284) on static variable 'sX_3' [133]  (0 ns)\n",
      "\t'add' operation ('add_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [161]  (2.55 ns)\n",
      "\t'select' operation ('select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) [162]  (0.698 ns)\n",
      "\t'store' operation ('sX_3_write_ln318', firmware/nnet_utils/nnet_conv_stream.h:318) of variable 'select_ln318', firmware/nnet_utils/nnet_conv_stream.h:318 on static variable 'sX_3' [163]  (1.77 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 734.363 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 735.143 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (5.4215ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config17_s' consists of the following:\n",
      "\tfifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) [67]  (2.19 ns)\n",
      "\t'call' operation ('_ln92', firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108) to 'compute_output_buffer_2d<array,array<ap_fixed<7,4,5,3,0>,4u>,config17>' [72]  (3.23 ns)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 735.381 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 735.733 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config27_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'BatchNormLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 735.929 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 736.180 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.\n",
      "WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).\n",
      "WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_s' consists of the following:\n",
      "\t'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [120]  (2.47 ns)\n",
      "\tblocking operation 1.96 ns on control path)\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 736.640 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 737.199 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_7_4_5_3_0_ap_fixed_7_4_5_3_0_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<7, 4, 5, 3, 0>, ap_fixed<7, 4, 5, 3, 0>, config21>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 738.427 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 740.183 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_10u_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 740.656 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 741.234 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'normalize<array<ap_fixed,10u>,array<ap_fixed<7,4,5,3,0>,10u>,config28>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 741.530 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 741.903 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 742.156 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 742.467 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<7,4,5,3,0>,10u>,softmax_config23>'.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s' (Function: softmax_stable<array,array<ap_fixed<7,4,5,3,0>,10u>,softmax_config23>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s' (Function: softmax_stable<array,array<ap_fixed<7,4,5,3,0>,10u>,softmax_config23>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s' (Function: softmax_stable<array,array<ap_fixed<7,4,5,3,0>,10u>,softmax_config23>): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s' (Function: softmax_stable<array,array<ap_fixed<7,4,5,3,0>,10u>,softmax_config23>): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)\n",
      "   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_common.h:46->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 21.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 743.861 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Starting global binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 745.420 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 745.811 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 746.196 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 747.448 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.83 seconds; current allocated memory: 755.941 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit51_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 757.789 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 757.964 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 758.184 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 758.562 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 758.820 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 761.685 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc622' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc622'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 764.283 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'clone_stream_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_3u_3072_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'clone_stream_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_3u_3072_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 766.402 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_3u_config30_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_3u_config30_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 767.213 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s_line_buffer_Array_V_2_0_0' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s_line_buffer_Array_V_2bkb' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s_line_buffer_Array_V_2_1_0' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s_line_buffer_Array_V_2cud' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s_line_buffer_Array_V_2_0_1' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s_line_buffer_Array_V_2dEe' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s_line_buffer_Array_V_2_1_1' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s_line_buffer_Array_V_2eOg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s_line_buffer_Array_V_2_0_2' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s_line_buffer_Array_V_2fYi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s_line_buffer_Array_V_2_1_2' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s_line_buffer_Array_V_2g8j' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_3u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 770.150 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 775.232 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_10u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_10u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 787.711 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_10u_config2_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_10u_config2_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 790.666 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config4_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config4_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 792.390 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_relu_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 794.522 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'zeropad2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config31_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'zeropad2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config31_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 796.282 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_hbi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_1522_0' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_ibs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_0_1' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_jbC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_1522_1' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_kbM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_0_2' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_lbW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_1522_2' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_mb6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_0_3' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_ncg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_1522_3' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_ocq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_0_4' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_pcA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_1522_4' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_qcK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_0_5' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_rcU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_1522_5' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_sc4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_0_6' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_tde' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_1522_6' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_udo' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_0_7' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_vdy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_1522_7' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_wdI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_0_8' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_xdS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_1522_8' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_yd2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_0_9' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_zec' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_1522_9' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s_line_buffer_Array_V_Aem' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 817.067 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0' is 5304 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 833.816 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_10u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_78' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_6' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_10u_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 4.95 seconds; current allocated memory: 882.130 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config6_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config6_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 887.951 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config8_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config8_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 890.222 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_relu_config9_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_relu_config9_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 892.325 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config32_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config32_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 894.211 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'add_array_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config12_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'add_array_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config12_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 896.651 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_36' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_37' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_38' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_4_39' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_0' to 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_Bew' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_1' to 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_CeG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_2' to 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_DeQ' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_3' to 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_Ee0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_4' to 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_Ffa' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_5' to 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_Gfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_6' to 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_Hfu' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_7' to 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_IfE' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_8' to 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_JfO' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_V_4_0_9' to 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s_line_buffer_Array_KfY' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_7_1_1': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 899.800 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VLf8' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_0' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VMgi' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VNgs' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_1' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VOgC' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VPgM' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_2' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VQgW' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_3' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VRg6' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_3' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VShg' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_4' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VThq' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_4' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VUhA' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_5' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VVhK' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_5' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VWhU' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_6' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VXh4' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_6' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VYie' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_7' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_VZio' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_7' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V0iy' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_8' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V1iI' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_8' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V2iS' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_0_9' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V3i2' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V_1_1_9' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s_line_buffer_Array_V4jc' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_10u_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 923.483 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_7_4_5_3_0_config14_mult_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_7_4_5_3_0_config14_mult_0_0_0_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 932.389 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_4u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_15' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_72' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_73' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_74' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_75' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_76' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_77' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_79' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_80' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_81' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_82' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_83' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_84' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_85' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_86' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_87' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_88' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_89' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_5' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_4u_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.05 seconds; current allocated memory: 961.492 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_4u_config14_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_4u_config14_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 966.672 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config26_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config26_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 968.032 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_5_15' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_s_line_buffer_Array_V_5_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_s_line_bu5jm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_s_line_buffer_Array_V_5_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_s_line_bu6jw' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_s_line_buffer_Array_V_5_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_s_line_bu7jG' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_s_line_buffer_Array_V_5_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_s_line_bu8jQ' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_7_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 969.759 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_3_0_0' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_9j0' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_3_1_0' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_bak' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_3_0_1' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_bbk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_3_1_1' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_bck' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_3_0_2' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_bdk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_3_1_2' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_bek' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_3_0_3' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_bfk' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_3_1_3' to 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s_line_buffer_Array_V_bgk' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_7_4_5_3_0_4u_config17_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 975.273 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_7_4_5_3_0_config17_mult_0_0_0_0_0' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_7_4_5_3_0_config17_mult_0_0_0_0_0'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 978.961 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_4u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_16' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_17' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_18' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_20' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_21' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_22' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_23' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_32' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_33' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_34' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_35' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_4u_config17_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 988.345 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config17_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config17_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 991.124 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config27_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config27_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 992.215 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_4' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_5' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_6' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_7' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_12' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_13' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_14' is power-on initialization.\n",
      "WARNING: [RTGEN 206-101] Register 'kernel_data_V_6_15' is power-on initialization.\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_s_line_buffer_Array_V_6_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_s_line_bubhl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_s_line_buffer_Array_V_6_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_s_line_bubil' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_s_line_buffer_Array_V_6_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_s_line_bubjl' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_s_line_buffer_Array_V_6_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_s_line_bubkl' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_7_1_1': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.99 seconds; current allocated memory: 993.893 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_7_4_5_3_0_ap_fixed_7_4_5_3_0_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_7_4_5_3_0_ap_fixed_7_4_5_3_0_config21_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 998.805 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_10u_config21_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_10u_config21_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 1006.283 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config28_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config28_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 1008.693 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_18_1_0': 4 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 1010.337 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s_invert_table2' to 'softmax_stable_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s_invert_tbll' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_17ns_18s_24_2_1': 10 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 1014.385 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 1020.614 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_3u_config30_U0' to 'start_for_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_3u_config30bml' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16bnm' due to the length limit 80\n",
      "INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19bom' due to the length limit 80\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 1.005 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit51_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit51_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 3.2 seconds; current allocated memory: 1.012 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_7_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 1.014 GB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w7_d1024_A' is changed to 'fifo_w7_d1024_A_x' due to conflict.\n",
      "WARNING: [RTGEN 206-101] RTL name 'fifo_w7_d1_A' is changed to 'fifo_w7_d1_A_x' due to conflict.\n",
      "WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit51_proc with non-FIFO I/O\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 1.016 GB.\n",
      "INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.\n",
      "INFO: [HLS 200-789] **** Estimated Fmax: 184.08 MHz\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'\n",
      "INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_17ns_18s_24_2_1_MulnS_0'\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s_exp_table1_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_s_invert_tbll_rom' using auto ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer29_cpy1_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer29_cpy1_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer29_cpy1_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer29_cpy2_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer29_cpy2_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer29_cpy2_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_0_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_1_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer30_out_V_data_2_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_0_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_1_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_2_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_3_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_4_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_5_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_6_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_7_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_8_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer31_out_V_data_9_V_U(fifo_w7_d1156_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_0_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_1_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_2_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_3_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_4_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_5_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_6_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_7_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_8_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_data_9_V_U(fifo_w7_d1024_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_0_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_1_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_2_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_3_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_4_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_5_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_6_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_7_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_8_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_data_9_V_U(fifo_w7_d256_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_0_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_1_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_2_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_data_3_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_0_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_1_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_2_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer26_out_V_data_3_V_U(fifo_w7_d196_A)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_0_V_U(fifo_w7_d49_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_1_V_U(fifo_w7_d49_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_2_V_U(fifo_w7_d49_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_data_3_V_U(fifo_w7_d49_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_0_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_1_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_2_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_V_data_3_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer27_out_V_data_0_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer27_out_V_data_1_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer27_out_V_data_2_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer27_out_V_data_3_V_U(fifo_w7_d25_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_0_V_U(fifo_w7_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_1_V_U(fifo_w7_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_2_V_U(fifo_w7_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'layer19_out_V_data_3_V_U(fifo_w7_d4_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_3u_config30bml_U(start_for_zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_3u_config30bml)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pointwise_conv_2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config32_U0_U(start_for_pointwise_conv_2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config32_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_10u_config2_U0_U(start_for_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_10u_config2_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config4_U0_U(start_for_normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config4_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_relu_config5_U0_U(start_for_relu_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_relu_config5_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_zeropad2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config31_U0_U(start_for_zeropad2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config31_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config6_U0_U(start_for_conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config6_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config8_U0_U(start_for_normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config8_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_relu_config9_U0_U(start_for_relu_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_relu_config9_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_add_array_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config12_U0_U(start_for_add_array_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config12_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_7_4_5_3_0_10u_config13_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_4u_config14_U0_U(start_for_conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_4u_config14_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config26_U0_U(start_for_normalize_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config26_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16bnm_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config16bnm)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config17_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config17_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config27_U0_U(start_for_normalize_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config27_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19bom_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_4u_config19bom)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_10u_config21_U0_U(start_for_dense_array_ap_fixed_4u_array_ap_fixed_7_4_5_3_0_10u_config21_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config28_U0_U(start_for_normalize_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config28_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_U0_U(start_for_softmax_array_array_ap_fixed_7_4_5_3_0_10u_softmax_config23_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'\n",
      "INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w7_d1024_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_1_V_U(fifo_w7_d1024_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_2_V_U(fifo_w7_d1024_A_x)' using Block RAMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_5_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_6_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_7_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_8_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_9_U(fifo_w7_d2_A)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit51_proc_U0_U(start_for_Block_myproject_axi_exit51_proc_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:05 ; elapsed = 00:02:40 . Memory (MB): peak = 2023.684 ; gain = 1614.602 ; free physical = 3888 ; free virtual = 15606\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h2m39s *****\n",
      "***** EXPORT IP *****\n",
      "INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source run_ippack.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "WARNING: [IP_Flow 19-4832] The IP name 'myproject_axi_ap_fpext_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.\n",
      "INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'myproject_axi_ap_fpext_1_no_dsp_32'...\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 09:50:22 2025...\n",
      "***** EXPORT IP COMPLETED IN 0h0m13s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 173.65 seconds; peak allocated memory: 1.016 GB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Tue Mar 25 09:50:22 2025...\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "Timing report not found.\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivadoaccelerator\"\n",
      "## variable part\n",
      "## set part \"xc7z020clg400-1\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "## variable maximum_size\n",
      "## set maximum_size 4096\n",
      "## set bit_width_hls_output 32\n",
      "## set bit_width_hls_input 32\n",
      "# create_project project_1 ${project_name}_vivado_accelerator -part xc7z020clg400-1 -force\n",
      "# set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]\n",
      "# set_property  ip_repo_paths  ${project_name}_prj [current_project]\n",
      "# update_ip_catalog\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "# create_bd_design \"design_1\"\n",
      "Wrote  : </media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0\n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external \"FIXED_IO, DDR\" apply_board_preset \"1\" Master \"Disable\" Slave \"Disable\" }  [get_bd_cells processing_system7_0]\n",
      "# startgroup\n",
      "# set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]\n",
      "CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! \n",
      "WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! \n",
      "# endgroup\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0\n",
      "# endgroup\n",
      "# set_property -dict [list CONFIG.c_s_axis_s2mm_tdata_width.VALUE_SRC USER] [get_bd_cells axi_dma_0]\n",
      "# set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_length_width {26} CONFIG.c_sg_include_stscntrl_strm {0} CONFIG.c_m_axi_mm2s_data_width ${bit_width_hls_input} CONFIG.c_m_axis_mm2s_tdata_width ${bit_width_hls_input} CONFIG.c_mm2s_burst_size {256} CONFIG.c_s_axis_s2mm_tdata_width ${bit_width_hls_output} CONFIG.c_s_axis_s2mm_data_width ${bit_width_hls_output} CONFIG.c_s2mm_burst_size {256}] [get_bd_cells axi_dma_0]\n",
      "CRITICAL WARNING: [BD 41-1276] Cannot set the parameter c_s_axis_s2mm_data_width on /axi_dma_0. Parameter does not exist\n",
      "# startgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_dma_0/S_AXI_LITE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_dma_0/S_AXI_LITE]\n",
      "INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI\n",
      "Slave segment '/axi_dma_0/S_AXI_LITE/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4040_0000 [ 64K ]>.\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/axi_dma_0/M_AXI_MM2S} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]\n",
      "Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_MM2S' at <0x0000_0000 [ 512M ]>.\n",
      "# endgroup\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/axi_dma_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins axi_dma_0/M_AXI_S2MM]\n",
      "Slave segment '/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/axi_dma_0/Data_S2MM' at <0x0000_0000 [ 512M ]>.\n",
      "# startgroup\n",
      "# create_bd_cell -type ip -vlnv xilinx.com:hls:${project_name}_axi:1.0 ${project_name}_axi_0\n",
      "# endgroup\n",
      "# connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins ${project_name}_axi_0/in_r]\n",
      "# connect_bd_intf_net [get_bd_intf_pins ${project_name}_axi_0/out_r] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]\n",
      "# apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ${project_name}_axi_0/ap_clk]\n",
      "# group_bd_cells hier_0 [get_bd_cells axi_dma_0] [get_bd_cells ${project_name}_axi_0]\n",
      "# make_wrapper -files [get_files ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored\n",
      "Wrote  : </media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/design_1.bd> \n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# add_files -norecurse ./${project_name}_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "# reset_run impl_1\n",
      "# reset_run synth_1\n",
      "# launch_runs impl_1 -to_step write_bitstream -jobs 6\n",
      "INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.v\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.\n",
      "WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/sim/design_1.v\n",
      "VHDL Output written to : /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.\n",
      "WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .\n",
      "WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/axi_dma_0 .\n",
      "WARNING: [IP_Flow 19-519] IP 'design_1_myproject_axi_0_0' detected a language mismatch between 'VHDL Simulation Wrapper' and 'Verilog Simulation' output products. Please check with the IP provider to see if this is expected.\n",
      "INFO: [BD 41-1029] Generation completed for the IP Integrator block hier_0/myproject_axi_0 .\n",
      "Exporting to file /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh\n",
      "Generated Block Design Tcl file /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl\n",
      "Generated Hardware Definition File /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef\n",
      "[Tue Mar 25 09:50:51 2025] Launched design_1_auto_us_0_synth_1, design_1_auto_pc_0_synth_1, design_1_axi_dma_0_0_synth_1, design_1_auto_pc_1_synth_1, design_1_myproject_axi_0_0_synth_1, design_1_auto_us_1_synth_1, design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_xbar_0_synth_1, synth_1...\n",
      "Run output will be captured here:\n",
      "design_1_auto_us_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_0_synth_1/runme.log\n",
      "design_1_auto_pc_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_0_synth_1/runme.log\n",
      "design_1_axi_dma_0_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/design_1_axi_dma_0_0_synth_1/runme.log\n",
      "design_1_auto_pc_1_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/design_1_auto_pc_1_synth_1/runme.log\n",
      "design_1_myproject_axi_0_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/design_1_myproject_axi_0_0_synth_1/runme.log\n",
      "design_1_auto_us_1_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/design_1_auto_us_1_synth_1/runme.log\n",
      "design_1_processing_system7_0_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log\n",
      "design_1_rst_ps7_0_100M_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log\n",
      "design_1_xbar_0_synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/design_1_xbar_0_synth_1/runme.log\n",
      "synth_1: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/synth_1/runme.log\n",
      "[Tue Mar 25 09:50:51 2025] Launched impl_1...\n",
      "Run output will be captured here: /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/impl_1/runme.log\n",
      "launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2357.344 ; gain = 206.102 ; free physical = 4220 ; free virtual = 16209\n",
      "# wait_on_run -timeout 360 impl_1\n",
      "[Tue Mar 25 09:50:51 2025] Waiting for impl_1 to finish (timeout in 360 minutes)...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2020.1 (64-bit)\n",
      "  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020\n",
      "  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020\n",
      "    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design_1_wrapper.tcl -notrace\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_prj'.\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.1/data/ip'.\n",
      "Command: link_design -top design_1_wrapper -part xc7z020clg400-1\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/hier_0/axi_dma_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_myproject_axi_0_0/design_1_myproject_axi_0_0.dcp' for cell 'design_1_i/hier_0/myproject_axi_0'\n",
      "INFO: [Project 1-454] Reading design checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2087.301 ; gain = 0.000 ; free physical = 6270 ; free virtual = 15543\n",
      "INFO: [Netlist 29-17] Analyzing 5403 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2020.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]\n",
      "WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]\n",
      "WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'\n",
      "Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Finished Parsing XDC File [/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/hier_0/axi_dma_0/U0'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2293.426 ; gain = 0.000 ; free physical = 6198 ; free virtual = 15465\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 6 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "\n",
      "19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2293.426 ; gain = 206.125 ; free physical = 6198 ; free virtual = 15465\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2293.426 ; gain = 0.000 ; free physical = 6183 ; free virtual = 15452\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 17e9dfda6\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2606.383 ; gain = 312.957 ; free physical = 5766 ; free virtual = 15050\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 2 inverter(s) to 12 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 1f89ac2ac\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2770.289 ; gain = 0.000 ; free physical = 5629 ; free virtual = 14910\n",
      "INFO: [Opt 31-389] Phase Retarget created 53 cells and removed 162 cells\n",
      "INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 2 inverter(s) to 9 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 190acf1bb\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2770.289 ; gain = 0.000 ; free physical = 5631 ; free virtual = 14912\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 236 cells and removed 622 cells\n",
      "INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 25b0b4942\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2770.289 ; gain = 0.000 ; free physical = 5624 ; free virtual = 14906\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 688 cells\n",
      "INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: 25b0b4942\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2770.289 ; gain = 0.000 ; free physical = 5615 ; free virtual = 14899\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs\n",
      "Phase 5 Shift Register Optimization | Checksum: 25b0b4942\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2770.289 ; gain = 0.000 ; free physical = 5615 ; free virtual = 14899\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 25b0b4942\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2770.289 ; gain = 0.000 ; free physical = 5614 ; free virtual = 14899\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. \n",
      "Opt_design Change Summary\n",
      "=========================\n",
      "\n",
      "\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "|  Retarget                     |              53  |             162  |                                             24  |\n",
      "|  Constant propagation         |             236  |             622  |                                             24  |\n",
      "|  Sweep                        |               0  |             688  |                                             96  |\n",
      "|  BUFG optimization            |               0  |               0  |                                              0  |\n",
      "|  Shift Register Optimization  |               0  |               0  |                                              0  |\n",
      "|  Post Processing Netlist      |               0  |               0  |                                             33  |\n",
      "-------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2770.289 ; gain = 0.000 ; free physical = 5627 ; free virtual = 14911\n",
      "Ending Logic Optimization Task | Checksum: 1e85da487\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2770.289 ; gain = 0.000 ; free physical = 5627 ; free virtual = 14911\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "INFO: [Pwropt 34-9] Applying IDT optimizations ...\n",
      "INFO: [Pwropt 34-10] Applying ODC optimizations ...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "\n",
      "\n",
      "Starting PowerOpt Patch Enables Task\n",
      "INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.\n",
      "INFO: [Pwropt 34-201] Structural ODC has moved 120 WE to EN ports\n",
      "Number of BRAM Ports augmented: 4 newly gated: 130 Total Ports: 256\n",
      "Number of Flops added for Enable Generation: 3\n",
      "\n",
      "Ending PowerOpt Patch Enables Task | Checksum: d7253848\n",
      "\n",
      "Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5403 ; free virtual = 14688\n",
      "Ending Power Optimization Task | Checksum: d7253848\n",
      "\n",
      "Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3412.992 ; gain = 642.703 ; free physical = 5467 ; free virtual = 14751\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Logic Optimization Task | Checksum: 1e538892c\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5510 ; free virtual = 14795\n",
      "Ending Final Cleanup Task | Checksum: 1e538892c\n",
      "\n",
      "Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5510 ; free virtual = 14795\n",
      "\n",
      "Starting Netlist Obfuscation Task\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5510 ; free virtual = 14795\n",
      "Ending Netlist Obfuscation Task | Checksum: 1e538892c\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5510 ; free virtual = 14795\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "46 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3412.992 ; gain = 1119.566 ; free physical = 5511 ; free virtual = 14796\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5506 ; free virtual = 14797\n",
      "INFO: [Common 17-1381] The checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5498 ; free virtual = 14834\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5501 ; free virtual = 14839\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14215a68c\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5501 ; free virtual = 14839\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5501 ; free virtual = 14839\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d8742ff9\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5472 ; free virtual = 14808\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 92982989\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5349 ; free virtual = 14686\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 92982989\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5349 ; free virtual = 14686\n",
      "Phase 1 Placer Initialization | Checksum: 92982989\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5357 ; free virtual = 14693\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: d226f768\n",
      "\n",
      "Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5439 ; free virtual = 14776\n",
      "\n",
      "Phase 2.2 Global Placement Core\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer\n",
      "INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1867 LUT instances to create LUTNM shape\n",
      "INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 756 nets or cells. Created 0 new cell, deleted 756 existing cells and moved 0 existing cell\n",
      "INFO: [Physopt 32-65] No nets found for high-fanout optimization.\n",
      "INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.\n",
      "INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design\n",
      "INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "INFO: [Physopt 32-949] No candidate nets found for HD net replication\n",
      "INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5374 ; free virtual = 14711\n",
      "\n",
      "Summary of Physical Synthesis Optimizations\n",
      "============================================\n",
      "\n",
      "\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "|  LUT Combining                                    |            0  |            756  |                   756  |           0  |           1  |  00:00:01  |\n",
      "|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |\n",
      "|  Total                                            |            0  |            756  |                   756  |           0  |           8  |  00:00:01  |\n",
      "-----------------------------------------------------------------------------------------------------------------------------------------------------------\n",
      "\n",
      "\n",
      "Phase 2.2.1 Physical Synthesis In Placer | Checksum: 13ac4177f\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:23 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5379 ; free virtual = 14715\n",
      "Phase 2.2 Global Placement Core | Checksum: 19b8833bc\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5379 ; free virtual = 14715\n",
      "Phase 2 Global Placement | Checksum: 19b8833bc\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:24 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5386 ; free virtual = 14722\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 178388b51\n",
      "\n",
      "Time (s): cpu = 00:00:58 ; elapsed = 00:00:25 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5375 ; free virtual = 14714\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9670d573\n",
      "\n",
      "Time (s): cpu = 00:01:04 ; elapsed = 00:00:28 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5325 ; free virtual = 14661\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: c6cc5dc6\n",
      "\n",
      "Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5324 ; free virtual = 14661\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: a6d1f443\n",
      "\n",
      "Time (s): cpu = 00:01:05 ; elapsed = 00:00:28 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5324 ; free virtual = 14660\n",
      "\n",
      "Phase 3.5 Fast Optimization\n",
      "Phase 3.5 Fast Optimization | Checksum: 11d44acfe\n",
      "\n",
      "Time (s): cpu = 00:01:10 ; elapsed = 00:00:30 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5313 ; free virtual = 14652\n",
      "\n",
      "Phase 3.6 Small Shape Detail Placement\n",
      "Phase 3.6 Small Shape Detail Placement | Checksum: f199ed67\n",
      "\n",
      "Time (s): cpu = 00:01:14 ; elapsed = 00:00:34 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5313 ; free virtual = 14650\n",
      "\n",
      "Phase 3.7 Re-assign LUT pins\n",
      "Phase 3.7 Re-assign LUT pins | Checksum: f966699a\n",
      "\n",
      "Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5309 ; free virtual = 14648\n",
      "\n",
      "Phase 3.8 Pipeline Register Optimization\n",
      "Phase 3.8 Pipeline Register Optimization | Checksum: 147d4f939\n",
      "\n",
      "Time (s): cpu = 00:01:16 ; elapsed = 00:00:35 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5312 ; free virtual = 14651\n",
      "\n",
      "Phase 3.9 Fast Optimization\n",
      "Phase 3.9 Fast Optimization | Checksum: 19032e1b0\n",
      "\n",
      "Time (s): cpu = 00:01:23 ; elapsed = 00:00:37 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5295 ; free virtual = 14632\n",
      "Phase 3 Detail Placement | Checksum: 19032e1b0\n",
      "\n",
      "Time (s): cpu = 00:01:23 ; elapsed = 00:00:38 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5295 ; free virtual = 14632\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "\n",
      "Phase 4.1.1 Post Placement Optimization\n",
      "Post Placement Optimization Initialization | Checksum: 11981d850\n",
      "\n",
      "Phase 4.1.1.1 BUFG Insertion\n",
      "\n",
      "Starting Physical Synthesis Task\n",
      "\n",
      "Phase 1 Physical Synthesis Initialization\n",
      "INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs\n",
      "INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.249 | TNS=-36.866 |\n",
      "Phase 1 Physical Synthesis Initialization | Checksum: 170250fea\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5307 ; free virtual = 14646\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer31_out_V_data_0_V_U/ap_rst_n_0, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_10u_config6_s_fu_287/grp_dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0_fu_343/ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_4u_config14_s_fu_273/grp_dense_latency_ap_fixed_ap_fixed_7_4_5_3_0_config14_mult_0_0_0_0_0_fu_311/ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_7_4_5_3_0_10u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_10u_config2_s_fu_147/grp_dense_latency_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_0_0_0_0_0_0_fu_175/ap_ce_reg, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_10u_config6_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_10u_config6_s_fu_287/grp_dense_latency_ap_fixed_ap_fixed_config6_mult_0_0_0_0_0_0_0_0_0_0_0_fu_343/E[0], BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-33] Processed net design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_10u_array_ap_fixed_7_4_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_7_4_5_3_0_4u_config14_s_fu_273/grp_dense_latency_ap_fixed_ap_fixed_7_4_5_3_0_config14_mult_0_0_0_0_0_fu_311/p_16_in, BUFG insertion was skipped due to placement/routing conflicts.\n",
      "INFO: [Place 46-56] BUFG insertion identified 6 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 6, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.\n",
      "Ending Physical Synthesis Task | Checksum: fcd08a61\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5307 ; free virtual = 14644\n",
      "Phase 4.1.1.1 BUFG Insertion | Checksum: 11981d850\n",
      "\n",
      "Time (s): cpu = 00:01:37 ; elapsed = 00:00:43 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5306 ; free virtual = 14643\n",
      "INFO: [Place 30-746] Post Placement Timing Summary WNS=0.517. For the most accurate timing information please run report_timing.\n",
      "Phase 4.1.1 Post Placement Optimization | Checksum: 1231f9a4b\n",
      "\n",
      "Time (s): cpu = 00:01:38 ; elapsed = 00:00:44 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5308 ; free virtual = 14645\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 1231f9a4b\n",
      "\n",
      "Time (s): cpu = 00:01:38 ; elapsed = 00:00:44 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5310 ; free virtual = 14648\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 1231f9a4b\n",
      "\n",
      "Time (s): cpu = 00:01:39 ; elapsed = 00:00:45 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5310 ; free virtual = 14648\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 1231f9a4b\n",
      "\n",
      "Time (s): cpu = 00:01:39 ; elapsed = 00:00:45 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5321 ; free virtual = 14660\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5323 ; free virtual = 14662\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 1812836d3\n",
      "\n",
      "Time (s): cpu = 00:01:39 ; elapsed = 00:00:45 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5325 ; free virtual = 14664\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1812836d3\n",
      "\n",
      "Time (s): cpu = 00:01:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5326 ; free virtual = 14665\n",
      "Ending Placer Task | Checksum: c07cc0d8\n",
      "\n",
      "Time (s): cpu = 00:01:40 ; elapsed = 00:00:46 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5324 ; free virtual = 14664\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "91 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "place_design: Time (s): cpu = 00:01:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5362 ; free virtual = 14701\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5067 ; free virtual = 14619\n",
      "INFO: [Common 17-1381] The checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5152 ; free virtual = 14639\n",
      "INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5135 ; free virtual = 14622\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 5130 ; free virtual = 14618\n",
      "Command: phys_opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.\n",
      "INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "100 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "phys_opt_design completed successfully\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4879 ; free virtual = 14582\n",
      "INFO: [Common 17-1381] The checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4943 ; free virtual = 14584\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: 55462795 ConstDB: 0 ShapeSum: 6b369943 RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 1175e3b1d\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4868 ; free virtual = 14507\n",
      "Post Restoration Checksum: NetGraph: df59494e NumContArr: 3804f1cf Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "\n",
      "Phase 2.1 Create Timer\n",
      "Phase 2.1 Create Timer | Checksum: 1175e3b1d\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4879 ; free virtual = 14517\n",
      "\n",
      "Phase 2.2 Fix Topology Constraints\n",
      "Phase 2.2 Fix Topology Constraints | Checksum: 1175e3b1d\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4838 ; free virtual = 14476\n",
      "\n",
      "Phase 2.3 Pre Route Cleanup\n",
      "Phase 2.3 Pre Route Cleanup | Checksum: 1175e3b1d\n",
      "\n",
      "Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4838 ; free virtual = 14477\n",
      " Number of Nodes with overlaps = 0\n",
      "\n",
      "Phase 2.4 Update Timing\n",
      "Phase 2.4 Update Timing | Checksum: 18bd531f2\n",
      "\n",
      "Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4757 ; free virtual = 14397\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.589  | TNS=0.000  | WHS=-0.300 | THS=-546.776|\n",
      "\n",
      "Phase 2 Router Initialization | Checksum: 168b0a949\n",
      "\n",
      "Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4748 ; free virtual = 14393\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0 %\n",
      "  Global Horizontal Routing Utilization  = 0 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 48297\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 48297\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: 14fb37690\n",
      "\n",
      "Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4752 ; free virtual = 14392\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 3078\n",
      " Number of Nodes with overlaps = 310\n",
      " Number of Nodes with overlaps = 79\n",
      " Number of Nodes with overlaps = 23\n",
      " Number of Nodes with overlaps = 12\n",
      " Number of Nodes with overlaps = 2\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.075  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 14abb1d64\n",
      "\n",
      "Time (s): cpu = 00:01:10 ; elapsed = 00:00:29 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4770 ; free virtual = 14412\n",
      "\n",
      "Phase 4.2 Global Iteration 1\n",
      " Number of Nodes with overlaps = 6\n",
      " Number of Nodes with overlaps = 0\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.075  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 4.2 Global Iteration 1 | Checksum: 25a1b68aa\n",
      "\n",
      "Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4774 ; free virtual = 14416\n",
      "Phase 4 Rip-up And Reroute | Checksum: 25a1b68aa\n",
      "\n",
      "Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4774 ; free virtual = 14416\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "\n",
      "Phase 5.1 Delay CleanUp\n",
      "\n",
      "Phase 5.1.1 Update Timing\n",
      "Phase 5.1.1 Update Timing | Checksum: 1df031788\n",
      "\n",
      "Time (s): cpu = 00:01:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4783 ; free virtual = 14423\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.075  | TNS=0.000  | WHS=N/A    | THS=N/A    |\n",
      "\n",
      "Phase 5.1 Delay CleanUp | Checksum: 1df031788\n",
      "\n",
      "Time (s): cpu = 00:01:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4783 ; free virtual = 14423\n",
      "\n",
      "Phase 5.2 Clock Skew Optimization\n",
      "Phase 5.2 Clock Skew Optimization | Checksum: 1df031788\n",
      "\n",
      "Time (s): cpu = 00:01:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4783 ; free virtual = 14423\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 1df031788\n",
      "\n",
      "Time (s): cpu = 00:01:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4783 ; free virtual = 14423\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "\n",
      "Phase 6.1.1 Update Timing\n",
      "Phase 6.1.1 Update Timing | Checksum: 275e72773\n",
      "\n",
      "Time (s): cpu = 00:01:17 ; elapsed = 00:00:32 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4789 ; free virtual = 14429\n",
      "INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.075  | TNS=0.000  | WHS=0.018  | THS=0.000  |\n",
      "\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 28f730bbc\n",
      "\n",
      "Time (s): cpu = 00:01:17 ; elapsed = 00:00:32 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4790 ; free virtual = 14430\n",
      "Phase 6 Post Hold Fix | Checksum: 28f730bbc\n",
      "\n",
      "Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4790 ; free virtual = 14430\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 9.61479 %\n",
      "  Global Horizontal Routing Utilization  = 11.6365 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "    (Failed Nets is the sum of unrouted and partially routed nets)\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 1e07e057f\n",
      "\n",
      "Time (s): cpu = 00:01:18 ; elapsed = 00:00:32 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4790 ; free virtual = 14430\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 1e07e057f\n",
      "\n",
      "Time (s): cpu = 00:01:18 ; elapsed = 00:00:33 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4790 ; free virtual = 14430\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 225447b59\n",
      "\n",
      "Time (s): cpu = 00:01:20 ; elapsed = 00:00:34 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4786 ; free virtual = 14429\n",
      "\n",
      "Phase 10 Post Router Timing\n",
      "INFO: [Route 35-57] Estimated Timing Summary | WNS=0.075  | TNS=0.000  | WHS=0.018  | THS=0.000  |\n",
      "\n",
      "INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.\n",
      "Phase 10 Post Router Timing | Checksum: 225447b59\n",
      "\n",
      "Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4785 ; free virtual = 14427\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:01:20 ; elapsed = 00:00:35 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4828 ; free virtual = 14471\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "116 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:00:36 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4828 ; free virtual = 14471\n",
      "INFO: [Timing 38-480] Writing timing data to binary archive.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4515 ; free virtual = 14418\n",
      "INFO: [Common 17-1381] The checkpoint '/media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.\n",
      "write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3412.992 ; gain = 0.000 ; free physical = 4615 ; free virtual = 14441\n",
      "INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/lxz/KP200pro/FPGA/HLS4ML/svhn/hls4ml_prj/fixed74_r1/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3456.957 ; gain = 14.977 ; free physical = 4543 ; free virtual = 14366\n",
      "INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.\n",
      "Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.\n",
      "128 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3480.969 ; gain = 24.012 ; free physical = 4467 ; free virtual = 14325\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Memdata 28-167] Found XPM memory block design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "INFO: [Memdata 28-208] The XPM instance: <design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/hier_0/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.\n",
      "Command: write_bitstream -force design_1_wrapper.bit\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'\n",
      "Running DRC as a precondition to command write_bitstream\n",
      "INFO: [IP_Flow 19-1839] IP Catalog is up to date.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).\n",
      "INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings\n",
      "INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.\n",
      "INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.\n",
      "Loading data files...\n",
      "Loading site data...\n",
      "Loading route data...\n",
      "Processing options...\n",
      "Creating bitmap...\n",
      "Creating bitstream...\n",
      "Writing bitstream ./design_1_wrapper.bit...\n",
      "INFO: [Vivado 12-1842] Bitgen Completed Successfully.\n",
      "INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "150 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "write_bitstream completed successfully\n",
      "write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 3740.438 ; gain = 259.469 ; free physical = 4344 ; free virtual = 14220\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 09:57:52 2025...\n",
      "[Tue Mar 25 09:57:57 2025] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:07:25 ; elapsed = 00:07:06 . Memory (MB): peak = 2357.344 ; gain = 0.000 ; free physical = 6224 ; free virtual = 16096\n",
      "# open_run impl_1\n",
      "INFO: [Device 21-403] Loading part xc7z020clg400-1\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2357.344 ; gain = 0.000 ; free physical = 6072 ; free virtual = 15953\n",
      "INFO: [Netlist 29-17] Analyzing 5377 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2020.1\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Timing 38-478] Restoring timing data from binary archive.\n",
      "INFO: [Timing 38-479] Binary timing data restore complete.\n",
      "INFO: [Project 1-856] Restoring constraints from binary archive.\n",
      "INFO: [Project 1-853] Binary constraint restore complete.\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.641 ; gain = 75.008 ; free physical = 5384 ; free virtual = 15268\n",
      "Restored from archive | CPU: 1.810000 secs | Memory: 60.877380 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.641 ; gain = 75.008 ; free physical = 5384 ; free virtual = 15268\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2811.641 ; gain = 0.000 ; free physical = 5387 ; free virtual = 15269\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 51 instances were transformed.\n",
      "  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances\n",
      "  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance \n",
      "  SRLC32E => SRL16E: 45 instances\n",
      "\n",
      "open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2811.641 ; gain = 454.297 ; free physical = 5387 ; free virtual = 15268\n",
      "# report_utilization -file util.rpt -hierarchical -hierarchical_percentages\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 09:58:15 2025...\n",
      "Vivado synthesis report not found.\n",
      "Cosim report not found.\n",
      "\n",
      " 各精度设置的准确率如下:\n",
      "fixed<7,3>: 10.83%\n",
      "fixed<7,4>: 11.95%\n",
      "\n",
      " 最佳精度设置是 fixed<7,4>，准确率为 11.95%\n",
      "完整结果已保存至：VivadoAccelerator_results.xlsx\n"
     ]
    }
   ],
   "source": [
    "#---------------------------设置-----------------------------\n",
    "start_bits       =  7             # 起始的 total_bits\n",
    "end_bits         =  7             # 终止的 total_bits\n",
    "reuse_factors    = [1, 32, 1000]  # 要测试的 reuse_factor 列表\n",
    "quant_total_bits = 6              # 量化总位宽\n",
    "quant_int_bits   = 0              # 量化整数位宽\n",
    "prune_initial_sparsity = 0.2      # 剪枝初始稀疏度\n",
    "prune_final_sparsity   = 0.5      # 剪枝最终稀疏度\n",
    "excel_path = 'bitfile_results.xlsx'\n",
    "#-----------------------------------------------------------\n",
    "\n",
    "# 在代码开头初始化数据存储列表\n",
    "data_rows = []\n",
    "\n",
    "# 循环改变 default_precision 的总位宽\n",
    "for total_bits in range(start_bits, end_bits + 1):\n",
    "    print(f\"\\ntotal_bits = {total_bits}\\n\")\n",
    "\n",
    "    # 保存最高准确率及其参数\n",
    "    best_accuracy  = 0\n",
    "    best_precision = ''\n",
    "    accuracy_dict = {}\n",
    "    \n",
    "    reuse_accuracy_tested = False   # reuse_factor 不影响准确率，只在第一遍测试\n",
    "    \n",
    "    # 自动测试在不同 reuse_factor 值下改变整数位宽的准确率变化\n",
    "    for reuse_factor in reuse_factors:\n",
    "        # 全部测试时间太久，舍去准确率太低的精度\n",
    "        for int_bits in range(1 + int(total_bits * 0.35), total_bits - int(total_bits * 0.25)):\n",
    "            precision_setting = f'fixed<{total_bits},{int_bits}>'\n",
    "            \n",
    "            # 测试 HLS 模型\n",
    "            hls_model, hls_accuracy, hls_predicted_labels = compile_hls_model(\n",
    "                model, precision_setting, reuse_factor, \n",
    "                (not reuse_accuracy_tested)\n",
    "            )\n",
    "\n",
    "            if (not reuse_accuracy_tested):  # 记录首次准确率\n",
    "                accuracy_dict[f'{precision_setting}'] = hls_accuracy\n",
    "                if hls_accuracy > best_accuracy:  # 更新最佳参数\n",
    "                    best_accuracy  = hls_accuracy\n",
    "                    best_precision = precision_setting\n",
    "                print(f'\\n 准确率: {hls_accuracy * 100:.2f}%')\n",
    "            else:\n",
    "                print('不测试准确率')\n",
    "\n",
    "            # 始终执行综合流程\n",
    "            hls_model.build(csim=False, export=True, bitfile=True)\n",
    "\n",
    "            # 查找rpt文件路径\n",
    "            precision_dir_base = precision_setting.replace('<', '').replace(',', '_').replace('>', '')\n",
    "            project_dir = f'hls4ml_prj/{precision_dir_base}_r{reuse_factor}'\n",
    "            util_filepath = f'{project_dir}/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_utilization_placed.rpt'\n",
    "            power_filepath = f'{project_dir}/myproject_vivado_accelerator/project_1.runs/impl_1/design_1_wrapper_power_routed.rpt'\n",
    "\n",
    "            # 提取rpt文件中的数据\n",
    "            routing_success = False  # 初始状态设为失败\n",
    "            try:\n",
    "                resource_data = parse_resource_utilization(util_filepath)\n",
    "                power_data = extract_power_values(power_filepath)\n",
    "                routing_success = True  # 所有解析成功\n",
    "            except FileNotFoundError as e:\n",
    "                print(f\"关键文件缺失，路径检查：{project_dir}\")\n",
    "                resource_data = {'LUT':0, 'FF':0, 'BRAM':0, 'DSP':0}\n",
    "                power_data = {'芯片总功耗(W)':0, '动态功耗(W)':0, '静态功耗(W)':0}\n",
    "            except Exception as e:\n",
    "                print(f\"报告解析异常：{str(e)}\")\n",
    "                resource_data = {'LUT':-1, 'FF':-1, 'BRAM':-1, 'DSP':-1}  # 使用-1标记错误\n",
    "                power_data = {'芯片总功耗(W)':-1, '动态功耗(W)':-1, '静态功耗(W)':-1}\n",
    "            \n",
    "            # 添加数据记录（调整获取准确率的逻辑）\n",
    "            current_accuracy = accuracy_dict.get(precision_setting, 0) * 100\n",
    "            \n",
    "            data_rows.append({\n",
    "                '量化总位宽': quant_total_bits,\n",
    "                '量化整数位宽': quant_int_bits,\n",
    "                'hls4ml总位宽': total_bits,\n",
    "                'hls4ml整数位宽': int_bits,\n",
    "                'ReuseFactor': reuse_factor,\n",
    "                '剪枝inital sparsity': f\"{prune_initial_sparsity*100:.1f}%\",\n",
    "                '剪枝final sparsity': f\"{prune_final_sparsity*100:.1f}%\",\n",
    "                'hls4ml模型准确率(%)': current_accuracy,\n",
    "                '能否布线': '是' if routing_success else '否',\n",
    "                'BRAM占用率(%)': resource_data['BRAM'],\n",
    "                'DSP占用率(%)': resource_data['DSP'],\n",
    "                'FF占用率(%)': resource_data['FF'],\n",
    "                'LUT占用率(%)': resource_data['LUT'],\n",
    "                '动态功耗(W)': power_data['动态功耗(W)'],\n",
    "                '静态功耗(W)': power_data['静态功耗(W)'],\n",
    "                '芯片总功耗(W)': power_data['芯片总功耗(W)']\n",
    "            })\n",
    "\n",
    "        reuse_accuracy_tested = True  # 后续 reuse_factor 只影响综合布线\n",
    "\n",
    "    # 输出准确率汇总信息\n",
    "    print(\"\\n 各精度设置的准确率如下:\")\n",
    "    for precision, accuracy in accuracy_dict.items():\n",
    "        print(f'{precision}: {accuracy * 100:.2f}%')\n",
    "    print(f'\\n 最佳精度设置是 {best_precision}，准确率为 {best_accuracy * 100:.2f}%')\n",
    "\n",
    "# 最后保存数据到 Excel\n",
    "df = pd.DataFrame(data_rows)\n",
    "\n",
    "# 如果目标文件存在则进行备份\n",
    "if os.path.exists(excel_path):\n",
    "    # 生成带时间戳的备份文件名\n",
    "    timestamp = datetime.now().strftime(\"%Y%m%d_%H%M%S\")\n",
    "    base_name, ext = os.path.splitext(excel_path)\n",
    "    backup_path = f\"results/VivadoAccelerator/{base_name}_backup_{timestamp}{ext}\"\n",
    "    shutil.copyfile(excel_path, backup_path)\n",
    "    print(f\"发现已存在结果文件，已备份至：{backup_path}\")\n",
    "    \n",
    "    # 读取现有数据并追加新数据\n",
    "    existing_df = pd.read_excel(excel_path)\n",
    "    combined_df = pd.concat([existing_df, df], ignore_index=True)\n",
    "    \n",
    "    # 保存合并后的数据（不写入索引，保留原表头）\n",
    "    combined_df.to_excel(excel_path, index=False)\n",
    "else:\n",
    "    # 首次写入需要包含表头\n",
    "    df.to_excel(excel_path, index=False)\n",
    "\n",
    "print(f\"完整结果已保存至：{excel_path}\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
