<inh f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='310' c='_ZNK4llvm13ScheduleDAGMI15hasVRegLivenessEv'/>
<def f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='436' type='bool llvm::ScheduleDAGMILive::hasVRegLiveness() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='435'>/// Return true if this DAG supports VReg liveness and RegPressure.</doc>
