// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module TOP_AWGN_1 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        SNR_dout,
        SNR_empty_n,
        SNR_read,
        channel_out_dout,
        channel_out_empty_n,
        channel_out_read,
        noise_out_din,
        noise_out_full_n,
        noise_out_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] SNR_dout;
input   SNR_empty_n;
output   SNR_read;
input  [15:0] channel_out_dout;
input   channel_out_empty_n;
output   channel_out_read;
output  [15:0] noise_out_din;
input   noise_out_full_n;
output   noise_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg SNR_read;
reg channel_out_read;
reg noise_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    SNR_blk_n;
wire    ap_CS_fsm_state2;
reg   [15:0] SNR_read_reg_103;
reg   [31:0] rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_108;
reg   [31:0] rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_113;
reg   [31:0] rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_118;
reg   [31:0] rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_123;
reg   [8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
reg    rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
reg    rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
reg   [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
wire   [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_q0;
reg   [8:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
reg    rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
wire   [31:0] rngMT19937ICN_uniformRNG_mt_odd_0_V_q1;
reg   [8:0] rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
reg    rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
reg    rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
reg   [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
wire   [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_q0;
reg    rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
wire   [31:0] rngMT19937ICN_uniformRNG_mt_even_0_V_q1;
wire    grp_seedInitialization_fu_58_ap_start;
wire    grp_seedInitialization_fu_58_ap_done;
wire    grp_seedInitialization_fu_58_ap_idle;
wire    grp_seedInitialization_fu_58_ap_ready;
wire   [8:0] grp_seedInitialization_fu_58_this_mt_odd_0_address0;
wire    grp_seedInitialization_fu_58_this_mt_odd_0_ce0;
wire    grp_seedInitialization_fu_58_this_mt_odd_0_we0;
wire   [31:0] grp_seedInitialization_fu_58_this_mt_odd_0_d0;
wire   [8:0] grp_seedInitialization_fu_58_this_mt_odd_0_address1;
wire    grp_seedInitialization_fu_58_this_mt_odd_0_ce1;
wire   [8:0] grp_seedInitialization_fu_58_this_mt_odd_1_address0;
wire    grp_seedInitialization_fu_58_this_mt_odd_1_ce0;
wire    grp_seedInitialization_fu_58_this_mt_odd_1_we0;
wire   [31:0] grp_seedInitialization_fu_58_this_mt_odd_1_d0;
wire   [8:0] grp_seedInitialization_fu_58_this_mt_even_0_address0;
wire    grp_seedInitialization_fu_58_this_mt_even_0_ce0;
wire    grp_seedInitialization_fu_58_this_mt_even_0_we0;
wire   [31:0] grp_seedInitialization_fu_58_this_mt_even_0_d0;
wire   [8:0] grp_seedInitialization_fu_58_this_mt_even_1_address0;
wire    grp_seedInitialization_fu_58_this_mt_even_1_ce0;
wire    grp_seedInitialization_fu_58_this_mt_even_1_we0;
wire   [31:0] grp_seedInitialization_fu_58_this_mt_even_1_d0;
wire   [31:0] grp_seedInitialization_fu_58_ap_return_0;
wire   [31:0] grp_seedInitialization_fu_58_ap_return_1;
wire   [31:0] grp_seedInitialization_fu_58_ap_return_2;
wire   [31:0] grp_seedInitialization_fu_58_ap_return_3;
wire    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start;
wire    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done;
wire    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_idle;
wire    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_ready;
wire    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_channel_out_read;
wire   [15:0] grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_noise_out_din;
wire    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_noise_out_write;
wire   [8:0] grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
wire    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
wire    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
wire   [31:0] grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
wire   [8:0] grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_address1;
wire    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
wire   [8:0] grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
wire    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
wire    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
wire   [31:0] grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
wire   [8:0] grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
wire    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
reg    grp_seedInitialization_fu_58_ap_start_reg;
reg    ap_block_state1_ignore_call14;
reg    grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [3:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_seedInitialization_fu_58_ap_start_reg = 1'b0;
#0 grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start_reg = 1'b0;
end

TOP_Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
rngMT19937ICN_uniformRNG_mt_odd_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rngMT19937ICN_uniformRNG_mt_odd_0_V_address0),
    .ce0(rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0),
    .we0(rngMT19937ICN_uniformRNG_mt_odd_0_V_we0),
    .d0(rngMT19937ICN_uniformRNG_mt_odd_0_V_d0),
    .q0(rngMT19937ICN_uniformRNG_mt_odd_0_V_q0),
    .address1(rngMT19937ICN_uniformRNG_mt_odd_0_V_address1),
    .ce1(rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1),
    .q1(rngMT19937ICN_uniformRNG_mt_odd_0_V_q1)
);

TOP_AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
rngMT19937ICN_1_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_seedInitialization_fu_58_this_mt_odd_1_address0),
    .ce0(grp_seedInitialization_fu_58_this_mt_odd_1_ce0),
    .we0(grp_seedInitialization_fu_58_this_mt_odd_1_we0),
    .d0(grp_seedInitialization_fu_58_this_mt_odd_1_d0)
);

TOP_Rayleigh_1_rngMT19937ICN_uniformRNG_mt_odd_0_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
rngMT19937ICN_uniformRNG_mt_even_0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(rngMT19937ICN_uniformRNG_mt_even_0_V_address0),
    .ce0(rngMT19937ICN_uniformRNG_mt_even_0_V_ce0),
    .we0(rngMT19937ICN_uniformRNG_mt_even_0_V_we0),
    .d0(rngMT19937ICN_uniformRNG_mt_even_0_V_d0),
    .q0(rngMT19937ICN_uniformRNG_mt_even_0_V_q0),
    .address1(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_address1),
    .ce1(rngMT19937ICN_uniformRNG_mt_even_0_V_ce1),
    .q1(rngMT19937ICN_uniformRNG_mt_even_0_V_q1)
);

TOP_AWGN_1_rngMT19937ICN_1_i_RAM_AUTO_0R0W #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
rngMT19937ICN_3_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_seedInitialization_fu_58_this_mt_even_1_address0),
    .ce0(grp_seedInitialization_fu_58_this_mt_even_1_ce0),
    .we0(grp_seedInitialization_fu_58_this_mt_even_1_we0),
    .d0(grp_seedInitialization_fu_58_this_mt_even_1_d0)
);

TOP_seedInitialization grp_seedInitialization_fu_58(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_seedInitialization_fu_58_ap_start),
    .ap_done(grp_seedInitialization_fu_58_ap_done),
    .ap_idle(grp_seedInitialization_fu_58_ap_idle),
    .ap_ready(grp_seedInitialization_fu_58_ap_ready),
    .this_mt_odd_0_address0(grp_seedInitialization_fu_58_this_mt_odd_0_address0),
    .this_mt_odd_0_ce0(grp_seedInitialization_fu_58_this_mt_odd_0_ce0),
    .this_mt_odd_0_we0(grp_seedInitialization_fu_58_this_mt_odd_0_we0),
    .this_mt_odd_0_d0(grp_seedInitialization_fu_58_this_mt_odd_0_d0),
    .this_mt_odd_0_q0(rngMT19937ICN_uniformRNG_mt_odd_0_V_q0),
    .this_mt_odd_0_address1(grp_seedInitialization_fu_58_this_mt_odd_0_address1),
    .this_mt_odd_0_ce1(grp_seedInitialization_fu_58_this_mt_odd_0_ce1),
    .this_mt_odd_0_q1(rngMT19937ICN_uniformRNG_mt_odd_0_V_q1),
    .this_mt_odd_1_address0(grp_seedInitialization_fu_58_this_mt_odd_1_address0),
    .this_mt_odd_1_ce0(grp_seedInitialization_fu_58_this_mt_odd_1_ce0),
    .this_mt_odd_1_we0(grp_seedInitialization_fu_58_this_mt_odd_1_we0),
    .this_mt_odd_1_d0(grp_seedInitialization_fu_58_this_mt_odd_1_d0),
    .this_mt_even_0_address0(grp_seedInitialization_fu_58_this_mt_even_0_address0),
    .this_mt_even_0_ce0(grp_seedInitialization_fu_58_this_mt_even_0_ce0),
    .this_mt_even_0_we0(grp_seedInitialization_fu_58_this_mt_even_0_we0),
    .this_mt_even_0_d0(grp_seedInitialization_fu_58_this_mt_even_0_d0),
    .this_mt_even_0_q0(rngMT19937ICN_uniformRNG_mt_even_0_V_q0),
    .this_mt_even_1_address0(grp_seedInitialization_fu_58_this_mt_even_1_address0),
    .this_mt_even_1_ce0(grp_seedInitialization_fu_58_this_mt_even_1_ce0),
    .this_mt_even_1_we0(grp_seedInitialization_fu_58_this_mt_even_1_we0),
    .this_mt_even_1_d0(grp_seedInitialization_fu_58_this_mt_even_1_d0),
    .seed(6'd20),
    .ap_return_0(grp_seedInitialization_fu_58_ap_return_0),
    .ap_return_1(grp_seedInitialization_fu_58_ap_return_1),
    .ap_return_2(grp_seedInitialization_fu_58_ap_return_2),
    .ap_return_3(grp_seedInitialization_fu_58_ap_return_3)
);

TOP_AWGN_1_Pipeline_VITIS_LOOP_15_1 grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start),
    .ap_done(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done),
    .ap_idle(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_idle),
    .ap_ready(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_ready),
    .channel_out_dout(channel_out_dout),
    .channel_out_empty_n(channel_out_empty_n),
    .channel_out_read(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_channel_out_read),
    .noise_out_din(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_noise_out_din),
    .noise_out_full_n(noise_out_full_n),
    .noise_out_write(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_noise_out_write),
    .rngMT19937ICN_uniformRNG_x_k_p_0_V(rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_108),
    .rngMT19937ICN_uniformRNG_x_k_p_1_V(rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_113),
    .rngMT19937ICN_uniformRNG_x_k_p_m_V(rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_123),
    .rngMT19937ICN_uniformRNG_x_k_p_2_V(rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_118),
    .sext_ln1245(SNR_read_reg_103),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_address0(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_address0),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_ce0(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_we0(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_we0),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_d0(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_d0),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_address1(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_address1),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_ce1(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1),
    .rngMT19937ICN_uniformRNG_mt_even_0_V_q1(rngMT19937ICN_uniformRNG_mt_even_0_V_q1),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_address0(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_we0(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_d0(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_address1(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1(grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1),
    .rngMT19937ICN_uniformRNG_mt_odd_0_V_q1(rngMT19937ICN_uniformRNG_mt_odd_0_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state4) & (grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start_reg <= 1'b1;
        end else if ((grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_ready == 1'b1)) begin
            grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_seedInitialization_fu_58_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_seedInitialization_fu_58_ap_start_reg <= 1'b1;
        end else if ((grp_seedInitialization_fu_58_ap_ready == 1'b1)) begin
            grp_seedInitialization_fu_58_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        SNR_read_reg_103 <= SNR_dout;
        rngMT19937ICN_uniformRNG_x_k_p_0_V_reg_108 <= grp_seedInitialization_fu_58_ap_return_0;
        rngMT19937ICN_uniformRNG_x_k_p_1_V_reg_113 <= grp_seedInitialization_fu_58_ap_return_1;
        rngMT19937ICN_uniformRNG_x_k_p_2_V_reg_118 <= grp_seedInitialization_fu_58_ap_return_2;
        rngMT19937ICN_uniformRNG_x_k_p_m_V_reg_123 <= grp_seedInitialization_fu_58_ap_return_3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        SNR_blk_n = SNR_empty_n;
    end else begin
        SNR_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == SNR_empty_n) | (grp_seedInitialization_fu_58_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        SNR_read = 1'b1;
    end else begin
        SNR_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == SNR_empty_n) | (grp_seedInitialization_fu_58_ap_done == 1'b0))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        channel_out_read = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_channel_out_read;
    end else begin
        channel_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done == 1'b1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        noise_out_write = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_noise_out_write;
    end else begin
        noise_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = grp_seedInitialization_fu_58_this_mt_even_0_address0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = grp_seedInitialization_fu_58_this_mt_even_0_ce0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_ce1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 = grp_seedInitialization_fu_58_this_mt_even_0_d0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_even_0_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = grp_seedInitialization_fu_58_this_mt_even_0_we0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_even_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = grp_seedInitialization_fu_58_this_mt_odd_0_address0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = grp_seedInitialization_fu_58_this_mt_odd_0_address1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = grp_seedInitialization_fu_58_this_mt_odd_0_ce0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = grp_seedInitialization_fu_58_this_mt_odd_0_ce1;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = grp_seedInitialization_fu_58_this_mt_odd_0_d0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_rngMT19937ICN_uniformRNG_mt_odd_0_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = grp_seedInitialization_fu_58_this_mt_odd_0_we0;
    end else begin
        rngMT19937ICN_uniformRNG_mt_odd_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b0 == SNR_empty_n) | (grp_seedInitialization_fu_58_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call14 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_ap_start_reg;

assign grp_seedInitialization_fu_58_ap_start = grp_seedInitialization_fu_58_ap_start_reg;

assign noise_out_din = grp_AWGN_1_Pipeline_VITIS_LOOP_15_1_fu_72_noise_out_din;

assign start_out = real_start;

endmodule //TOP_AWGN_1
