# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/gpu/ti,rogue.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Texas Instruments PowerVR Rogue GPU Bindings

description: |
  PowerVR Rogue is a family of 3D graphics processing units from Imagination
  Technologies. Texas Instruments SoCs have integrated different generations of
  PowerVR GPUs and this binding describes the GPU's integrated in Texas
  Instruments SoCs in the K3 generation.

maintainers:
  - Darren Etheridge <detheridge@ti.com>
  - Randolph Sapp <rs@ti.com>

properties:
  $nodename:
    pattern: '^gpu@[a-f0-9]+$'

  compatible:
    oneOf:
      - items:
          - enum:
              - ti,j721s2-pvr
          - const: img,pvr-bxs64
      - items:
          - enum:
              - ti,am62-pvr
          - const: img,pvr-axe116m
      - items:
          - enum:
              - ti,j721e-pvr
          - const: img,pvr-ge8430

  reg:
    maxItems: 1

  interrupts:
    maxItems: 1

  clocks:
    maxItems: 1

  power-domains:
    maxItems: 1

required:
  - compatible
  - reg
  - interrupts
  - power-domains
  - clocks

additionalProperties: false

allOf:
  - if:
      properties:
        compatible:
          contains:
            enum:
              - ti,j721s2-pvr
              - ti,j721e-pvr
              - ti,am62-pvr
    then:
      properties:
        reg:
          minItems: 1
        interrupts:
          minItems: 1
        clocks:
          minItems: 1
        power-domains:
          minItems: 1

examples:
  - |
    #include <dt-bindings/interrupt-controller/irq.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/soc/ti,sci_pm_domain.h>

    bus {
        #address-cells = <2>;
        #size-cells = <2>;
        gpu@fd00000 {
            compatible = "ti,am62-pvr", "img,pvr-axe116m";
            reg = <0x00 0x0fd00000 0x00 0x20000>;
            interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
            power-domains = <&k3_pds 187 TI_SCI_PD_EXCLUSIVE>;
            clocks = <&k3_clks 187 0>;
        };
    };

  - |
    #include <dt-bindings/interrupt-controller/irq.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/soc/ti,sci_pm_domain.h>

    bus {
        #address-cells = <2>;
        #size-cells = <2>;
        gpu@4e20000000 {
            compatible = "ti,j721s2-pvr", "img,pvr-bxs64";
            reg = <0x4e 0x20000000 0x00 0x80000>;
            interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
            power-domains = <&k3_pds 373 TI_SCI_PD_EXCLUSIVE>;
            clocks = <&k3_clks 130 1>;
        };
    };

  - |
    #include <dt-bindings/interrupt-controller/irq.h>
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/soc/ti,sci_pm_domain.h>

    bus {
        #address-cells = <2>;
        #size-cells = <2>;
        gpu@4e20000000 {
            compatible = "ti,j721e-pvr", "img,pvr-ge8430";
            reg = <0x4e 0x20000000 0x00 0x80000>;
            interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
            power-domains = <&k3_pds 126 TI_SCI_PD_EXCLUSIVE>;
            clocks = <&k3_clks 125 0>;
        };
    };
...
