

================================================================
== Vivado HLS Report for 'normalizer'
================================================================
* Date:           Mon Aug 13 16:36:59 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        normalizer
* Solution:       normalizer
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      4.39|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   27|   27|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 28


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 1
  Pipeline-0 : II = 1, D = 28, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 

* FSM state operations: 

 <State 1> : 3.50ns
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr i16* %m_V, i64 4"
ST_1 : Operation 30 [7/7] (3.50ns)   --->   "%m_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %m_V_addr, i32 1)" [normalizer.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 2> : 3.50ns
ST_2 : Operation 31 [6/7] (3.50ns)   --->   "%m_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %m_V_addr, i32 1)" [normalizer.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 32 [5/7] (3.50ns)   --->   "%m_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %m_V_addr, i32 1)" [normalizer.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 33 [4/7] (3.50ns)   --->   "%m_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %m_V_addr, i32 1)" [normalizer.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 34 [3/7] (3.50ns)   --->   "%m_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %m_V_addr, i32 1)" [normalizer.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 35 [2/7] (3.50ns)   --->   "%m_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %m_V_addr, i32 1)" [normalizer.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 36 [1/1] (1.00ns)   --->   "%max_high_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %max_high)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 37 [1/1] (1.00ns)   --->   "%min_high_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %min_high)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 38 [1/7] (3.50ns)   --->   "%m_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %m_V_addr, i32 1)" [normalizer.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 39 [1/1] (1.00ns)   --->   "%regs_in_0_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %regs_in_0)" [normalizer.cpp:83]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 40 [1/1] (2.47ns)   --->   "%tmp_9 = icmp eq i32 %regs_in_0_read, 0" [normalizer.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 41 [1/1] (1.00ns)   --->   "%regs_in_1_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %regs_in_1)" [normalizer.cpp:83]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 42 [1/1] (2.47ns)   --->   "%tmp_9_1 = icmp eq i32 %regs_in_1_read, 0" [normalizer.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_3 = or i32 %regs_in_1_read, %regs_in_0_read" [normalizer.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (1.00ns)   --->   "%regs_in_2_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %regs_in_2)" [normalizer.cpp:83]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 45 [1/1] (2.47ns)   --->   "%tmp_9_2 = icmp eq i32 %regs_in_2_read, 0" [normalizer.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (1.00ns)   --->   "%regs_in_3_read = call i32 @_ssdm_op_Read.s_axilite.i32P(i32* %regs_in_3)" [normalizer.cpp:83]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 47 [1/1] (2.47ns)   --->   "%tmp_9_3 = icmp eq i32 %regs_in_3_read, 0" [normalizer.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_4 = or i32 %regs_in_2_read, %regs_in_3_read" [normalizer.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_s = or i32 %tmp_4, %tmp_3" [normalizer.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (2.47ns) (out node of the LUT)   --->   "%tmp_12 = icmp eq i32 %tmp_s, 0" [normalizer.cpp:83]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %._crit_edge.3.new, label %mergeST" [normalizer.cpp:83]

 <State 8> : 3.50ns
ST_8 : Operation 52 [1/1] (2.55ns)   --->   "%p_Val2_s = sub i32 %max_high_read, %min_high_read" [normalizer.cpp:76]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %p_Val2_s to i4" [normalizer.cpp:76]
ST_8 : Operation 54 [1/1] (2.55ns)   --->   "%tmp_2 = add i32 %min_high_read, %max_high_read" [normalizer.cpp:79]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (3.50ns)   --->   "%m_V_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %m_V_addr)" [normalizer.cpp:79]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_2, i32 1, i32 31)" [normalizer.cpp:79]
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%changed_load = load i2* @changed, align 1"
ST_8 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node changed_loc_3)   --->   "%changed_load_s = select i1 %tmp_9, i2 %changed_load, i2 0" [normalizer.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node changed_new_3)   --->   "%not_tmp_9_1 = xor i1 %tmp_9_1, true" [normalizer.cpp:83]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node changed_new_3)   --->   "%changed_new_1_cast = zext i1 %not_tmp_9_1 to i2" [normalizer.cpp:83]
ST_8 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node changed_loc_3)   --->   "%changed_loc_1 = select i1 %tmp_9_1, i2 %changed_load_s, i2 1" [normalizer.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node changed_new_3)   --->   "%changed_new_1_s = select i1 %tmp_9_2, i2 %changed_new_1_cast, i2 -2" [normalizer.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node changed_loc_3)   --->   "%changed_loc_1_s = select i1 %tmp_9_2, i2 %changed_loc_1, i2 -2" [normalizer.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (1.37ns) (out node of the LUT)   --->   "%changed_new_3 = select i1 %tmp_9_3, i2 %changed_new_1_s, i2 -1" [normalizer.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (1.37ns) (out node of the LUT)   --->   "%changed_loc_3 = select i1 %tmp_9_3, i2 %changed_loc_1_s, i2 -1" [normalizer.cpp:83]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "store i2 %changed_new_3, i2* @changed, align 1" [normalizer.cpp:84]

 <State 9> : 2.76ns
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i16 %m_V_addr_read to i46" [normalizer.cpp:79]
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_5 = call i46 @_ssdm_op_BitConcatenate.i46.i31.i15(i31 %tmp_1, i15 0)" [normalizer.cpp:79]
ST_9 : Operation 69 [1/1] (2.76ns)   --->   "%output = icmp ugt i46 %tmp_3_cast, %tmp_5" [normalizer.cpp:79]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (2.55ns)   --->   "%p_Val2_1 = sub i32 %regs_in_0_read, %min_high_read" [normalizer.cpp:88]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i32 %p_Val2_1 to i4" [normalizer.cpp:88]

 <State 10> : 4.39ns
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%range_V = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp, i2 0)" [normalizer.cpp:76]
ST_10 : Operation 73 [1/1] (1.76ns)   --->   "br i1 %output, label %0, label %1" [normalizer.cpp:88]
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_13, i4 0)" [normalizer.cpp:88]
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_8 = zext i6 %range_V to i8" [normalizer.cpp:88]
ST_10 : Operation 76 [12/12] (4.38ns)   --->   "%p_Val2_2 = udiv i8 %tmp_6, %tmp_8" [normalizer.cpp:88]   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 4.39ns
ST_11 : Operation 77 [11/12] (4.38ns)   --->   "%p_Val2_2 = udiv i8 %tmp_6, %tmp_8" [normalizer.cpp:88]   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 4.39ns
ST_12 : Operation 78 [10/12] (4.38ns)   --->   "%p_Val2_2 = udiv i8 %tmp_6, %tmp_8" [normalizer.cpp:88]   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 4.39ns
ST_13 : Operation 79 [9/12] (4.38ns)   --->   "%p_Val2_2 = udiv i8 %tmp_6, %tmp_8" [normalizer.cpp:88]   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 4.39ns
ST_14 : Operation 80 [8/12] (4.38ns)   --->   "%p_Val2_2 = udiv i8 %tmp_6, %tmp_8" [normalizer.cpp:88]   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 4.39ns
ST_15 : Operation 81 [7/12] (4.38ns)   --->   "%p_Val2_2 = udiv i8 %tmp_6, %tmp_8" [normalizer.cpp:88]   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 4.39ns
ST_16 : Operation 82 [6/12] (4.38ns)   --->   "%p_Val2_2 = udiv i8 %tmp_6, %tmp_8" [normalizer.cpp:88]   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 4.39ns
ST_17 : Operation 83 [5/12] (4.38ns)   --->   "%p_Val2_2 = udiv i8 %tmp_6, %tmp_8" [normalizer.cpp:88]   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 4.39ns
ST_18 : Operation 84 [4/12] (4.38ns)   --->   "%p_Val2_2 = udiv i8 %tmp_6, %tmp_8" [normalizer.cpp:88]   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 4.39ns
ST_19 : Operation 85 [3/12] (4.38ns)   --->   "%p_Val2_2 = udiv i8 %tmp_6, %tmp_8" [normalizer.cpp:88]   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 4.39ns
ST_20 : Operation 86 [2/12] (4.38ns)   --->   "%p_Val2_2 = udiv i8 %tmp_6, %tmp_8" [normalizer.cpp:88]   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 4.39ns
ST_21 : Operation 87 [1/12] (4.38ns)   --->   "%p_Val2_2 = udiv i8 %tmp_6, %tmp_8" [normalizer.cpp:88]   --->   Core 23 'DivnS' <Latency = 11> <II = 1> <Delay = 4.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 3.50ns
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_7 = zext i2 %changed_loc_3 to i64" [normalizer.cpp:88]
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i8 %p_Val2_2 to i3" [normalizer.cpp:88]
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_10 = call i16 @_ssdm_op_BitConcatenate.i16.i3.i13(i3 %tmp_14, i13 0)" [normalizer.cpp:88]
ST_22 : Operation 91 [1/1] (1.76ns)   --->   "br label %1" [normalizer.cpp:88]
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr i16* %m_V, i64 %tmp_7" [normalizer.cpp:88]
ST_22 : Operation 93 [1/1] (3.50ns)   --->   "%m_V_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %m_V_addr_1, i32 1)" [normalizer.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 3.50ns
ST_23 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_11 = phi i16 [ %tmp_10, %0 ], [ 0, %._crit_edge.3.new ]" [normalizer.cpp:88]
ST_23 : Operation 95 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %m_V_addr_1, i16 %tmp_11, i2 -1)" [normalizer.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 3.50ns
ST_24 : Operation 96 [5/5] (3.50ns)   --->   "%m_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr_1)" [normalizer.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 3.50ns
ST_25 : Operation 97 [4/5] (3.50ns)   --->   "%m_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr_1)" [normalizer.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 3.50ns
ST_26 : Operation 98 [3/5] (3.50ns)   --->   "%m_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr_1)" [normalizer.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 99 [2/5] (3.50ns)   --->   "%m_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr_1)" [normalizer.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %regs_in_4), !map !56"
ST_28 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %regs_in_3), !map !62"
ST_28 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %regs_in_2), !map !68"
ST_28 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %regs_in_1), !map !74"
ST_28 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %regs_in_0), !map !80"
ST_28 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %min_high), !map !86"
ST_28 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %max_high), !map !92"
ST_28 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %m_V), !map !96"
ST_28 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @normalizer_str) nounwind"
ST_28 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [3 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [normalizer.cpp:66]
ST_28 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %regs_in_0, i32* %regs_in_1, i32* %regs_in_2, i32* %regs_in_3, i32* %regs_in_4, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [3 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_28 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %min_high, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [3 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [normalizer.cpp:68]
ST_28 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %max_high, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [3 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [normalizer.cpp:69]
ST_28 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %m_V, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [4 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_28 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [normalizer.cpp:74]
ST_28 : Operation 115 [1/1] (0.00ns)   --->   "br label %._crit_edge.3.new"
ST_28 : Operation 116 [1/5] (3.50ns)   --->   "%m_V_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %m_V_addr_1)" [normalizer.cpp:88]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 117 [1/1] (0.00ns)   --->   "ret void" [normalizer.cpp:90]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ regs_in_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regs_in_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regs_in_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regs_in_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regs_in_4]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_high]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_high]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ changed]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m_V_addr           (getelementptr ) [ 01111111100000000000000000000]
max_high_read      (read          ) [ 01000000100000000000000000000]
min_high_read      (read          ) [ 01000000110000000000000000000]
m_V_load_req       (readreq       ) [ 00000000000000000000000000000]
regs_in_0_read     (read          ) [ 01000000110000000000000000000]
tmp_9              (icmp          ) [ 01000000100000000000000000000]
regs_in_1_read     (read          ) [ 00000000000000000000000000000]
tmp_9_1            (icmp          ) [ 01000000100000000000000000000]
tmp_3              (or            ) [ 00000000000000000000000000000]
regs_in_2_read     (read          ) [ 00000000000000000000000000000]
tmp_9_2            (icmp          ) [ 01000000100000000000000000000]
regs_in_3_read     (read          ) [ 00000000000000000000000000000]
tmp_9_3            (icmp          ) [ 01000000100000000000000000000]
tmp_4              (or            ) [ 00000000000000000000000000000]
tmp_s              (or            ) [ 00000000000000000000000000000]
tmp_12             (icmp          ) [ 01000000111111111111111111111]
StgValue_51        (br            ) [ 00000000000000000000000000000]
p_Val2_s           (sub           ) [ 00000000000000000000000000000]
tmp                (trunc         ) [ 01000000011000000000000000000]
tmp_2              (add           ) [ 00000000000000000000000000000]
m_V_addr_read      (read          ) [ 01000000010000000000000000000]
tmp_1              (partselect    ) [ 01000000010000000000000000000]
changed_load       (load          ) [ 00000000000000000000000000000]
changed_load_s     (select        ) [ 00000000000000000000000000000]
not_tmp_9_1        (xor           ) [ 00000000000000000000000000000]
changed_new_1_cast (zext          ) [ 00000000000000000000000000000]
changed_loc_1      (select        ) [ 00000000000000000000000000000]
changed_new_1_s    (select        ) [ 00000000000000000000000000000]
changed_loc_1_s    (select        ) [ 00000000000000000000000000000]
changed_new_3      (select        ) [ 00000000000000000000000000000]
changed_loc_3      (select        ) [ 01000000011111111111111000000]
StgValue_66        (store         ) [ 00000000000000000000000000000]
tmp_3_cast         (sext          ) [ 00000000000000000000000000000]
tmp_5              (bitconcatenate) [ 00000000000000000000000000000]
output             (icmp          ) [ 01000000011111111111111000000]
p_Val2_1           (sub           ) [ 00000000000000000000000000000]
tmp_13             (trunc         ) [ 01000000001000000000000000000]
range_V            (bitconcatenate) [ 00000000000000000000000000000]
StgValue_73        (br            ) [ 01000000001111111111111100000]
tmp_6              (bitconcatenate) [ 01000000000111111111110000000]
tmp_8              (zext          ) [ 01000000000111111111110000000]
p_Val2_2           (udiv          ) [ 01000000000000000000001000000]
tmp_7              (zext          ) [ 00000000000000000000000000000]
tmp_14             (trunc         ) [ 00000000000000000000000000000]
tmp_10             (bitconcatenate) [ 01000000001000000000001100000]
StgValue_91        (br            ) [ 01000000001000000000001100000]
m_V_addr_1         (getelementptr ) [ 01000000000000000000000111111]
m_V_addr_1_req     (writereq      ) [ 00000000000000000000000000000]
tmp_11             (phi           ) [ 01000000000000000000000100000]
StgValue_95        (write         ) [ 00000000000000000000000000000]
StgValue_100       (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_101       (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_102       (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_103       (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_104       (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_105       (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_106       (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_107       (specbitsmap   ) [ 00000000000000000000000000000]
StgValue_108       (spectopmodule ) [ 00000000000000000000000000000]
StgValue_109       (specinterface ) [ 00000000000000000000000000000]
StgValue_110       (specinterface ) [ 00000000000000000000000000000]
StgValue_111       (specinterface ) [ 00000000000000000000000000000]
StgValue_112       (specinterface ) [ 00000000000000000000000000000]
StgValue_113       (specinterface ) [ 00000000000000000000000000000]
StgValue_114       (specpipeline  ) [ 00000000000000000000000000000]
StgValue_115       (br            ) [ 00000000000000000000000000000]
m_V_addr_1_resp    (writeresp     ) [ 00000000000000000000000000000]
StgValue_117       (ret           ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="regs_in_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_in_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="regs_in_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_in_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="regs_in_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_in_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="regs_in_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_in_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="regs_in_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="regs_in_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="min_high">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_high"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="max_high">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_high"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="changed">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="changed"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i46.i31.i15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i3.i13"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="13"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="normalizer_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="grp_readreq_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="m_V_load_req/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="max_high_read_read_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_high_read/7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="min_high_read_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_high_read/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="regs_in_0_read_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regs_in_0_read/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="regs_in_1_read_read_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regs_in_1_read/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="regs_in_2_read_read_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regs_in_2_read/7 "/>
</bind>
</comp>

<comp id="129" class="1004" name="regs_in_3_read_read_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="regs_in_3_read/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="m_V_addr_read_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="7"/>
<pin id="138" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_V_addr_read/8 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_writeresp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="m_V_addr_1_req/22 m_V_addr_1_resp/24 "/>
</bind>
</comp>

<comp id="147" class="1004" name="StgValue_95_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="1"/>
<pin id="150" dir="0" index="2" bw="16" slack="0"/>
<pin id="151" dir="0" index="3" bw="1" slack="0"/>
<pin id="152" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_95/23 "/>
</bind>
</comp>

<comp id="156" class="1005" name="tmp_11_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="13"/>
<pin id="158" dir="1" index="1" bw="16" slack="13"/>
</pin_list>
<bind>
<opset="tmp_11 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp_11_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="13"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_11/23 "/>
</bind>
</comp>

<comp id="168" class="1004" name="m_V_addr_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="0" index="1" bw="4" slack="0"/>
<pin id="171" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_9_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_9_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_1/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_9_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_2/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp_9_3_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_3/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_4_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_s_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_12_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="p_Val2_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s/8 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="0" index="1" bw="32" slack="1"/>
<pin id="234" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="31" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="0" index="3" bw="6" slack="0"/>
<pin id="240" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="245" class="1004" name="changed_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="2" slack="0"/>
<pin id="247" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="changed_load/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="changed_load_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="1"/>
<pin id="251" dir="0" index="1" bw="2" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="changed_load_s/8 "/>
</bind>
</comp>

<comp id="256" class="1004" name="not_tmp_9_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_9_1/8 "/>
</bind>
</comp>

<comp id="261" class="1004" name="changed_new_1_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="changed_new_1_cast/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="changed_loc_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="2" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="changed_loc_1/8 "/>
</bind>
</comp>

<comp id="272" class="1004" name="changed_new_1_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="2" slack="0"/>
<pin id="276" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="changed_new_1_s/8 "/>
</bind>
</comp>

<comp id="279" class="1004" name="changed_loc_1_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="2" slack="0"/>
<pin id="282" dir="0" index="2" bw="2" slack="0"/>
<pin id="283" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="changed_loc_1_s/8 "/>
</bind>
</comp>

<comp id="286" class="1004" name="changed_new_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="2" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="changed_new_3/8 "/>
</bind>
</comp>

<comp id="293" class="1004" name="changed_loc_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="2" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="2" slack="14"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="changed_loc_3/8 "/>
</bind>
</comp>

<comp id="300" class="1004" name="StgValue_66_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="2" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/8 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_3_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="1"/>
<pin id="308" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/9 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="46" slack="0"/>
<pin id="311" dir="0" index="1" bw="31" slack="1"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="316" class="1004" name="output_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="46" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="output/9 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Val2_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="2"/>
<pin id="324" dir="0" index="1" bw="32" slack="2"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_1/9 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_13_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/9 "/>
</bind>
</comp>

<comp id="330" class="1004" name="range_V_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="4" slack="2"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="range_V/10 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_6_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="1"/>
<pin id="340" dir="0" index="2" bw="1" slack="0"/>
<pin id="341" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_8_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="6" slack="0"/>
<pin id="351" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="udiv(14) " fcode="udiv"/>
<opset="p_Val2_2/10 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_7_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="14"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/22 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_14_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="1"/>
<pin id="359" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/22 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_10_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/22 "/>
</bind>
</comp>

<comp id="368" class="1004" name="m_V_addr_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="2" slack="0"/>
<pin id="371" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_1/22 "/>
</bind>
</comp>

<comp id="375" class="1005" name="m_V_addr_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="1"/>
<pin id="377" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr "/>
</bind>
</comp>

<comp id="381" class="1005" name="max_high_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="1"/>
<pin id="383" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_high_read "/>
</bind>
</comp>

<comp id="387" class="1005" name="min_high_read_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_high_read "/>
</bind>
</comp>

<comp id="394" class="1005" name="regs_in_0_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="2"/>
<pin id="396" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="regs_in_0_read "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_9_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="404" class="1005" name="tmp_9_1_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="tmp_9_2_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_2 "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_9_3_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_3 "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_12_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="2"/>
<pin id="428" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="431" class="1005" name="m_V_addr_read_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="1"/>
<pin id="433" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_read "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="31" slack="1"/>
<pin id="438" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="changed_loc_3_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="14"/>
<pin id="443" dir="1" index="1" bw="2" slack="14"/>
</pin_list>
<bind>
<opset="changed_loc_3 "/>
</bind>
</comp>

<comp id="446" class="1005" name="output_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="output "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_13_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="1"/>
<pin id="452" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_6_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_8_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="1"/>
<pin id="462" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="465" class="1005" name="p_Val2_2_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="1"/>
<pin id="467" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="470" class="1005" name="tmp_10_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="1"/>
<pin id="472" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="475" class="1005" name="m_V_addr_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="1"/>
<pin id="477" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="26" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="60" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="64" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="147" pin=3"/></net>

<net id="155"><net_src comp="66" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="159"><net_src comp="62" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="147" pin=2"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="168" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="179"><net_src comp="111" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="117" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="117" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="111" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="123" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="129" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="123" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="129" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="187" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="211" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="230"><net_src comp="223" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="231" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="245" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="36" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="249" pin="3"/><net_sink comp="265" pin=1"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="277"><net_src comp="261" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="265" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="272" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="279" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="286" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="16" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="314"><net_src comp="46" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="48" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="306" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="329"><net_src comp="322" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="36" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="347"><net_src comp="330" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="337" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="365"><net_src comp="56" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="58" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="14" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="354" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="368" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="378"><net_src comp="168" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="384"><net_src comp="99" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="390"><net_src comp="105" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="397"><net_src comp="111" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="402"><net_src comp="175" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="407"><net_src comp="181" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="413"><net_src comp="193" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="419"><net_src comp="199" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="425"><net_src comp="217" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="227" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="434"><net_src comp="135" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="439"><net_src comp="235" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="444"><net_src comp="293" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="449"><net_src comp="316" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="326" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="458"><net_src comp="337" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="463"><net_src comp="344" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="468"><net_src comp="348" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="473"><net_src comp="360" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="478"><net_src comp="368" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="140" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_V | {22 23 24 25 26 27 28 }
	Port: changed | {8 }
 - Input state : 
	Port: normalizer : regs_in_0 | {7 }
	Port: normalizer : regs_in_1 | {7 }
	Port: normalizer : regs_in_2 | {7 }
	Port: normalizer : regs_in_3 | {7 }
	Port: normalizer : min_high | {7 }
	Port: normalizer : max_high | {7 }
	Port: normalizer : m_V | {1 2 3 4 5 6 7 8 }
	Port: normalizer : changed | {8 }
  - Chain level:
	State 1
		m_V_load_req : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		StgValue_51 : 1
	State 8
		tmp : 1
		tmp_1 : 1
		changed_load_s : 1
		changed_loc_1 : 2
		changed_new_1_s : 1
		changed_loc_1_s : 3
		changed_new_3 : 2
		changed_loc_3 : 4
		StgValue_66 : 3
	State 9
		output : 1
		tmp_13 : 1
	State 10
		tmp_8 : 1
		p_Val2_2 : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_10 : 1
		m_V_addr_1 : 1
		m_V_addr_1_req : 2
	State 23
		StgValue_95 : 1
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   udiv   |         grp_fu_348         |   195   |   126   |
|----------|----------------------------|---------|---------|
|          |        tmp_3_fu_187        |    0    |    39   |
|    or    |        tmp_4_fu_205        |    0    |    39   |
|          |        tmp_s_fu_211        |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |        tmp_9_fu_175        |    0    |    18   |
|          |       tmp_9_1_fu_181       |    0    |    18   |
|   icmp   |       tmp_9_2_fu_193       |    0    |    18   |
|          |       tmp_9_3_fu_199       |    0    |    18   |
|          |        tmp_12_fu_217       |    0    |    18   |
|          |        output_fu_316       |    0    |    24   |
|----------|----------------------------|---------|---------|
|    sub   |       p_Val2_s_fu_223      |    0    |    39   |
|          |       p_Val2_1_fu_322      |    0    |    39   |
|----------|----------------------------|---------|---------|
|    add   |        tmp_2_fu_231        |    0    |    39   |
|----------|----------------------------|---------|---------|
|          |    changed_load_s_fu_249   |    0    |    2    |
|          |    changed_loc_1_fu_265    |    0    |    2    |
|  select  |   changed_new_1_s_fu_272   |    0    |    2    |
|          |   changed_loc_1_s_fu_279   |    0    |    2    |
|          |    changed_new_3_fu_286    |    0    |    2    |
|          |    changed_loc_3_fu_293    |    0    |    2    |
|----------|----------------------------|---------|---------|
|    xor   |     not_tmp_9_1_fu_256     |    0    |    8    |
|----------|----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_92     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |  max_high_read_read_fu_99  |    0    |    0    |
|          |  min_high_read_read_fu_105 |    0    |    0    |
|          | regs_in_0_read_read_fu_111 |    0    |    0    |
|   read   | regs_in_1_read_read_fu_117 |    0    |    0    |
|          | regs_in_2_read_read_fu_123 |    0    |    0    |
|          | regs_in_3_read_read_fu_129 |    0    |    0    |
|          |  m_V_addr_read_read_fu_135 |    0    |    0    |
|----------|----------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_140    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  StgValue_95_write_fu_147  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_227         |    0    |    0    |
|   trunc  |        tmp_13_fu_326       |    0    |    0    |
|          |        tmp_14_fu_357       |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_1_fu_235        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |  changed_new_1_cast_fu_261 |    0    |    0    |
|   zext   |        tmp_8_fu_344        |    0    |    0    |
|          |        tmp_7_fu_354        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |      tmp_3_cast_fu_306     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_5_fu_309        |    0    |    0    |
|bitconcatenate|       range_V_fu_330       |    0    |    0    |
|          |        tmp_6_fu_337        |    0    |    0    |
|          |        tmp_10_fu_360       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   195   |   494   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| changed_loc_3_reg_441|    2   |
|  m_V_addr_1_reg_475  |   16   |
| m_V_addr_read_reg_431|   16   |
|   m_V_addr_reg_375   |   16   |
| max_high_read_reg_381|   32   |
| min_high_read_reg_387|   32   |
|    output_reg_446    |    1   |
|   p_Val2_2_reg_465   |    3   |
|regs_in_0_read_reg_394|   32   |
|    tmp_10_reg_470    |   16   |
|    tmp_11_reg_156    |   16   |
|    tmp_12_reg_422    |    1   |
|    tmp_13_reg_450    |    4   |
|     tmp_1_reg_436    |   31   |
|     tmp_6_reg_455    |    8   |
|     tmp_8_reg_460    |    8   |
|    tmp_9_1_reg_404   |    1   |
|    tmp_9_2_reg_410   |    1   |
|    tmp_9_3_reg_416   |    1   |
|     tmp_9_reg_399    |    1   |
|      tmp_reg_426     |    4   |
+----------------------+--------+
|         Total        |   242  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_readreq_fu_92  |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_140 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_140 |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_348      |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_348      |  p1  |   2  |   6  |   12   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   94   ||  8.845  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   195  |   494  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    -   |   36   |
|  Register |    -   |   242  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   437  |   530  |
+-----------+--------+--------+--------+
