Classic Timing Analyzer report for Block1
Tue Sep 27 18:37:51 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. Ignored Timing Assignments
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                         ;
+------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                               ; To                                                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+--------------+
; Clock Setup: 'clk'           ; 37.713 ns ; 25.00 MHz ( period = 40.000 ns ) ; 437.25 MHz ( period = 2.287 ns ) ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; -0.799 ns ; 25.00 MHz ( period = 40.000 ns ) ; N/A                              ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0] ; clk        ; clk      ; 10           ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                    ;                                                                                    ;            ;          ; 10           ;
+------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                ;
+------------------------------------------------------------------------------------------------------+--------------------+------+--------+-------------+
; Option                                                                                               ; Setting            ; From ; To     ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+--------+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;        ;             ;
; Timing Models                                                                                        ; Final              ;      ;        ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;        ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;        ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;        ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;        ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;        ;             ;
; fmax Requirement                                                                                     ; 25 MHz             ;      ;        ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;        ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;        ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;        ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;        ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;        ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;        ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;        ;             ;
; Number of paths to report                                                                            ; 200                ;      ;        ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;        ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;        ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;        ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;        ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;        ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;        ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;        ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;        ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;        ;             ;
; Clock Settings                                                                                       ; clock              ;      ; Fi     ;             ;
; Clock Settings                                                                                       ; clock              ;      ; clk    ;             ;
; Clock Settings                                                                                       ; clock              ;      ; res    ;             ;
; Clock Settings                                                                                       ; clock              ;      ; result ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+--------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                  ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ; clock              ; User Pin      ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Fi              ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; res             ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[15]      ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[14]      ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[13]      ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[12]      ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[11]      ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[10]      ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[9]       ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[8]       ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[7]       ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[6]       ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[5]       ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[4]       ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[3]       ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[2]       ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[1]       ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; result[0]       ; clock              ; Internal Node ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+---------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                        ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+---------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 37.713 ns ; 437.25 MHz ( period = 2.287 ns )            ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                   ; clk        ; clk      ; 40.000 ns                   ; 38.463 ns                 ; 0.750 ns                ;
; 37.748 ns ; 444.05 MHz ( period = 2.252 ns )            ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                   ; clk        ; clk      ; 40.000 ns                   ; 38.463 ns                 ; 0.715 ns                ;
; 37.748 ns ; 444.05 MHz ( period = 2.252 ns )            ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                   ; clk        ; clk      ; 40.000 ns                   ; 38.463 ns                 ; 0.715 ns                ;
; 37.783 ns ; 451.06 MHz ( period = 2.217 ns )            ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                   ; clk        ; clk      ; 40.000 ns                   ; 38.463 ns                 ; 0.680 ns                ;
; 37.783 ns ; 451.06 MHz ( period = 2.217 ns )            ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                   ; clk        ; clk      ; 40.000 ns                   ; 38.463 ns                 ; 0.680 ns                ;
; 37.783 ns ; 451.06 MHz ( period = 2.217 ns )            ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                   ; clk        ; clk      ; 40.000 ns                   ; 38.463 ns                 ; 0.680 ns                ;
; 37.811 ns ; 456.83 MHz ( period = 2.189 ns )            ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]  ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 1.741 ns                ;
; 37.854 ns ; 465.98 MHz ( period = 2.146 ns )            ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                   ; clk        ; clk      ; 40.000 ns                   ; 38.463 ns                 ; 0.609 ns                ;
; 37.854 ns ; 465.98 MHz ( period = 2.146 ns )            ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                   ; clk        ; clk      ; 40.000 ns                   ; 38.463 ns                 ; 0.609 ns                ;
; 37.854 ns ; 465.98 MHz ( period = 2.146 ns )            ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                   ; clk        ; clk      ; 40.000 ns                   ; 38.463 ns                 ; 0.609 ns                ;
; 37.854 ns ; 465.98 MHz ( period = 2.146 ns )            ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                   ; clk        ; clk      ; 40.000 ns                   ; 38.463 ns                 ; 0.609 ns                ;
; 37.865 ns ; 468.38 MHz ( period = 2.135 ns )            ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]  ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 1.687 ns                ;
; 37.912 ns ; 478.93 MHz ( period = 2.088 ns )            ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]  ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 1.640 ns                ;
; 37.952 ns ; 488.28 MHz ( period = 2.048 ns )            ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]  ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 1.600 ns                ;
; 37.975 ns ; 493.83 MHz ( period = 2.025 ns )            ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]  ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 1.577 ns                ;
; 38.033 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]  ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 1.519 ns                ;
; 38.073 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]  ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 1.479 ns                ;
; 38.131 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]  ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 1.421 ns                ;
; 38.138 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]  ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 1.414 ns                ;
; 38.162 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.654 ns                ;
; 38.162 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.654 ns                ;
; 38.162 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.654 ns                ;
; 38.162 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.654 ns                ;
; 38.236 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]  ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 1.316 ns                ;
; 38.325 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.491 ns                ;
; 38.325 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.491 ns                ;
; 38.325 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.491 ns                ;
; 38.325 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.491 ns                ;
; 38.416 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.400 ns                ;
; 38.469 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.347 ns                ;
; 38.512 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.304 ns                ;
; 38.570 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.246 ns                ;
; 38.587 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.229 ns                ;
; 38.705 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.111 ns                ;
; 38.705 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.111 ns                ;
; 38.705 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; clk        ; clk      ; 40.000 ns                   ; 39.816 ns                 ; 1.111 ns                ;
; 38.802 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 0.750 ns                ;
; 38.837 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 0.715 ns                ;
; 38.837 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 0.715 ns                ;
; 38.872 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 0.680 ns                ;
; 38.872 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 0.680 ns                ;
; 38.872 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 0.680 ns                ;
; 38.943 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 0.609 ns                ;
; 38.943 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 0.609 ns                ;
; 38.943 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 0.609 ns                ;
; 38.943 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; 40.000 ns                   ; 39.552 ns                 ; 0.609 ns                ;
+-----------+---------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                        ;
+---------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -0.799 ns     ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                   ; clk        ; clk      ; 0.000 ns                   ; 1.408 ns                   ; 0.609 ns                 ;
; -0.799 ns     ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                   ; clk        ; clk      ; 0.000 ns                   ; 1.408 ns                   ; 0.609 ns                 ;
; -0.799 ns     ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                   ; clk        ; clk      ; 0.000 ns                   ; 1.408 ns                   ; 0.609 ns                 ;
; -0.799 ns     ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                   ; clk        ; clk      ; 0.000 ns                   ; 1.408 ns                   ; 0.609 ns                 ;
; -0.728 ns     ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                   ; clk        ; clk      ; 0.000 ns                   ; 1.408 ns                   ; 0.680 ns                 ;
; -0.728 ns     ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                   ; clk        ; clk      ; 0.000 ns                   ; 1.408 ns                   ; 0.680 ns                 ;
; -0.728 ns     ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                   ; clk        ; clk      ; 0.000 ns                   ; 1.408 ns                   ; 0.680 ns                 ;
; -0.693 ns     ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                   ; clk        ; clk      ; 0.000 ns                   ; 1.408 ns                   ; 0.715 ns                 ;
; -0.693 ns     ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                   ; clk        ; clk      ; 0.000 ns                   ; 1.408 ns                   ; 0.715 ns                 ;
; -0.658 ns     ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                   ; counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                   ; clk        ; clk      ; 0.000 ns                   ; 1.408 ns                   ; 0.750 ns                 ;
; 0.290 ns      ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 0.609 ns                 ;
; 0.290 ns      ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 0.609 ns                 ;
; 0.290 ns      ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 0.609 ns                 ;
; 0.290 ns      ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 0.609 ns                 ;
; 0.361 ns      ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 0.680 ns                 ;
; 0.361 ns      ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 0.680 ns                 ;
; 0.361 ns      ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 0.680 ns                 ;
; 0.396 ns      ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 0.715 ns                 ;
; 0.396 ns      ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2] ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 0.715 ns                 ;
; 0.431 ns      ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] ; Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 0.750 ns                 ;
; 0.997 ns      ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]  ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 1.316 ns                 ;
; 1.056 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.111 ns                 ;
; 1.056 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.111 ns                 ;
; 1.056 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.111 ns                 ;
; 1.056 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.111 ns                 ;
; 1.095 ns      ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]  ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 1.414 ns                 ;
; 1.102 ns      ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]  ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 1.421 ns                 ;
; 1.160 ns      ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]  ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 1.479 ns                 ;
; 1.174 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.229 ns                 ;
; 1.174 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.229 ns                 ;
; 1.174 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.229 ns                 ;
; 1.174 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.229 ns                 ;
; 1.200 ns      ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]  ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 1.519 ns                 ;
; 1.246 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.301 ns                 ;
; 1.258 ns      ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]  ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 1.577 ns                 ;
; 1.281 ns      ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]  ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 1.600 ns                 ;
; 1.317 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.372 ns                 ;
; 1.321 ns      ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]  ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 1.640 ns                 ;
; 1.341 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.396 ns                 ;
; 1.347 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.402 ns                 ;
; 1.368 ns      ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]  ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 1.687 ns                 ;
; 1.390 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.445 ns                 ;
; 1.419 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.474 ns                 ;
; 1.422 ns      ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]  ; Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]  ; clk        ; clk      ; 0.000 ns                   ; 0.319 ns                   ; 1.741 ns                 ;
; 1.436 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.491 ns                 ;
; 1.436 ns      ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]    ; Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]    ; clk        ; clk      ; 0.000 ns                   ; 0.055 ns                   ; 1.491 ns                 ;
+---------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                      ;
+----------------+---------+------+------------+-------------+----------------------------------------------------+
; Option         ; Setting ; From ; To         ; Entity Name ; Help                                               ;
+----------------+---------+------+------------+-------------+----------------------------------------------------+
; Clock Settings ; clock   ;      ; result[0]  ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[10] ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[11] ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[12] ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[13] ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[14] ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[15] ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[1]  ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[2]  ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[3]  ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[4]  ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[5]  ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[6]  ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[7]  ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[8]  ;             ; No timing path applicable to specified destination ;
; Clock Settings ; clock   ;      ; result[9]  ;             ; No timing path applicable to specified destination ;
+----------------+---------+------+------------+-------------+----------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Sep 27 18:37:50 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Block1 -c Block1 --timing_analysis_only
Warning: Found combinational loop of 2 nodes
    Warning: Node "Block2:inst3|inst12"
    Warning: Node "Block2:inst3|inst10"
Warning: Found 14 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "Block1:inst|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_p8j:auto_generated|op_1" as buffer
    Info: Detected ripple clock "Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "Block2:inst3|inst12" as buffer
Info: Slack time is 37.713 ns for clock "clk" between source register "counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination register "counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]"
    Info: Fmax is 437.25 MHz (period= 2.287 ns)
    Info: + Largest register to register requirement is 38.463 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 60.000 ns
                Info: Clock period of Destination clock "clk" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "clk" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.353 ns
            Info: + Shortest clock path from clock "clk" to destination register is 6.269 ns
                Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.827 ns) + CELL(0.712 ns) = 2.358 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 3; REG Node = 'Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]'
                Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 2.620 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 9; COMB Node = 'Block1:inst|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_p8j:auto_generated|op_1'
                Info: 4: + IC(0.317 ns) + CELL(0.712 ns) = 3.649 ns; Loc. = LCFF_X19_Y26_N27; Fanout = 5; REG Node = 'Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
                Info: 5: + IC(0.000 ns) + CELL(0.265 ns) = 3.914 ns; Loc. = LCCOMB_X19_Y26_N24; Fanout = 19; COMB LOOP Node = 'Block2:inst3|inst12'
                    Info: Loc. = LCCOMB_X19_Y26_N24; Node "Block2:inst3|inst12"
                    Info: Loc. = LCCOMB_X19_Y26_N8; Node "Block2:inst3|inst10"
                Info: 6: + IC(1.100 ns) + CELL(0.000 ns) = 5.014 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'Block2:inst3|inst12~clkctrl'
                Info: 7: + IC(0.637 ns) + CELL(0.618 ns) = 6.269 ns; Loc. = LCFF_X18_Y17_N23; Fanout = 17; REG Node = 'counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
                Info: Total cell delay = 3.179 ns ( 50.71 % )
                Info: Total interconnect delay = 3.090 ns ( 49.29 % )
            Info: - Longest clock path from clock "clk" to source register is 7.622 ns
                Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.827 ns) + CELL(0.712 ns) = 2.358 ns; Loc. = LCFF_X18_Y26_N13; Fanout = 4; REG Node = 'Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]'
                Info: 3: + IC(0.254 ns) + CELL(0.272 ns) = 2.884 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 9; COMB Node = 'Block1:inst|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_p8j:auto_generated|op_1'
                Info: 4: + IC(0.317 ns) + CELL(0.712 ns) = 3.913 ns; Loc. = LCFF_X19_Y26_N3; Fanout = 5; REG Node = 'Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
                Info: 5: + IC(0.000 ns) + CELL(1.354 ns) = 5.267 ns; Loc. = LCCOMB_X19_Y26_N24; Fanout = 19; COMB LOOP Node = 'Block2:inst3|inst12'
                    Info: Loc. = LCCOMB_X19_Y26_N24; Node "Block2:inst3|inst12"
                    Info: Loc. = LCCOMB_X19_Y26_N8; Node "Block2:inst3|inst10"
                Info: 6: + IC(1.100 ns) + CELL(0.000 ns) = 6.367 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'Block2:inst3|inst12~clkctrl'
                Info: 7: + IC(0.637 ns) + CELL(0.618 ns) = 7.622 ns; Loc. = LCFF_X18_Y17_N17; Fanout = 18; REG Node = 'counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
                Info: Total cell delay = 4.487 ns ( 58.87 % )
                Info: Total interconnect delay = 3.135 ns ( 41.13 % )
        Info: - Micro clock to output delay of source is 0.094 ns
        Info: - Micro setup delay of destination is 0.090 ns
    Info: - Longest register to register delay is 0.750 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y17_N17; Fanout = 18; REG Node = 'counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 2; COMB Node = 'counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X18_Y17_N18; Fanout = 2; COMB Node = 'counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X18_Y17_N20; Fanout = 1; COMB Node = 'counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X18_Y17_N22; Fanout = 1; COMB Node = 'counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3'
        Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X18_Y17_N23; Fanout = 17; REG Node = 'counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]'
        Info: Total cell delay = 0.750 ns ( 100.00 % )
Info: No valid register-to-register data paths exist for clock "Fi"
Info: No valid register-to-register data paths exist for clock "res"
Info: No valid register-to-register data paths exist for clock "result[15]"
Info: No valid register-to-register data paths exist for clock "result[14]"
Info: No valid register-to-register data paths exist for clock "result[13]"
Info: No valid register-to-register data paths exist for clock "result[12]"
Info: No valid register-to-register data paths exist for clock "result[11]"
Info: No valid register-to-register data paths exist for clock "result[10]"
Info: No valid register-to-register data paths exist for clock "result[9]"
Info: No valid register-to-register data paths exist for clock "result[8]"
Info: No valid register-to-register data paths exist for clock "result[7]"
Info: No valid register-to-register data paths exist for clock "result[6]"
Info: No valid register-to-register data paths exist for clock "result[5]"
Info: No valid register-to-register data paths exist for clock "result[4]"
Info: No valid register-to-register data paths exist for clock "result[3]"
Info: No valid register-to-register data paths exist for clock "result[2]"
Info: No valid register-to-register data paths exist for clock "result[1]"
Info: No valid register-to-register data paths exist for clock "result[0]"
Info: Minimum slack time is -799 ps for clock "clk" between source register "counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]" and destination register "counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]"
    Info: + Shortest register to register delay is 0.609 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y17_N17; Fanout = 18; REG Node = 'counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.512 ns) = 0.512 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 1; COMB Node = 'counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0'
        Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 0.609 ns; Loc. = LCFF_X18_Y17_N17; Fanout = 18; REG Node = 'counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
        Info: Total cell delay = 0.609 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 1.408 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "clk" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 20.000 ns
                Info: Clock period of Source clock "clk" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 1.353 ns
            Info: + Longest clock path from clock "clk" to destination register is 7.622 ns
                Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.827 ns) + CELL(0.712 ns) = 2.358 ns; Loc. = LCFF_X18_Y26_N13; Fanout = 4; REG Node = 'Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]'
                Info: 3: + IC(0.254 ns) + CELL(0.272 ns) = 2.884 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 9; COMB Node = 'Block1:inst|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_p8j:auto_generated|op_1'
                Info: 4: + IC(0.317 ns) + CELL(0.712 ns) = 3.913 ns; Loc. = LCFF_X19_Y26_N3; Fanout = 5; REG Node = 'Block2:inst3|lpm_counter0:inst13|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
                Info: 5: + IC(0.000 ns) + CELL(1.354 ns) = 5.267 ns; Loc. = LCCOMB_X19_Y26_N24; Fanout = 19; COMB LOOP Node = 'Block2:inst3|inst12'
                    Info: Loc. = LCCOMB_X19_Y26_N24; Node "Block2:inst3|inst12"
                    Info: Loc. = LCCOMB_X19_Y26_N8; Node "Block2:inst3|inst10"
                Info: 6: + IC(1.100 ns) + CELL(0.000 ns) = 6.367 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'Block2:inst3|inst12~clkctrl'
                Info: 7: + IC(0.637 ns) + CELL(0.618 ns) = 7.622 ns; Loc. = LCFF_X18_Y17_N17; Fanout = 18; REG Node = 'counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
                Info: Total cell delay = 4.487 ns ( 58.87 % )
                Info: Total interconnect delay = 3.135 ns ( 41.13 % )
            Info: - Shortest clock path from clock "clk" to source register is 6.269 ns
                Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.827 ns) + CELL(0.712 ns) = 2.358 ns; Loc. = LCFF_X18_Y26_N21; Fanout = 3; REG Node = 'Block1:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]'
                Info: 3: + IC(0.209 ns) + CELL(0.053 ns) = 2.620 ns; Loc. = LCCOMB_X18_Y26_N30; Fanout = 9; COMB Node = 'Block1:inst|lpm_compare3:inst2|lpm_compare:lpm_compare_component|cmpr_p8j:auto_generated|op_1'
                Info: 4: + IC(0.317 ns) + CELL(0.712 ns) = 3.649 ns; Loc. = LCFF_X19_Y26_N27; Fanout = 5; REG Node = 'Block2:inst3|lpm_counter0:inst6|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[1]'
                Info: 5: + IC(0.000 ns) + CELL(0.265 ns) = 3.914 ns; Loc. = LCCOMB_X19_Y26_N24; Fanout = 19; COMB LOOP Node = 'Block2:inst3|inst12'
                    Info: Loc. = LCCOMB_X19_Y26_N24; Node "Block2:inst3|inst12"
                    Info: Loc. = LCCOMB_X19_Y26_N8; Node "Block2:inst3|inst10"
                Info: 6: + IC(1.100 ns) + CELL(0.000 ns) = 5.014 ns; Loc. = CLKCTRL_G14; Fanout = 8; COMB Node = 'Block2:inst3|inst12~clkctrl'
                Info: 7: + IC(0.637 ns) + CELL(0.618 ns) = 6.269 ns; Loc. = LCFF_X18_Y17_N17; Fanout = 18; REG Node = 'counter3:inst5|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]'
                Info: Total cell delay = 3.179 ns ( 50.71 % )
                Info: Total interconnect delay = 3.090 ns ( 49.29 % )
        Info: - Micro clock to output delay of source is 0.094 ns
        Info: + Micro hold delay of destination is 0.149 ns
Warning: Can't achieve minimum setup and hold requirement clk along 10 path(s). See Report window for details.
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Tue Sep 27 18:37:51 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


