strict digraph "compose( ,  )" {
	node [label="\N"];
	"26:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f01bc9207d0>",
		fillcolor=lightcyan,
		label="26:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"26:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01bc920810>",
		fillcolor=cadetblue,
		label="26:BS
next_state = ~in;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01bc920810>]",
		style=filled,
		typ=BlockingSubstitution];
	"26:CA" -> "26:BS"	[cond="[]",
		lineno=None];
	"Leaf_23:AL"	[def_var="['next_state']",
		label="Leaf_23:AL"];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f01bc8a3890>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_23:AL" -> "14:AL";
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01be13f450>",
		fillcolor=cadetblue,
		label="25:BS
next_state = ~in;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f01be13f450>]",
		style=filled,
		typ=BlockingSubstitution];
	"25:BS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f01bc856bd0>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="12:AS
out = present_state & in;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in']"];
	"25:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f01bc8a6f50>",
		fillcolor=lightcyan,
		label="25:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"25:CA" -> "25:BS"	[cond="[]",
		lineno=None];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f01bc8bd6d0>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:AL" -> "15:IF"	[cond="[]",
		lineno=None];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f01bc84ebd0>",
		fillcolor=turquoise,
		label="16:BL
present_state <= 0;
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f01bc84e4d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f01bc8b1650>]",
		style=filled,
		typ=Block];
	"15:IF" -> "16:BL"	[cond="['reset']",
		label=reset,
		lineno=15];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f01bc8bdd10>",
		fillcolor=firebrick,
		label="21:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f01bc8bdd10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"15:IF" -> "21:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"26:BS" -> "Leaf_23:AL"	[cond="[]",
		lineno=None];
	"24:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f01c07c5d10>",
		fillcolor=linen,
		label="24:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"24:CS" -> "26:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"24:CS" -> "25:CA"	[cond="['present_state']",
		label=present_state,
		lineno=24];
	"23:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f01bc8a6450>",
		clk_sens=False,
		fillcolor=gold,
		label="23:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"23:AL" -> "24:CS"	[cond="[]",
		lineno=None];
	"Leaf_14:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_14:AL"];
	"Leaf_14:AL" -> "12:AS";
	"Leaf_14:AL" -> "14:AL";
	"Leaf_14:AL" -> "23:AL";
	"16:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"21:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
}
