{"name":"ni-fpga-macros","vers":"0.1.0","deps":[{"name":"quote","req":"^1.0.6","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"syn","req":"^1.0.23","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"8e992a536eb29df7a758660b814f490b176d8a0bfb08b7531b044443a8cc8abd","features":{},"yanked":false}
{"name":"ni-fpga-macros","vers":"1.0.0","deps":[{"name":"quote","req":"^1.0.6","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"syn","req":"^1.0.23","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"8c7e4e478c19796ba9202379e6385b9a8a4e5c6398989f673761d7e55be62ecd","features":{},"yanked":false}
{"name":"ni-fpga-macros","vers":"1.0.1","deps":[{"name":"quote","req":"^1.0.6","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"syn","req":"^1.0.23","features":["full"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"b63db566ab7c85356f297c918a92c6a8d873bedee049f19e34a51e791faa3bb6","features":{},"yanked":false}
