arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta	35.93	vpr	975.56 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-11333-g1d3eb07f5	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T23:07:52	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	998976	10	10	168	178	1	68	30	11	8	88	io	auto	952.8 MiB	0.54	420	582	82	470	30	975.6 MiB	0.07	0.00	6.38568	-70.463	-6.38568	6.38568	3.45	0.000645075	0.000592785	0.0119866	0.0112148	20	909	46	0	0	100248.	1139.18	0.84	0.12912	0.111352	11180	23751	-1	803	20	495	1987	182273	69910	6.92851	6.92851	-75.9518	-6.92851	0	0	125464.	1425.72	0.02	0.10	0.09	-1	-1	0.02	0.0328754	0.0291737	
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override	37.04	vpr	975.73 MiB		-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	10	-1	-1	success	v8.0.0-11333-g1d3eb07f5	release IPO VTR_ASSERT_LEVEL=2	GNU 9.4.0 on Linux-4.15.0-213-generic x86_64	2024-09-18T23:07:52	betzgrp-wintermute.eecg.utoronto.ca	/home/singera8/vtr-verilog-to-routing/vtr_flow/tasks	999148	10	10	168	178	1	68	30	11	8	88	io	auto	952.6 MiB	0.60	395	582	95	453	34	975.7 MiB	0.07	0.00	6.37094	-69.85	-6.37094	6.37094	3.47	0.000638173	0.000588606	0.012516	0.0117144	30	698	21	0	0	144567.	1642.81	1.56	0.195052	0.165386	11730	32605	-1	613	13	256	907	102553	34444	6.74537	6.74537	-72.8995	-6.74537	0	0	194014.	2204.70	0.03	0.07	0.11	-1	-1	0.03	0.0256888	0.0231304	
