Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 31 11:35:35 2025
| Host         : Panda-Windows11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file conv_timing_summary_routed.rpt -pb conv_timing_summary_routed.pb -rpx conv_timing_summary_routed.rpx -warn_on_violation
| Design       : conv
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  268         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (268)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (587)
5. checking no_input_delay (10)
6. checking no_output_delay (60)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (268)
--------------------------
 There are 268 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (587)
--------------------------------------------------
 There are 587 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  647          inf        0.000                      0                  647           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           647 Endpoints
Min Delay           647 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mul2_reg[8][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acc2_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.449ns  (logic 6.980ns (48.309%)  route 7.469ns (51.691%))
  Logic Levels:           18  (CARRY4=10 FDRE=1 LUT2=6 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDRE                         0.000     0.000 r  mul2_reg[8][1]/C
    SLICE_X103Y71        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mul2_reg[8][1]/Q
                         net (fo=2, routed)           0.946     1.402    mul2_reg_n_0_[8][1]
    SLICE_X103Y72        LUT2 (Prop_lut2_I0_O)        0.124     1.526 r  acc1[3]_i_10/O
                         net (fo=1, routed)           0.000     1.526    acc1[3]_i_10_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 r  acc1_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.076    acc1_reg[3]_i_7_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.410 r  acc2_reg[12]_i_30/O[1]
                         net (fo=2, routed)           1.008     3.418    C[5]
    SLICE_X102Y76        LUT2 (Prop_lut2_I1_O)        0.303     3.721 r  acc2[12]_i_29/O
                         net (fo=1, routed)           0.000     3.721    acc2[12]_i_29_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.234 r  acc2_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.234    acc2_reg[12]_i_21_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.453 r  acc2_reg[12]_i_11/O[0]
                         net (fo=1, routed)           0.859     5.312    acc2_reg[12]_i_11_n_7
    SLICE_X103Y77        LUT2 (Prop_lut2_I1_O)        0.295     5.607 r  acc2[12]_i_15/O
                         net (fo=1, routed)           0.000     5.607    acc2[12]_i_15_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.247 r  acc2_reg[12]_i_5/O[3]
                         net (fo=3, routed)           0.819     7.066    acc2_reg[12]_i_5_n_4
    SLICE_X103Y79        LUT2 (Prop_lut2_I0_O)        0.306     7.372 r  acc2[15]_i_23/O
                         net (fo=1, routed)           0.000     7.372    acc2[15]_i_23_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.952 r  acc2_reg[15]_i_16/O[2]
                         net (fo=3, routed)           0.834     8.787    acc2_reg[15]_i_16_n_5
    SLICE_X102Y80        LUT2 (Prop_lut2_I1_O)        0.302     9.089 r  acc2[15]_i_18/O
                         net (fo=1, routed)           0.000     9.089    acc2[15]_i_18_n_0
    SLICE_X102Y80        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.339 r  acc2_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.566     9.904    acc2_reg[15]_i_10_n_5
    SLICE_X103Y80        LUT2 (Prop_lut2_I1_O)        0.301    10.205 r  acc2[15]_i_12/O
                         net (fo=1, routed)           0.000    10.205    acc2[15]_i_12_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.453 r  acc2_reg[15]_i_8/O[2]
                         net (fo=1, routed)           0.684    11.137    acc2_reg[15]_i_8_n_5
    SLICE_X106Y81        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    11.666 r  acc2_reg[15]_i_3/O[1]
                         net (fo=4, routed)           0.823    12.490    acc2_reg[15]_i_3_n_6
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.727    13.217 r  acc2_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.929    14.146    acc20[14]
    SLICE_X110Y80        LUT4 (Prop_lut4_I0_O)        0.303    14.449 r  acc2[14]_i_1/O
                         net (fo=1, routed)           0.000    14.449    acc2[14]_i_1_n_0
    SLICE_X110Y80        FDCE                                         r  acc2_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul2_reg[8][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acc2_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.427ns  (logic 7.482ns (51.860%)  route 6.945ns (48.140%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT2=7 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDRE                         0.000     0.000 r  mul2_reg[8][1]/C
    SLICE_X103Y71        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mul2_reg[8][1]/Q
                         net (fo=2, routed)           0.946     1.402    mul2_reg_n_0_[8][1]
    SLICE_X103Y72        LUT2 (Prop_lut2_I0_O)        0.124     1.526 r  acc1[3]_i_10/O
                         net (fo=1, routed)           0.000     1.526    acc1[3]_i_10_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 r  acc1_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.076    acc1_reg[3]_i_7_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.410 r  acc2_reg[12]_i_30/O[1]
                         net (fo=2, routed)           1.008     3.418    C[5]
    SLICE_X102Y76        LUT2 (Prop_lut2_I1_O)        0.303     3.721 r  acc2[12]_i_29/O
                         net (fo=1, routed)           0.000     3.721    acc2[12]_i_29_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.234 r  acc2_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.234    acc2_reg[12]_i_21_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.453 r  acc2_reg[12]_i_11/O[0]
                         net (fo=1, routed)           0.859     5.312    acc2_reg[12]_i_11_n_7
    SLICE_X103Y77        LUT2 (Prop_lut2_I1_O)        0.295     5.607 r  acc2[12]_i_15/O
                         net (fo=1, routed)           0.000     5.607    acc2[12]_i_15_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.247 r  acc2_reg[12]_i_5/O[3]
                         net (fo=3, routed)           0.819     7.066    acc2_reg[12]_i_5_n_4
    SLICE_X103Y79        LUT2 (Prop_lut2_I0_O)        0.306     7.372 r  acc2[15]_i_23/O
                         net (fo=1, routed)           0.000     7.372    acc2[15]_i_23_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.952 r  acc2_reg[15]_i_16/O[2]
                         net (fo=3, routed)           0.834     8.787    acc2_reg[15]_i_16_n_5
    SLICE_X102Y80        LUT2 (Prop_lut2_I1_O)        0.302     9.089 r  acc2[15]_i_18/O
                         net (fo=1, routed)           0.000     9.089    acc2[15]_i_18_n_0
    SLICE_X102Y80        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.339 r  acc2_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.566     9.904    acc2_reg[15]_i_10_n_5
    SLICE_X103Y80        LUT2 (Prop_lut2_I1_O)        0.301    10.205 r  acc2[15]_i_12/O
                         net (fo=1, routed)           0.000    10.205    acc2[15]_i_12_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.453 r  acc2_reg[15]_i_8/O[2]
                         net (fo=1, routed)           0.684    11.137    acc2_reg[15]_i_8_n_5
    SLICE_X106Y81        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.882    12.019 r  acc2_reg[15]_i_3/O[2]
                         net (fo=2, routed)           0.653    12.672    acc2_reg[15]_i_3_n_5
    SLICE_X107Y82        LUT2 (Prop_lut2_I1_O)        0.302    12.974 r  acc2[15]_i_6/O
                         net (fo=1, routed)           0.000    12.974    acc2[15]_i_6_n_0
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.554 r  acc2_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.577    14.130    acc20[15]
    SLICE_X110Y80        LUT4 (Prop_lut4_I0_O)        0.297    14.427 r  acc2[15]_i_1/O
                         net (fo=1, routed)           0.000    14.427    acc2[15]_i_1_n_0
    SLICE_X110Y80        FDCE                                         r  acc2_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul2_reg[8][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acc2_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.321ns  (logic 6.825ns (47.657%)  route 7.496ns (52.343%))
  Logic Levels:           18  (CARRY4=10 FDRE=1 LUT2=6 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDRE                         0.000     0.000 r  mul2_reg[8][1]/C
    SLICE_X103Y71        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mul2_reg[8][1]/Q
                         net (fo=2, routed)           0.946     1.402    mul2_reg_n_0_[8][1]
    SLICE_X103Y72        LUT2 (Prop_lut2_I0_O)        0.124     1.526 r  acc1[3]_i_10/O
                         net (fo=1, routed)           0.000     1.526    acc1[3]_i_10_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 r  acc1_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.076    acc1_reg[3]_i_7_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.410 r  acc2_reg[12]_i_30/O[1]
                         net (fo=2, routed)           1.008     3.418    C[5]
    SLICE_X102Y76        LUT2 (Prop_lut2_I1_O)        0.303     3.721 r  acc2[12]_i_29/O
                         net (fo=1, routed)           0.000     3.721    acc2[12]_i_29_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.234 r  acc2_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.234    acc2_reg[12]_i_21_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.453 r  acc2_reg[12]_i_11/O[0]
                         net (fo=1, routed)           0.859     5.312    acc2_reg[12]_i_11_n_7
    SLICE_X103Y77        LUT2 (Prop_lut2_I1_O)        0.295     5.607 r  acc2[12]_i_15/O
                         net (fo=1, routed)           0.000     5.607    acc2[12]_i_15_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.247 r  acc2_reg[12]_i_5/O[3]
                         net (fo=3, routed)           0.819     7.066    acc2_reg[12]_i_5_n_4
    SLICE_X103Y79        LUT2 (Prop_lut2_I0_O)        0.306     7.372 r  acc2[15]_i_23/O
                         net (fo=1, routed)           0.000     7.372    acc2[15]_i_23_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.952 r  acc2_reg[15]_i_16/O[2]
                         net (fo=3, routed)           0.834     8.787    acc2_reg[15]_i_16_n_5
    SLICE_X102Y80        LUT2 (Prop_lut2_I1_O)        0.302     9.089 r  acc2[15]_i_18/O
                         net (fo=1, routed)           0.000     9.089    acc2[15]_i_18_n_0
    SLICE_X102Y80        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     9.339 r  acc2_reg[15]_i_10/O[2]
                         net (fo=3, routed)           0.566     9.904    acc2_reg[15]_i_10_n_5
    SLICE_X103Y80        LUT2 (Prop_lut2_I1_O)        0.301    10.205 r  acc2[15]_i_12/O
                         net (fo=1, routed)           0.000    10.205    acc2[15]_i_12_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    10.453 r  acc2_reg[15]_i_8/O[2]
                         net (fo=1, routed)           0.684    11.137    acc2_reg[15]_i_8_n_5
    SLICE_X106Y81        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.529    11.666 r  acc2_reg[15]_i_3/O[1]
                         net (fo=4, routed)           0.823    12.490    acc2_reg[15]_i_3_n_6
    SLICE_X107Y82        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.550    13.040 r  acc2_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.957    13.996    acc20[13]
    SLICE_X108Y81        LUT4 (Prop_lut4_I0_O)        0.325    14.321 r  acc2[13]_i_1/O
                         net (fo=1, routed)           0.000    14.321    acc2[13]_i_1_n_0
    SLICE_X108Y81        FDCE                                         r  acc2_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul2_reg[8][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acc1_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.004ns  (logic 6.495ns (46.381%)  route 7.509ns (53.619%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT2=7 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDRE                         0.000     0.000 r  mul2_reg[8][1]/C
    SLICE_X103Y71        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mul2_reg[8][1]/Q
                         net (fo=2, routed)           0.946     1.402    mul2_reg_n_0_[8][1]
    SLICE_X103Y72        LUT2 (Prop_lut2_I0_O)        0.124     1.526 r  acc1[3]_i_10/O
                         net (fo=1, routed)           0.000     1.526    acc1[3]_i_10_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.166 r  acc1_reg[3]_i_7/O[3]
                         net (fo=2, routed)           1.269     3.435    C[3]
    SLICE_X104Y75        LUT2 (Prop_lut2_I1_O)        0.306     3.741 r  acc1[10]_i_48/O
                         net (fo=1, routed)           0.000     3.741    acc1[10]_i_48_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.117 r  acc1_reg[10]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.117    acc1_reg[10]_i_43_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.432 r  acc1_reg[10]_i_37/O[3]
                         net (fo=1, routed)           1.023     5.455    acc1_reg[10]_i_37_n_4
    SLICE_X107Y76        LUT2 (Prop_lut2_I1_O)        0.307     5.762 r  acc1[10]_i_34/O
                         net (fo=1, routed)           0.000     5.762    acc1[10]_i_34_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.160 r  acc1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.160    acc1_reg[10]_i_21_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.473 r  acc1_reg[10]_i_11/O[3]
                         net (fo=3, routed)           0.961     7.433    acc1_reg[10]_i_11_n_4
    SLICE_X108Y79        LUT2 (Prop_lut2_I1_O)        0.306     7.739 r  acc1[10]_i_19/O
                         net (fo=1, routed)           0.000     7.739    acc1[10]_i_19_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.382 r  acc1_reg[10]_i_10/O[3]
                         net (fo=2, routed)           0.807     9.189    acc1_reg[10]_i_10_n_4
    SLICE_X108Y78        LUT2 (Prop_lut2_I1_O)        0.307     9.496 r  acc1[14]_i_15/O
                         net (fo=1, routed)           0.000     9.496    acc1[14]_i_15_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.726 r  acc1_reg[14]_i_8/O[1]
                         net (fo=2, routed)           0.839    10.565    acc1_reg[14]_i_8_n_6
    SLICE_X110Y79        LUT2 (Prop_lut2_I1_O)        0.306    10.871 r  acc1[14]_i_10/O
                         net (fo=1, routed)           0.000    10.871    acc1[14]_i_10_n_0
    SLICE_X110Y79        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.119 r  acc1_reg[14]_i_3/O[2]
                         net (fo=2, routed)           0.847    11.966    acc1_reg[14]_i_3_n_5
    SLICE_X112Y80        LUT2 (Prop_lut2_I1_O)        0.302    12.268 r  acc1[14]_i_4/O
                         net (fo=1, routed)           0.000    12.268    acc1[14]_i_4_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.644 r  acc1_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.644    acc1_reg[14]_i_2_n_0
    SLICE_X112Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.863 r  acc1_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.818    13.681    acc10[15]
    SLICE_X111Y80        LUT4 (Prop_lut4_I0_O)        0.323    14.004 r  acc1[15]_i_1/O
                         net (fo=1, routed)           0.000    14.004    acc1[15]_i_1_n_0
    SLICE_X111Y80        FDCE                                         r  acc1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul2_reg[8][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acc1_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.232ns  (logic 6.139ns (46.396%)  route 7.093ns (53.604%))
  Logic Levels:           18  (CARRY4=9 FDRE=1 LUT2=7 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDRE                         0.000     0.000 r  mul2_reg[8][1]/C
    SLICE_X103Y71        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mul2_reg[8][1]/Q
                         net (fo=2, routed)           0.946     1.402    mul2_reg_n_0_[8][1]
    SLICE_X103Y72        LUT2 (Prop_lut2_I0_O)        0.124     1.526 r  acc1[3]_i_10/O
                         net (fo=1, routed)           0.000     1.526    acc1[3]_i_10_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.166 r  acc1_reg[3]_i_7/O[3]
                         net (fo=2, routed)           1.269     3.435    C[3]
    SLICE_X104Y75        LUT2 (Prop_lut2_I1_O)        0.306     3.741 r  acc1[10]_i_48/O
                         net (fo=1, routed)           0.000     3.741    acc1[10]_i_48_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.117 r  acc1_reg[10]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.117    acc1_reg[10]_i_43_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.432 r  acc1_reg[10]_i_37/O[3]
                         net (fo=1, routed)           1.023     5.455    acc1_reg[10]_i_37_n_4
    SLICE_X107Y76        LUT2 (Prop_lut2_I1_O)        0.307     5.762 r  acc1[10]_i_34/O
                         net (fo=1, routed)           0.000     5.762    acc1[10]_i_34_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.160 r  acc1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.160    acc1_reg[10]_i_21_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.473 r  acc1_reg[10]_i_11/O[3]
                         net (fo=3, routed)           0.961     7.433    acc1_reg[10]_i_11_n_4
    SLICE_X108Y79        LUT2 (Prop_lut2_I1_O)        0.306     7.739 r  acc1[10]_i_19/O
                         net (fo=1, routed)           0.000     7.739    acc1[10]_i_19_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.382 r  acc1_reg[10]_i_10/O[3]
                         net (fo=2, routed)           0.807     9.189    acc1_reg[10]_i_10_n_4
    SLICE_X108Y78        LUT2 (Prop_lut2_I1_O)        0.307     9.496 r  acc1[14]_i_15/O
                         net (fo=1, routed)           0.000     9.496    acc1[14]_i_15_n_0
    SLICE_X108Y78        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.726 r  acc1_reg[14]_i_8/O[1]
                         net (fo=2, routed)           0.839    10.565    acc1_reg[14]_i_8_n_6
    SLICE_X110Y79        LUT2 (Prop_lut2_I1_O)        0.306    10.871 r  acc1[14]_i_10/O
                         net (fo=1, routed)           0.000    10.871    acc1[14]_i_10_n_0
    SLICE_X110Y79        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.119 r  acc1_reg[14]_i_3/O[2]
                         net (fo=2, routed)           0.847    11.966    acc1_reg[14]_i_3_n_5
    SLICE_X112Y80        LUT2 (Prop_lut2_I1_O)        0.302    12.268 r  acc1[14]_i_4/O
                         net (fo=1, routed)           0.000    12.268    acc1[14]_i_4_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    12.523 r  acc1_reg[14]_i_2/O[3]
                         net (fo=1, routed)           0.402    12.925    acc10[14]
    SLICE_X111Y80        LUT4 (Prop_lut4_I0_O)        0.307    13.232 r  acc1[14]_i_1/O
                         net (fo=1, routed)           0.000    13.232    acc1[14]_i_1_n_0
    SLICE_X111Y80        FDCE                                         r  acc1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul2_reg[8][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acc2_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.209ns  (logic 6.855ns (51.897%)  route 6.354ns (48.103%))
  Logic Levels:           19  (CARRY4=11 FDRE=1 LUT1=3 LUT2=3 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDRE                         0.000     0.000 r  mul2_reg[8][1]/C
    SLICE_X103Y71        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mul2_reg[8][1]/Q
                         net (fo=2, routed)           0.946     1.402    mul2_reg_n_0_[8][1]
    SLICE_X103Y72        LUT2 (Prop_lut2_I0_O)        0.124     1.526 r  acc1[3]_i_10/O
                         net (fo=1, routed)           0.000     1.526    acc1[3]_i_10_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 r  acc1_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.076    acc1_reg[3]_i_7_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.410 r  acc2_reg[12]_i_30/O[1]
                         net (fo=2, routed)           1.008     3.418    C[5]
    SLICE_X102Y76        LUT2 (Prop_lut2_I1_O)        0.303     3.721 r  acc2[12]_i_29/O
                         net (fo=1, routed)           0.000     3.721    acc2[12]_i_29_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.234 r  acc2_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.234    acc2_reg[12]_i_21_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.453 r  acc2_reg[12]_i_11/O[0]
                         net (fo=1, routed)           0.859     5.312    acc2_reg[12]_i_11_n_7
    SLICE_X103Y77        LUT2 (Prop_lut2_I1_O)        0.295     5.607 r  acc2[12]_i_15/O
                         net (fo=1, routed)           0.000     5.607    acc2[12]_i_15_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.247 f  acc2_reg[12]_i_5/O[3]
                         net (fo=3, routed)           0.597     6.844    acc2_reg[12]_i_5_n_4
    SLICE_X103Y79        LUT1 (Prop_lut1_I0_O)        0.306     7.150 r  acc2[15]_i_24/O
                         net (fo=1, routed)           0.000     7.150    acc2[15]_i_24_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.397 f  acc2_reg[15]_i_16/O[0]
                         net (fo=3, routed)           0.683     8.080    acc2_reg[15]_i_16_n_7
    SLICE_X102Y80        LUT1 (Prop_lut1_I0_O)        0.299     8.379 r  acc2[15]_i_20/O
                         net (fo=1, routed)           0.000     8.379    acc2[15]_i_20_n_0
    SLICE_X102Y80        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.631 f  acc2_reg[15]_i_10/O[0]
                         net (fo=3, routed)           0.713     9.344    acc2_reg[15]_i_10_n_7
    SLICE_X103Y80        LUT1 (Prop_lut1_I0_O)        0.295     9.639 r  acc2[15]_i_14/O
                         net (fo=1, routed)           0.000     9.639    acc2[15]_i_14_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.886 r  acc2_reg[15]_i_8/O[0]
                         net (fo=1, routed)           0.543    10.429    acc2_reg[15]_i_8_n_7
    SLICE_X106Y80        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    11.129 r  acc2_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.129    acc2_reg[12]_i_3_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.351 r  acc2_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.347    11.697    acc2_reg[15]_i_3_n_7
    SLICE_X107Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.547    12.244 r  acc2_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.659    12.903    acc20[12]
    SLICE_X108Y81        LUT4 (Prop_lut4_I0_O)        0.306    13.209 r  acc2[12]_i_1/O
                         net (fo=1, routed)           0.000    13.209    acc2[12]_i_1_n_0
    SLICE_X108Y81        FDCE                                         r  acc2_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul2_reg[8][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acc1_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.086ns  (logic 6.176ns (47.196%)  route 6.910ns (52.804%))
  Logic Levels:           18  (CARRY4=10 FDRE=1 LUT1=1 LUT2=5 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDRE                         0.000     0.000 r  mul2_reg[8][1]/C
    SLICE_X103Y71        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mul2_reg[8][1]/Q
                         net (fo=2, routed)           0.946     1.402    mul2_reg_n_0_[8][1]
    SLICE_X103Y72        LUT2 (Prop_lut2_I0_O)        0.124     1.526 r  acc1[3]_i_10/O
                         net (fo=1, routed)           0.000     1.526    acc1[3]_i_10_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.166 r  acc1_reg[3]_i_7/O[3]
                         net (fo=2, routed)           1.269     3.435    C[3]
    SLICE_X104Y75        LUT2 (Prop_lut2_I1_O)        0.306     3.741 r  acc1[10]_i_48/O
                         net (fo=1, routed)           0.000     3.741    acc1[10]_i_48_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.117 r  acc1_reg[10]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.117    acc1_reg[10]_i_43_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.432 r  acc1_reg[10]_i_37/O[3]
                         net (fo=1, routed)           1.023     5.455    acc1_reg[10]_i_37_n_4
    SLICE_X107Y76        LUT2 (Prop_lut2_I1_O)        0.307     5.762 r  acc1[10]_i_34/O
                         net (fo=1, routed)           0.000     5.762    acc1[10]_i_34_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.160 r  acc1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.160    acc1_reg[10]_i_21_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.399 f  acc1_reg[10]_i_11/O[2]
                         net (fo=3, routed)           0.830     7.228    acc1_reg[10]_i_11_n_5
    SLICE_X108Y79        LUT1 (Prop_lut1_I0_O)        0.302     7.530 r  acc1[10]_i_20/O
                         net (fo=1, routed)           0.000     7.530    acc1[10]_i_20_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.782 r  acc1_reg[10]_i_10/O[0]
                         net (fo=1, routed)           0.598     8.381    acc1_reg[10]_i_10_n_7
    SLICE_X108Y77        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.545     8.926 r  acc1_reg[10]_i_3/O[2]
                         net (fo=3, routed)           0.845     9.771    acc1_reg[10]_i_3_n_5
    SLICE_X110Y78        LUT2 (Prop_lut2_I1_O)        0.301    10.072 r  acc1[10]_i_5/O
                         net (fo=1, routed)           0.000    10.072    acc1[10]_i_5_n_0
    SLICE_X110Y78        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.473 r  acc1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.473    acc1_reg[10]_i_2_n_0
    SLICE_X110Y79        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.807 r  acc1_reg[14]_i_3/O[1]
                         net (fo=3, routed)           0.828    11.635    acc1_reg[14]_i_3_n_6
    SLICE_X112Y80        LUT2 (Prop_lut2_I1_O)        0.303    11.938 r  acc1[14]_i_5/O
                         net (fo=1, routed)           0.000    11.938    acc1[14]_i_5_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    12.188 r  acc1_reg[14]_i_2/O[2]
                         net (fo=1, routed)           0.571    12.759    acc10[13]
    SLICE_X111Y80        LUT4 (Prop_lut4_I0_O)        0.327    13.086 r  acc1[13]_i_1/O
                         net (fo=1, routed)           0.000    13.086    acc1[13]_i_1_n_0
    SLICE_X111Y80        FDCE                                         r  acc1_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul2_reg[8][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acc1_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.746ns  (logic 5.848ns (45.880%)  route 6.898ns (54.120%))
  Logic Levels:           17  (CARRY4=9 FDRE=1 LUT1=2 LUT2=4 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDRE                         0.000     0.000 r  mul2_reg[8][1]/C
    SLICE_X103Y71        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mul2_reg[8][1]/Q
                         net (fo=2, routed)           0.946     1.402    mul2_reg_n_0_[8][1]
    SLICE_X103Y72        LUT2 (Prop_lut2_I0_O)        0.124     1.526 r  acc1[3]_i_10/O
                         net (fo=1, routed)           0.000     1.526    acc1[3]_i_10_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.166 r  acc1_reg[3]_i_7/O[3]
                         net (fo=2, routed)           1.269     3.435    C[3]
    SLICE_X104Y75        LUT2 (Prop_lut2_I1_O)        0.306     3.741 r  acc1[10]_i_48/O
                         net (fo=1, routed)           0.000     3.741    acc1[10]_i_48_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.117 r  acc1_reg[10]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.117    acc1_reg[10]_i_43_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.432 r  acc1_reg[10]_i_37/O[3]
                         net (fo=1, routed)           1.023     5.455    acc1_reg[10]_i_37_n_4
    SLICE_X107Y76        LUT2 (Prop_lut2_I1_O)        0.307     5.762 r  acc1[10]_i_34/O
                         net (fo=1, routed)           0.000     5.762    acc1[10]_i_34_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.160 r  acc1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.160    acc1_reg[10]_i_21_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.399 f  acc1_reg[10]_i_11/O[2]
                         net (fo=3, routed)           0.830     7.228    acc1_reg[10]_i_11_n_5
    SLICE_X108Y79        LUT1 (Prop_lut1_I0_O)        0.302     7.530 r  acc1[10]_i_20/O
                         net (fo=1, routed)           0.000     7.530    acc1[10]_i_20_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.782 r  acc1_reg[10]_i_10/O[0]
                         net (fo=1, routed)           0.598     8.381    acc1_reg[10]_i_10_n_7
    SLICE_X108Y77        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.545     8.926 r  acc1_reg[10]_i_3/O[2]
                         net (fo=3, routed)           0.845     9.771    acc1_reg[10]_i_3_n_5
    SLICE_X110Y78        LUT2 (Prop_lut2_I1_O)        0.301    10.072 r  acc1[10]_i_5/O
                         net (fo=1, routed)           0.000    10.072    acc1[10]_i_5_n_0
    SLICE_X110Y78        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.320 f  acc1_reg[10]_i_2/O[3]
                         net (fo=3, routed)           0.584    10.904    acc1_reg[10]_i_2_n_4
    SLICE_X112Y80        LUT1 (Prop_lut1_I0_O)        0.306    11.210 r  acc1[14]_i_7/O
                         net (fo=1, routed)           0.000    11.210    acc1[14]_i_7_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.637 r  acc1_reg[14]_i_2/O[1]
                         net (fo=1, routed)           0.803    12.440    acc10[12]
    SLICE_X111Y80        LUT4 (Prop_lut4_I0_O)        0.306    12.746 r  acc1[12]_i_1/O
                         net (fo=1, routed)           0.000    12.746    acc1[12]_i_1_n_0
    SLICE_X111Y80        FDCE                                         r  acc1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul2_reg[8][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acc2_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.692ns  (logic 6.477ns (51.031%)  route 6.215ns (48.969%))
  Logic Levels:           18  (CARRY4=10 FDRE=1 LUT1=3 LUT2=3 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDRE                         0.000     0.000 r  mul2_reg[8][1]/C
    SLICE_X103Y71        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mul2_reg[8][1]/Q
                         net (fo=2, routed)           0.946     1.402    mul2_reg_n_0_[8][1]
    SLICE_X103Y72        LUT2 (Prop_lut2_I0_O)        0.124     1.526 r  acc1[3]_i_10/O
                         net (fo=1, routed)           0.000     1.526    acc1[3]_i_10_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.076 r  acc1_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.076    acc1_reg[3]_i_7_n_0
    SLICE_X103Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.410 r  acc2_reg[12]_i_30/O[1]
                         net (fo=2, routed)           1.008     3.418    C[5]
    SLICE_X102Y76        LUT2 (Prop_lut2_I1_O)        0.303     3.721 r  acc2[12]_i_29/O
                         net (fo=1, routed)           0.000     3.721    acc2[12]_i_29_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.234 r  acc2_reg[12]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.234    acc2_reg[12]_i_21_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.453 r  acc2_reg[12]_i_11/O[0]
                         net (fo=1, routed)           0.859     5.312    acc2_reg[12]_i_11_n_7
    SLICE_X103Y77        LUT2 (Prop_lut2_I1_O)        0.295     5.607 r  acc2[12]_i_15/O
                         net (fo=1, routed)           0.000     5.607    acc2[12]_i_15_n_0
    SLICE_X103Y77        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.247 f  acc2_reg[12]_i_5/O[3]
                         net (fo=3, routed)           0.597     6.844    acc2_reg[12]_i_5_n_4
    SLICE_X103Y79        LUT1 (Prop_lut1_I0_O)        0.306     7.150 r  acc2[15]_i_24/O
                         net (fo=1, routed)           0.000     7.150    acc2[15]_i_24_n_0
    SLICE_X103Y79        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.397 f  acc2_reg[15]_i_16/O[0]
                         net (fo=3, routed)           0.683     8.080    acc2_reg[15]_i_16_n_7
    SLICE_X102Y80        LUT1 (Prop_lut1_I0_O)        0.299     8.379 r  acc2[15]_i_20/O
                         net (fo=1, routed)           0.000     8.379    acc2[15]_i_20_n_0
    SLICE_X102Y80        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.631 f  acc2_reg[15]_i_10/O[0]
                         net (fo=3, routed)           0.713     9.344    acc2_reg[15]_i_10_n_7
    SLICE_X103Y80        LUT1 (Prop_lut1_I0_O)        0.295     9.639 r  acc2[15]_i_14/O
                         net (fo=1, routed)           0.000     9.639    acc2[15]_i_14_n_0
    SLICE_X103Y80        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.886 r  acc2_reg[15]_i_8/O[0]
                         net (fo=1, routed)           0.543    10.429    acc2_reg[15]_i_8_n_7
    SLICE_X106Y80        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.547    10.976 r  acc2_reg[12]_i_3/O[3]
                         net (fo=1, routed)           0.297    11.273    acc2_reg[12]_i_3_n_4
    SLICE_X107Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.554    11.827 r  acc2_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.569    12.396    acc20[11]
    SLICE_X110Y80        LUT4 (Prop_lut4_I0_O)        0.296    12.692 r  acc2[11]_i_1/O
                         net (fo=1, routed)           0.000    12.692    acc2[11]_i_1_n_0
    SLICE_X110Y80        FDCE                                         r  acc2_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul2_reg[8][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            acc1_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.601ns  (logic 5.690ns (45.155%)  route 6.911ns (54.845%))
  Logic Levels:           17  (CARRY4=9 FDRE=1 LUT1=2 LUT2=4 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDRE                         0.000     0.000 r  mul2_reg[8][1]/C
    SLICE_X103Y71        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  mul2_reg[8][1]/Q
                         net (fo=2, routed)           0.946     1.402    mul2_reg_n_0_[8][1]
    SLICE_X103Y72        LUT2 (Prop_lut2_I0_O)        0.124     1.526 r  acc1[3]_i_10/O
                         net (fo=1, routed)           0.000     1.526    acc1[3]_i_10_n_0
    SLICE_X103Y72        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.166 r  acc1_reg[3]_i_7/O[3]
                         net (fo=2, routed)           1.269     3.435    C[3]
    SLICE_X104Y75        LUT2 (Prop_lut2_I1_O)        0.306     3.741 r  acc1[10]_i_48/O
                         net (fo=1, routed)           0.000     3.741    acc1[10]_i_48_n_0
    SLICE_X104Y75        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.117 r  acc1_reg[10]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.117    acc1_reg[10]_i_43_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.432 r  acc1_reg[10]_i_37/O[3]
                         net (fo=1, routed)           1.023     5.455    acc1_reg[10]_i_37_n_4
    SLICE_X107Y76        LUT2 (Prop_lut2_I1_O)        0.307     5.762 r  acc1[10]_i_34/O
                         net (fo=1, routed)           0.000     5.762    acc1[10]_i_34_n_0
    SLICE_X107Y76        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.160 r  acc1_reg[10]_i_21/CO[3]
                         net (fo=1, routed)           0.000     6.160    acc1_reg[10]_i_21_n_0
    SLICE_X107Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.399 f  acc1_reg[10]_i_11/O[2]
                         net (fo=3, routed)           0.830     7.228    acc1_reg[10]_i_11_n_5
    SLICE_X108Y79        LUT1 (Prop_lut1_I0_O)        0.302     7.530 r  acc1[10]_i_20/O
                         net (fo=1, routed)           0.000     7.530    acc1[10]_i_20_n_0
    SLICE_X108Y79        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     7.782 r  acc1_reg[10]_i_10/O[0]
                         net (fo=1, routed)           0.598     8.381    acc1_reg[10]_i_10_n_7
    SLICE_X108Y77        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.545     8.926 r  acc1_reg[10]_i_3/O[2]
                         net (fo=3, routed)           0.845     9.771    acc1_reg[10]_i_3_n_5
    SLICE_X110Y78        LUT2 (Prop_lut2_I1_O)        0.301    10.072 r  acc1[10]_i_5/O
                         net (fo=1, routed)           0.000    10.072    acc1[10]_i_5_n_0
    SLICE_X110Y78        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.320 f  acc1_reg[10]_i_2/O[3]
                         net (fo=3, routed)           0.584    10.904    acc1_reg[10]_i_2_n_4
    SLICE_X112Y80        LUT1 (Prop_lut1_I0_O)        0.306    11.210 r  acc1[14]_i_7/O
                         net (fo=1, routed)           0.000    11.210    acc1[14]_i_7_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.462 r  acc1_reg[14]_i_2/O[0]
                         net (fo=1, routed)           0.816    12.278    acc10[11]
    SLICE_X111Y79        LUT4 (Prop_lut4_I0_O)        0.323    12.601 r  acc1[11]_i_1/O
                         net (fo=1, routed)           0.000    12.601    acc1[11]_i_1_n_0
    SLICE_X111Y79        FDCE                                         r  acc1_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buffer_reg[3][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mul1_reg[3][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.141ns (61.277%)  route 0.089ns (38.723%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDCE                         0.000     0.000 r  buffer_reg[3][7]/C
    SLICE_X109Y75        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buffer_reg[3][7]/Q
                         net (fo=1, routed)           0.089     0.230    buffer_reg[3][7]
    SLICE_X108Y75        FDRE                                         r  mul1_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_reg[1][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mul2_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.780%)  route 0.099ns (41.220%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE                         0.000     0.000 r  buffer_reg[1][1]/C
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buffer_reg[1][1]/Q
                         net (fo=2, routed)           0.099     0.240    buffer_reg[1][1]
    SLICE_X107Y76        FDRE                                         r  mul2_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_reg[3][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mul1_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE                         0.000     0.000 r  buffer_reg[3][0]/C
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  buffer_reg[3][0]/Q
                         net (fo=1, routed)           0.100     0.264    buffer_reg[3][0]
    SLICE_X110Y75        FDRE                                         r  mul1_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_reg[3][4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mul1_reg[3][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.618%)  route 0.143ns (50.382%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y75        FDCE                         0.000     0.000 r  buffer_reg[3][4]/C
    SLICE_X109Y75        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buffer_reg[3][4]/Q
                         net (fo=1, routed)           0.143     0.284    buffer_reg[3][4]
    SLICE_X108Y76        FDRE                                         r  mul1_reg[3][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_reg[4][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDCE                         0.000     0.000 r  buffer_reg[4][0]/C
    SLICE_X111Y75        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buffer_reg[4][0]/Q
                         net (fo=1, routed)           0.098     0.239    buffer_reg[4][0]
    SLICE_X112Y75        LUT6 (Prop_lut6_I5_O)        0.045     0.284 r  buffer[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.284    buffer[3][0]_i_1_n_0
    SLICE_X112Y75        FDCE                                         r  buffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_reg[1][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mul2_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.273%)  route 0.151ns (51.727%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE                         0.000     0.000 r  buffer_reg[1][3]/C
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buffer_reg[1][3]/Q
                         net (fo=2, routed)           0.151     0.292    buffer_reg[1][3]
    SLICE_X107Y76        FDRE                                         r  mul2_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_reg[8][7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_reg[7][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDCE                         0.000     0.000 r  buffer_reg[8][7]/C
    SLICE_X107Y73        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buffer_reg[8][7]/Q
                         net (fo=3, routed)           0.109     0.250    buffer_reg[8][7]
    SLICE_X106Y73        LUT6 (Prop_lut6_I0_O)        0.045     0.295 r  buffer[7][7]_i_2/O
                         net (fo=1, routed)           0.000     0.295    buffer[7][7]_i_2_n_0
    SLICE_X106Y73        FDCE                                         r  buffer_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_reg[1][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            buffer_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.710%)  route 0.126ns (40.290%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y76        FDCE                         0.000     0.000 r  buffer_reg[1][3]/C
    SLICE_X106Y76        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buffer_reg[1][3]/Q
                         net (fo=2, routed)           0.126     0.267    buffer_reg[1][3]
    SLICE_X106Y75        LUT5 (Prop_lut5_I0_O)        0.045     0.312 r  buffer[0][3]_i_1/O
                         net (fo=1, routed)           0.000     0.312    buffer[0][3]_i_1_n_0
    SLICE_X106Y75        FDCE                                         r  buffer_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_reg[0][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mul2_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.359%)  route 0.184ns (56.641%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDCE                         0.000     0.000 r  buffer_reg[0][0]/C
    SLICE_X106Y74        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  buffer_reg[0][0]/Q
                         net (fo=1, routed)           0.184     0.325    buffer_reg[0][0]
    SLICE_X106Y72        FDRE                                         r  mul2_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_reg[3][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mul1_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y75        FDCE                         0.000     0.000 r  buffer_reg[3][1]/C
    SLICE_X112Y75        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  buffer_reg[3][1]/Q
                         net (fo=1, routed)           0.163     0.327    buffer_reg[3][1]
    SLICE_X110Y75        FDRE                                         r  mul1_reg[3][2]/D
  -------------------------------------------------------------------    -------------------





