{
	"cts__timing__setup__tns__pre_repair": -0.555075,
	"cts__timing__setup__ws__pre_repair": -0.555075,
	"cts__clock__skew__setup__pre_repair": 0.0763572,
	"cts__clock__skew__hold__pre_repair": 0.0763572,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.273524,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.0115592,
	"cts__timing__drv__max_cap__pre_repair": 2,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 1,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.113939,
	"cts__power__switching__total__pre_repair": 0.0556778,
	"cts__power__leakage__total__pre_repair": 0.0264211,
	"cts__power__total__pre_repair": 0.196038,
	"cts__design__io__pre_repair": 1198,
	"cts__design__die__area__pre_repair": 1.755e+06,
	"cts__design__core__area__pre_repair": 1.69976e+06,
	"cts__design__instance__count__pre_repair": 302139,
	"cts__design__instance__area__pre_repair": 807251,
	"cts__design__instance__count__stdcell__pre_repair": 302115,
	"cts__design__instance__area__stdcell__pre_repair": 481583,
	"cts__design__instance__count__macros__pre_repair": 24,
	"cts__design__instance__area__macros__pre_repair": 325668,
	"cts__design__instance__utilization__pre_repair": 0.47492,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.350473,
	"cts__timing__setup__tns__post_repair": -0.555076,
	"cts__timing__setup__ws__post_repair": -0.555076,
	"cts__clock__skew__setup__post_repair": 0.0763571,
	"cts__clock__skew__hold__post_repair": 0.0763571,
	"cts__timing__drv__max_slew_limit__post_repair": 0.273524,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.0115592,
	"cts__timing__drv__max_cap__post_repair": 2,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 1,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.113949,
	"cts__power__switching__total__post_repair": 0.0556904,
	"cts__power__leakage__total__post_repair": 0.0264214,
	"cts__power__total__post_repair": 0.196061,
	"cts__design__io__post_repair": 1198,
	"cts__design__die__area__post_repair": 1.755e+06,
	"cts__design__core__area__post_repair": 1.69976e+06,
	"cts__design__instance__count__post_repair": 302140,
	"cts__design__instance__area__post_repair": 807258,
	"cts__design__instance__count__stdcell__post_repair": 302116,
	"cts__design__instance__area__stdcell__post_repair": 481590,
	"cts__design__instance__count__macros__post_repair": 24,
	"cts__design__instance__area__macros__post_repair": 325668,
	"cts__design__instance__utilization__post_repair": 0.474924,
	"cts__design__instance__utilization__stdcell__post_repair": 0.350478,
	"cts__design__instance__displacement__total": 2417.49,
	"cts__design__instance__displacement__mean": 0.008,
	"cts__design__instance__displacement__max": 57.8665,
	"cts__route__wirelength__estimated": 6.09674e+06,
	"cts__design__instance__count__setup_buffer": 70,
	"cts__design__instance__count__hold_buffer": 0,
	"cts__design__instance__displacement__total": 254.576,
	"cts__design__instance__displacement__mean": 0.0005,
	"cts__design__instance__displacement__max": 3.085,
	"cts__route__wirelength__estimated": 6.0986e+06,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": 0,
	"cts__timing__setup__ws": 0.00199307,
	"cts__clock__skew__setup": 0.0761766,
	"cts__clock__skew__hold": 0.0761766,
	"cts__timing__drv__max_slew_limit": 0.273625,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": -0.0126869,
	"cts__timing__drv__max_cap": 2,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 0,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.114045,
	"cts__power__switching__total": 0.0558786,
	"cts__power__leakage__total": 0.0264323,
	"cts__power__total": 0.196356,
	"cts__design__io": 1198,
	"cts__design__die__area": 1.755e+06,
	"cts__design__core__area": 1.69976e+06,
	"cts__design__instance__count": 302212,
	"cts__design__instance__area": 807661,
	"cts__design__instance__count__stdcell": 302188,
	"cts__design__instance__area__stdcell": 481994,
	"cts__design__instance__count__macros": 24,
	"cts__design__instance__area__macros": 325668,
	"cts__design__instance__utilization": 0.475161,
	"cts__design__instance__utilization__stdcell": 0.350772
}