Time resolution is 1 ps
$stop called at time : 120 ns : File "C:/Users/denis/Verilog_projects/Lab_7/ex_4/ex_4.srcs/sim_1/new/testbench.v" Line 49
