{"vcs1":{"timestamp_begin":1729343080.224749079, "rt":2.28, "ut":0.52, "st":0.30}}
{"vcselab":{"timestamp_begin":1729343082.590471956, "rt":1.13, "ut":0.29, "st":0.20}}
{"link":{"timestamp_begin":1729343083.810850580, "rt":0.35, "ut":0.13, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729343079.599510377}
{"VCS_COMP_START_TIME": 1729343079.599510377}
{"VCS_COMP_END_TIME": 1729343089.009901567}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331352}}
{"stitch_vcselab": {"peak_mem": 215228}}
