 
set ::env(PROJECT_NAME) sysrst_ctrl
set ::env(DESIGN_TOP) sysrst_ctrl_combo
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/opentitan/ip/sysrst_ctrl/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/opentitan/ip/sysrst_ctrl/rtl/sysrst_ctrl_combo.v
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) digital_design
