<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1753219845" />
    <testcase name="test_add" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="12" time="0.00038361549377441406" sim_time_ns="0.011" ratio_time="28.67454568054692" />
    <testcase name="test_add_carry_out" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="25" time="0.00018167495727539062" sim_time_ns="0.011" ratio_time="60.54769553805774" />
    <testcase name="test_add_carry_in" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="40" time="0.00010824203491210938" sim_time_ns="0.011000000000000003" ratio_time="101.62410572687227" />
    <testcase name="test_sub" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="55" time="0.0001304149627685547" sim_time_ns="0.010999999999999996" ratio_time="84.3461499085923" />
    <testcase name="test_sub_neg_arg" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="69" time="0.00010442733764648438" sim_time_ns="0.011000000000000003" ratio_time="105.33640182648405" />
    <testcase name="test_sub_neg_result" classname="unit.alu.verify" file="/home/ckashino/programming/verilog/8bit/sim/unit/alu/verify.py" lineno="85" time="9.584426879882812e-05" sim_time_ns="0.011000000000000003" ratio_time="114.76951243781097" />
  </testsuite>
</testsuites>
