// Seed: 1160817599
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  assign module_1.type_6 = 0;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  ;
  assign id_2 = id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd39,
    parameter id_1 = 32'd11
) (
    input uwire _id_0,
    input wire _id_1,
    output tri id_2,
    input supply1 id_3
);
  logic [id_0 : id_1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign id_5 = id_1;
endmodule
