// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_fst_c.h"
#include "VRAS__Syms.h"


VL_ATTR_COLD void VRAS___024root__trace_init_sub__TOP__0(VRAS___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VRAS__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root__trace_init_sub__TOP__0\n"); );
    // Init
    const int c = vlSymsp->__Vm_baseCode;
    // Body
    tracep->pushNamePrefix("RAS_top ");
    tracep->declBit(c+356,"clock",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+357,"reset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+358,"io_reset_vector",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+360,"io_in_bits_s0_pc_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+362,"io_in_bits_s0_pc_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+364,"io_in_bits_s0_pc_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+366,"io_in_bits_s0_pc_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+368,"io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+369,"io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+370,"io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+371,"io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+372,"io_in_bits_resp_in_0_s2_full_pred_0_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+374,"io_in_bits_resp_in_0_s2_full_pred_0_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+376,"io_in_bits_resp_in_0_s2_full_pred_0_jalr_target",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+378,"io_in_bits_resp_in_0_s2_full_pred_0_offsets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+379,"io_in_bits_resp_in_0_s2_full_pred_0_offsets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declQuad(c+380,"io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+382,"io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+383,"io_in_bits_resp_in_0_s2_full_pred_0_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+384,"io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+385,"io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+386,"io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+387,"io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+388,"io_in_bits_resp_in_0_s2_full_pred_1_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+390,"io_in_bits_resp_in_0_s2_full_pred_1_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+392,"io_in_bits_resp_in_0_s2_full_pred_1_jalr_target",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+394,"io_in_bits_resp_in_0_s2_full_pred_1_offsets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+395,"io_in_bits_resp_in_0_s2_full_pred_1_offsets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declQuad(c+396,"io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+398,"io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+399,"io_in_bits_resp_in_0_s2_full_pred_1_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+400,"io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+401,"io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+402,"io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+403,"io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+404,"io_in_bits_resp_in_0_s2_full_pred_2_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+406,"io_in_bits_resp_in_0_s2_full_pred_2_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+408,"io_in_bits_resp_in_0_s2_full_pred_2_jalr_target",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+410,"io_in_bits_resp_in_0_s2_full_pred_2_offsets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+411,"io_in_bits_resp_in_0_s2_full_pred_2_offsets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declQuad(c+412,"io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+414,"io_in_bits_resp_in_0_s2_full_pred_2_is_jalr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+415,"io_in_bits_resp_in_0_s2_full_pred_2_is_call",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+416,"io_in_bits_resp_in_0_s2_full_pred_2_is_ret",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+417,"io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+418,"io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+419,"io_in_bits_resp_in_0_s2_full_pred_2_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+420,"io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+421,"io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+422,"io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+423,"io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+424,"io_in_bits_resp_in_0_s2_full_pred_3_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+426,"io_in_bits_resp_in_0_s2_full_pred_3_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+428,"io_in_bits_resp_in_0_s2_full_pred_3_jalr_target",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+430,"io_in_bits_resp_in_0_s2_full_pred_3_offsets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+431,"io_in_bits_resp_in_0_s2_full_pred_3_offsets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declQuad(c+432,"io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+434,"io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+435,"io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+436,"io_in_bits_resp_in_0_s2_full_pred_3_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+437,"io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+438,"io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+439,"io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+440,"io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+441,"io_in_bits_resp_in_0_s3_full_pred_0_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+443,"io_in_bits_resp_in_0_s3_full_pred_0_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+445,"io_in_bits_resp_in_0_s3_full_pred_0_jalr_target",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+447,"io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+449,"io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+450,"io_in_bits_resp_in_0_s3_full_pred_0_multiHit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+451,"io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+452,"io_in_bits_resp_in_0_s3_full_pred_0_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+453,"io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+454,"io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+455,"io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+456,"io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+457,"io_in_bits_resp_in_0_s3_full_pred_1_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+459,"io_in_bits_resp_in_0_s3_full_pred_1_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+461,"io_in_bits_resp_in_0_s3_full_pred_1_jalr_target",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+463,"io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+465,"io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+466,"io_in_bits_resp_in_0_s3_full_pred_1_multiHit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+467,"io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+468,"io_in_bits_resp_in_0_s3_full_pred_1_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+469,"io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+470,"io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+471,"io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+472,"io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+473,"io_in_bits_resp_in_0_s3_full_pred_2_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+475,"io_in_bits_resp_in_0_s3_full_pred_2_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+477,"io_in_bits_resp_in_0_s3_full_pred_2_jalr_target",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+479,"io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+481,"io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+482,"io_in_bits_resp_in_0_s3_full_pred_2_multiHit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+483,"io_in_bits_resp_in_0_s3_full_pred_2_is_jalr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+484,"io_in_bits_resp_in_0_s3_full_pred_2_is_call",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+485,"io_in_bits_resp_in_0_s3_full_pred_2_is_ret",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+486,"io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+487,"io_in_bits_resp_in_0_s3_full_pred_2_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+488,"io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+489,"io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+490,"io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+491,"io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+492,"io_in_bits_resp_in_0_s3_full_pred_3_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+494,"io_in_bits_resp_in_0_s3_full_pred_3_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+496,"io_in_bits_resp_in_0_s3_full_pred_3_jalr_target",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+498,"io_in_bits_resp_in_0_s3_full_pred_3_offsets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+499,"io_in_bits_resp_in_0_s3_full_pred_3_offsets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declQuad(c+500,"io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+502,"io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+503,"io_in_bits_resp_in_0_s3_full_pred_3_multiHit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+504,"io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+505,"io_in_bits_resp_in_0_s3_full_pred_3_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+506,"io_in_bits_resp_in_0_last_stage_ftb_entry_isCall",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+507,"io_in_bits_resp_in_0_last_stage_ftb_entry_isRet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+508,"io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+509,"io_in_bits_resp_in_0_last_stage_ftb_entry_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+510,"io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+511,"io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+512,"io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+513,"io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+514,"io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+515,"io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+516,"io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+517,"io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+518,"io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->declBus(c+519,"io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+520,"io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+521,"io_in_bits_resp_in_0_last_stage_ftb_entry_carry",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+522,"io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+523,"io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+524,"io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+525,"io_out_s2_pc_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+527,"io_out_s2_pc_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+529,"io_out_s2_pc_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+531,"io_out_s2_pc_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+533,"io_out_s2_full_pred_0_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+534,"io_out_s2_full_pred_0_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+535,"io_out_s2_full_pred_0_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+536,"io_out_s2_full_pred_0_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+537,"io_out_s2_full_pred_0_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+539,"io_out_s2_full_pred_0_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+541,"io_out_s2_full_pred_0_offsets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+542,"io_out_s2_full_pred_0_offsets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declQuad(c+543,"io_out_s2_full_pred_0_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+545,"io_out_s2_full_pred_0_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+546,"io_out_s2_full_pred_0_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+547,"io_out_s2_full_pred_1_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+548,"io_out_s2_full_pred_1_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+549,"io_out_s2_full_pred_1_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+550,"io_out_s2_full_pred_1_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+551,"io_out_s2_full_pred_1_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+553,"io_out_s2_full_pred_1_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+555,"io_out_s2_full_pred_1_offsets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+556,"io_out_s2_full_pred_1_offsets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declQuad(c+557,"io_out_s2_full_pred_1_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+559,"io_out_s2_full_pred_1_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+560,"io_out_s2_full_pred_1_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+561,"io_out_s2_full_pred_2_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+562,"io_out_s2_full_pred_2_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+563,"io_out_s2_full_pred_2_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+564,"io_out_s2_full_pred_2_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+565,"io_out_s2_full_pred_2_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+567,"io_out_s2_full_pred_2_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+569,"io_out_s2_full_pred_2_offsets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+570,"io_out_s2_full_pred_2_offsets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declQuad(c+571,"io_out_s2_full_pred_2_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+573,"io_out_s2_full_pred_2_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+574,"io_out_s2_full_pred_2_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+575,"io_out_s2_full_pred_3_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+576,"io_out_s2_full_pred_3_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+577,"io_out_s2_full_pred_3_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+578,"io_out_s2_full_pred_3_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+579,"io_out_s2_full_pred_3_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+581,"io_out_s2_full_pred_3_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+583,"io_out_s2_full_pred_3_offsets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+584,"io_out_s2_full_pred_3_offsets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declQuad(c+585,"io_out_s2_full_pred_3_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+587,"io_out_s2_full_pred_3_fallThroughErr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+588,"io_out_s2_full_pred_3_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+589,"io_out_s2_full_pred_3_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+590,"io_out_s3_pc_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+592,"io_out_s3_pc_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+594,"io_out_s3_pc_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+596,"io_out_s3_pc_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+598,"io_out_s3_full_pred_0_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+599,"io_out_s3_full_pred_0_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+600,"io_out_s3_full_pred_0_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+601,"io_out_s3_full_pred_0_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+602,"io_out_s3_full_pred_0_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+604,"io_out_s3_full_pred_0_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+606,"io_out_s3_full_pred_0_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+608,"io_out_s3_full_pred_0_fallThroughErr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+609,"io_out_s3_full_pred_0_multiHit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+610,"io_out_s3_full_pred_0_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+611,"io_out_s3_full_pred_0_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+612,"io_out_s3_full_pred_1_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+613,"io_out_s3_full_pred_1_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+614,"io_out_s3_full_pred_1_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+615,"io_out_s3_full_pred_1_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+616,"io_out_s3_full_pred_1_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+618,"io_out_s3_full_pred_1_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+620,"io_out_s3_full_pred_1_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+622,"io_out_s3_full_pred_1_fallThroughErr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+623,"io_out_s3_full_pred_1_multiHit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+624,"io_out_s3_full_pred_1_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+625,"io_out_s3_full_pred_1_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+626,"io_out_s3_full_pred_2_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+627,"io_out_s3_full_pred_2_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+628,"io_out_s3_full_pred_2_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+629,"io_out_s3_full_pred_2_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+630,"io_out_s3_full_pred_2_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+632,"io_out_s3_full_pred_2_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+634,"io_out_s3_full_pred_2_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+636,"io_out_s3_full_pred_2_fallThroughErr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+637,"io_out_s3_full_pred_2_multiHit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+638,"io_out_s3_full_pred_2_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+639,"io_out_s3_full_pred_2_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+640,"io_out_s3_full_pred_3_br_taken_mask_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+641,"io_out_s3_full_pred_3_br_taken_mask_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+642,"io_out_s3_full_pred_3_slot_valids_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+643,"io_out_s3_full_pred_3_slot_valids_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+644,"io_out_s3_full_pred_3_targets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+646,"io_out_s3_full_pred_3_targets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+648,"io_out_s3_full_pred_3_offsets_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+649,"io_out_s3_full_pred_3_offsets_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declQuad(c+650,"io_out_s3_full_pred_3_fallThroughAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+652,"io_out_s3_full_pred_3_fallThroughErr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+653,"io_out_s3_full_pred_3_multiHit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+654,"io_out_s3_full_pred_3_is_br_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+655,"io_out_s3_full_pred_3_hit",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declArray(c+1,"io_out_last_stage_meta",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 250,0);
    tracep->declBus(c+656,"io_out_last_stage_spec_info_ssp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+657,"io_out_last_stage_spec_info_sctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+658,"io_out_last_stage_spec_info_TOSW_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+659,"io_out_last_stage_spec_info_TOSW_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+660,"io_out_last_stage_spec_info_TOSR_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+661,"io_out_last_stage_spec_info_TOSR_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+662,"io_out_last_stage_spec_info_NOS_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+663,"io_out_last_stage_spec_info_NOS_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declQuad(c+664,"io_out_last_stage_spec_info_topAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+666,"io_out_last_stage_ftb_entry_isCall",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+667,"io_out_last_stage_ftb_entry_isRet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+668,"io_out_last_stage_ftb_entry_isJalr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+669,"io_out_last_stage_ftb_entry_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+670,"io_out_last_stage_ftb_entry_brSlots_0_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+671,"io_out_last_stage_ftb_entry_brSlots_0_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+672,"io_out_last_stage_ftb_entry_brSlots_0_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+673,"io_out_last_stage_ftb_entry_brSlots_0_lower",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 11,0);
    tracep->declBus(c+674,"io_out_last_stage_ftb_entry_brSlots_0_tarStat",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+675,"io_out_last_stage_ftb_entry_tailSlot_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+676,"io_out_last_stage_ftb_entry_tailSlot_sharing",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+677,"io_out_last_stage_ftb_entry_tailSlot_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+678,"io_out_last_stage_ftb_entry_tailSlot_lower",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 19,0);
    tracep->declBus(c+679,"io_out_last_stage_ftb_entry_tailSlot_tarStat",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBus(c+680,"io_out_last_stage_ftb_entry_pftAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+681,"io_out_last_stage_ftb_entry_carry",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+682,"io_out_last_stage_ftb_entry_last_may_be_rvi_call",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+683,"io_out_last_stage_ftb_entry_always_taken_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+684,"io_out_last_stage_ftb_entry_always_taken_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+685,"io_ctrl_ras_enable",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+686,"io_s0_fire_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+687,"io_s0_fire_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+688,"io_s0_fire_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+689,"io_s0_fire_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+690,"io_s1_fire_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+691,"io_s1_fire_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+692,"io_s1_fire_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+693,"io_s1_fire_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+694,"io_s2_fire_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+695,"io_s2_fire_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+696,"io_s2_fire_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+697,"io_s2_fire_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+698,"io_s3_fire_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+699,"io_s3_redirect_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+700,"io_update_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+701,"io_update_bits_ftb_entry_isCall",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+702,"io_update_bits_ftb_entry_isRet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+703,"io_update_bits_ftb_entry_tailSlot_offset",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+704,"io_update_bits_ftb_entry_tailSlot_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+705,"io_update_bits_cfi_idx_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+706,"io_update_bits_cfi_idx_bits",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBit(c+707,"io_update_bits_jmp_taken",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declArray(c+9,"io_update_bits_meta",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 250,0);
    tracep->declBit(c+708,"io_redirect_valid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+709,"io_redirect_bits_level",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+710,"io_redirect_bits_cfiUpdate_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+712,"io_redirect_bits_cfiUpdate_pd_isRVC",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+713,"io_redirect_bits_cfiUpdate_pd_isCall",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+714,"io_redirect_bits_cfiUpdate_pd_isRet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+715,"io_redirect_bits_cfiUpdate_ssp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+716,"io_redirect_bits_cfiUpdate_sctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+717,"io_redirect_bits_cfiUpdate_TOSW_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+718,"io_redirect_bits_cfiUpdate_TOSW_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+719,"io_redirect_bits_cfiUpdate_TOSR_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+720,"io_redirect_bits_cfiUpdate_TOSR_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+721,"io_redirect_bits_cfiUpdate_NOS_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+722,"io_redirect_bits_cfiUpdate_NOS_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->pushNamePrefix("RAS ");
    tracep->declBit(c+356,"clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+357,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+358,"io_reset_vector",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declQuad(c+360,"io_in_bits_s0_pc_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+362,"io_in_bits_s0_pc_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+364,"io_in_bits_s0_pc_2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+366,"io_in_bits_s0_pc_3",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+368,"io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+369,"io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+370,"io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+371,"io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+372,"io_in_bits_resp_in_0_s2_full_pred_0_targets_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+374,"io_in_bits_resp_in_0_s2_full_pred_0_targets_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+376,"io_in_bits_resp_in_0_s2_full_pred_0_jalr_target",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBus(c+378,"io_in_bits_resp_in_0_s2_full_pred_0_offsets_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+379,"io_in_bits_resp_in_0_s2_full_pred_0_offsets_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declQuad(c+380,"io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+382,"io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+383,"io_in_bits_resp_in_0_s2_full_pred_0_hit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+384,"io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+385,"io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+386,"io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+387,"io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+388,"io_in_bits_resp_in_0_s2_full_pred_1_targets_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+390,"io_in_bits_resp_in_0_s2_full_pred_1_targets_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+392,"io_in_bits_resp_in_0_s2_full_pred_1_jalr_target",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBus(c+394,"io_in_bits_resp_in_0_s2_full_pred_1_offsets_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+395,"io_in_bits_resp_in_0_s2_full_pred_1_offsets_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declQuad(c+396,"io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+398,"io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+399,"io_in_bits_resp_in_0_s2_full_pred_1_hit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+400,"io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+401,"io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+402,"io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+403,"io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+404,"io_in_bits_resp_in_0_s2_full_pred_2_targets_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+406,"io_in_bits_resp_in_0_s2_full_pred_2_targets_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+408,"io_in_bits_resp_in_0_s2_full_pred_2_jalr_target",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBus(c+410,"io_in_bits_resp_in_0_s2_full_pred_2_offsets_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+411,"io_in_bits_resp_in_0_s2_full_pred_2_offsets_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declQuad(c+412,"io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+414,"io_in_bits_resp_in_0_s2_full_pred_2_is_jalr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+415,"io_in_bits_resp_in_0_s2_full_pred_2_is_call",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+416,"io_in_bits_resp_in_0_s2_full_pred_2_is_ret",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+417,"io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+418,"io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+419,"io_in_bits_resp_in_0_s2_full_pred_2_hit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+420,"io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+421,"io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+422,"io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+423,"io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+424,"io_in_bits_resp_in_0_s2_full_pred_3_targets_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+426,"io_in_bits_resp_in_0_s2_full_pred_3_targets_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+428,"io_in_bits_resp_in_0_s2_full_pred_3_jalr_target",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBus(c+430,"io_in_bits_resp_in_0_s2_full_pred_3_offsets_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+431,"io_in_bits_resp_in_0_s2_full_pred_3_offsets_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declQuad(c+432,"io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+434,"io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+435,"io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+436,"io_in_bits_resp_in_0_s2_full_pred_3_hit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+437,"io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+438,"io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+439,"io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+440,"io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+441,"io_in_bits_resp_in_0_s3_full_pred_0_targets_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+443,"io_in_bits_resp_in_0_s3_full_pred_0_targets_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+445,"io_in_bits_resp_in_0_s3_full_pred_0_jalr_target",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+447,"io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+449,"io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+450,"io_in_bits_resp_in_0_s3_full_pred_0_multiHit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+451,"io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+452,"io_in_bits_resp_in_0_s3_full_pred_0_hit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+453,"io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+454,"io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+455,"io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+456,"io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+457,"io_in_bits_resp_in_0_s3_full_pred_1_targets_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+459,"io_in_bits_resp_in_0_s3_full_pred_1_targets_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+461,"io_in_bits_resp_in_0_s3_full_pred_1_jalr_target",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+463,"io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+465,"io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+466,"io_in_bits_resp_in_0_s3_full_pred_1_multiHit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+467,"io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+468,"io_in_bits_resp_in_0_s3_full_pred_1_hit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+469,"io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+470,"io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+471,"io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+472,"io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+473,"io_in_bits_resp_in_0_s3_full_pred_2_targets_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+475,"io_in_bits_resp_in_0_s3_full_pred_2_targets_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+477,"io_in_bits_resp_in_0_s3_full_pred_2_jalr_target",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+479,"io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+481,"io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+482,"io_in_bits_resp_in_0_s3_full_pred_2_multiHit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+483,"io_in_bits_resp_in_0_s3_full_pred_2_is_jalr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+484,"io_in_bits_resp_in_0_s3_full_pred_2_is_call",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+485,"io_in_bits_resp_in_0_s3_full_pred_2_is_ret",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+486,"io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+487,"io_in_bits_resp_in_0_s3_full_pred_2_hit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+488,"io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+489,"io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+490,"io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+491,"io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+492,"io_in_bits_resp_in_0_s3_full_pred_3_targets_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+494,"io_in_bits_resp_in_0_s3_full_pred_3_targets_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+496,"io_in_bits_resp_in_0_s3_full_pred_3_jalr_target",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBus(c+498,"io_in_bits_resp_in_0_s3_full_pred_3_offsets_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+499,"io_in_bits_resp_in_0_s3_full_pred_3_offsets_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declQuad(c+500,"io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+502,"io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+503,"io_in_bits_resp_in_0_s3_full_pred_3_multiHit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+504,"io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+505,"io_in_bits_resp_in_0_s3_full_pred_3_hit",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+506,"io_in_bits_resp_in_0_last_stage_ftb_entry_isCall",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+507,"io_in_bits_resp_in_0_last_stage_ftb_entry_isRet",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+508,"io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+509,"io_in_bits_resp_in_0_last_stage_ftb_entry_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+510,"io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+511,"io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+512,"io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+513,"io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+514,"io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+515,"io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+516,"io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+517,"io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+518,"io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+519,"io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+520,"io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+521,"io_in_bits_resp_in_0_last_stage_ftb_entry_carry",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+522,"io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+523,"io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+524,"io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+525,"io_out_s2_pc_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+527,"io_out_s2_pc_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+529,"io_out_s2_pc_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+531,"io_out_s2_pc_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+533,"io_out_s2_full_pred_0_br_taken_mask_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+534,"io_out_s2_full_pred_0_br_taken_mask_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+535,"io_out_s2_full_pred_0_slot_valids_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+536,"io_out_s2_full_pred_0_slot_valids_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+537,"io_out_s2_full_pred_0_targets_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+539,"io_out_s2_full_pred_0_targets_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBus(c+541,"io_out_s2_full_pred_0_offsets_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+542,"io_out_s2_full_pred_0_offsets_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declQuad(c+543,"io_out_s2_full_pred_0_fallThroughAddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+545,"io_out_s2_full_pred_0_is_br_sharing",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+546,"io_out_s2_full_pred_0_hit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+547,"io_out_s2_full_pred_1_br_taken_mask_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+548,"io_out_s2_full_pred_1_br_taken_mask_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+549,"io_out_s2_full_pred_1_slot_valids_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+550,"io_out_s2_full_pred_1_slot_valids_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+551,"io_out_s2_full_pred_1_targets_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+553,"io_out_s2_full_pred_1_targets_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBus(c+555,"io_out_s2_full_pred_1_offsets_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+556,"io_out_s2_full_pred_1_offsets_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declQuad(c+557,"io_out_s2_full_pred_1_fallThroughAddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+559,"io_out_s2_full_pred_1_is_br_sharing",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+560,"io_out_s2_full_pred_1_hit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+561,"io_out_s2_full_pred_2_br_taken_mask_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+562,"io_out_s2_full_pred_2_br_taken_mask_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+563,"io_out_s2_full_pred_2_slot_valids_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+564,"io_out_s2_full_pred_2_slot_valids_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+565,"io_out_s2_full_pred_2_targets_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+567,"io_out_s2_full_pred_2_targets_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBus(c+569,"io_out_s2_full_pred_2_offsets_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+570,"io_out_s2_full_pred_2_offsets_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declQuad(c+571,"io_out_s2_full_pred_2_fallThroughAddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+573,"io_out_s2_full_pred_2_is_br_sharing",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+574,"io_out_s2_full_pred_2_hit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+575,"io_out_s2_full_pred_3_br_taken_mask_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+576,"io_out_s2_full_pred_3_br_taken_mask_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+577,"io_out_s2_full_pred_3_slot_valids_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+578,"io_out_s2_full_pred_3_slot_valids_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+579,"io_out_s2_full_pred_3_targets_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+581,"io_out_s2_full_pred_3_targets_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBus(c+583,"io_out_s2_full_pred_3_offsets_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+584,"io_out_s2_full_pred_3_offsets_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declQuad(c+585,"io_out_s2_full_pred_3_fallThroughAddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+587,"io_out_s2_full_pred_3_fallThroughErr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+588,"io_out_s2_full_pred_3_is_br_sharing",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+589,"io_out_s2_full_pred_3_hit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+590,"io_out_s3_pc_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+592,"io_out_s3_pc_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+594,"io_out_s3_pc_2",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+596,"io_out_s3_pc_3",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+598,"io_out_s3_full_pred_0_br_taken_mask_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+599,"io_out_s3_full_pred_0_br_taken_mask_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+600,"io_out_s3_full_pred_0_slot_valids_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+601,"io_out_s3_full_pred_0_slot_valids_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+602,"io_out_s3_full_pred_0_targets_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+604,"io_out_s3_full_pred_0_targets_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+606,"io_out_s3_full_pred_0_fallThroughAddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+608,"io_out_s3_full_pred_0_fallThroughErr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+609,"io_out_s3_full_pred_0_multiHit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+610,"io_out_s3_full_pred_0_is_br_sharing",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+611,"io_out_s3_full_pred_0_hit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+612,"io_out_s3_full_pred_1_br_taken_mask_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+613,"io_out_s3_full_pred_1_br_taken_mask_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+614,"io_out_s3_full_pred_1_slot_valids_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+615,"io_out_s3_full_pred_1_slot_valids_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+616,"io_out_s3_full_pred_1_targets_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+618,"io_out_s3_full_pred_1_targets_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+620,"io_out_s3_full_pred_1_fallThroughAddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+622,"io_out_s3_full_pred_1_fallThroughErr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+623,"io_out_s3_full_pred_1_multiHit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+624,"io_out_s3_full_pred_1_is_br_sharing",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+625,"io_out_s3_full_pred_1_hit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+626,"io_out_s3_full_pred_2_br_taken_mask_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+627,"io_out_s3_full_pred_2_br_taken_mask_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+628,"io_out_s3_full_pred_2_slot_valids_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+629,"io_out_s3_full_pred_2_slot_valids_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+630,"io_out_s3_full_pred_2_targets_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+632,"io_out_s3_full_pred_2_targets_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+634,"io_out_s3_full_pred_2_fallThroughAddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+636,"io_out_s3_full_pred_2_fallThroughErr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+637,"io_out_s3_full_pred_2_multiHit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+638,"io_out_s3_full_pred_2_is_br_sharing",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+639,"io_out_s3_full_pred_2_hit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+640,"io_out_s3_full_pred_3_br_taken_mask_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+641,"io_out_s3_full_pred_3_br_taken_mask_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+642,"io_out_s3_full_pred_3_slot_valids_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+643,"io_out_s3_full_pred_3_slot_valids_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+644,"io_out_s3_full_pred_3_targets_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+646,"io_out_s3_full_pred_3_targets_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBus(c+648,"io_out_s3_full_pred_3_offsets_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+649,"io_out_s3_full_pred_3_offsets_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declQuad(c+650,"io_out_s3_full_pred_3_fallThroughAddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+652,"io_out_s3_full_pred_3_fallThroughErr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+653,"io_out_s3_full_pred_3_multiHit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+654,"io_out_s3_full_pred_3_is_br_sharing",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+655,"io_out_s3_full_pred_3_hit",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+1,"io_out_last_stage_meta",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 250,0);
    tracep->declBus(c+656,"io_out_last_stage_spec_info_ssp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+657,"io_out_last_stage_spec_info_sctr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+658,"io_out_last_stage_spec_info_TOSW_flag",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+659,"io_out_last_stage_spec_info_TOSW_value",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+660,"io_out_last_stage_spec_info_TOSR_flag",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+661,"io_out_last_stage_spec_info_TOSR_value",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+662,"io_out_last_stage_spec_info_NOS_flag",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+663,"io_out_last_stage_spec_info_NOS_value",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declQuad(c+664,"io_out_last_stage_spec_info_topAddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+666,"io_out_last_stage_ftb_entry_isCall",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+667,"io_out_last_stage_ftb_entry_isRet",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+668,"io_out_last_stage_ftb_entry_isJalr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+669,"io_out_last_stage_ftb_entry_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+670,"io_out_last_stage_ftb_entry_brSlots_0_offset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+671,"io_out_last_stage_ftb_entry_brSlots_0_sharing",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+672,"io_out_last_stage_ftb_entry_brSlots_0_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+673,"io_out_last_stage_ftb_entry_brSlots_0_lower",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 11,0);
    tracep->declBus(c+674,"io_out_last_stage_ftb_entry_brSlots_0_tarStat",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+675,"io_out_last_stage_ftb_entry_tailSlot_offset",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+676,"io_out_last_stage_ftb_entry_tailSlot_sharing",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+677,"io_out_last_stage_ftb_entry_tailSlot_valid",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+678,"io_out_last_stage_ftb_entry_tailSlot_lower",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 19,0);
    tracep->declBus(c+679,"io_out_last_stage_ftb_entry_tailSlot_tarStat",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBus(c+680,"io_out_last_stage_ftb_entry_pftAddr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+681,"io_out_last_stage_ftb_entry_carry",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+682,"io_out_last_stage_ftb_entry_last_may_be_rvi_call",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+683,"io_out_last_stage_ftb_entry_always_taken_0",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+684,"io_out_last_stage_ftb_entry_always_taken_1",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+685,"io_ctrl_ras_enable",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+686,"io_s0_fire_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+687,"io_s0_fire_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+688,"io_s0_fire_2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+689,"io_s0_fire_3",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+690,"io_s1_fire_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+691,"io_s1_fire_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+692,"io_s1_fire_2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+693,"io_s1_fire_3",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+694,"io_s2_fire_0",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+695,"io_s2_fire_1",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+696,"io_s2_fire_2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+697,"io_s2_fire_3",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+698,"io_s3_fire_2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+699,"io_s3_redirect_2",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+700,"io_update_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+701,"io_update_bits_ftb_entry_isCall",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+702,"io_update_bits_ftb_entry_isRet",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+703,"io_update_bits_ftb_entry_tailSlot_offset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+704,"io_update_bits_ftb_entry_tailSlot_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+705,"io_update_bits_cfi_idx_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+706,"io_update_bits_cfi_idx_bits",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+707,"io_update_bits_jmp_taken",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declArray(c+9,"io_update_bits_meta",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 250,0);
    tracep->declBit(c+708,"io_redirect_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+709,"io_redirect_bits_level",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+710,"io_redirect_bits_cfiUpdate_pc",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+712,"io_redirect_bits_cfiUpdate_pd_isRVC",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+713,"io_redirect_bits_cfiUpdate_pd_isCall",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+714,"io_redirect_bits_cfiUpdate_pd_isRet",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+715,"io_redirect_bits_cfiUpdate_ssp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+716,"io_redirect_bits_cfiUpdate_sctr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 1,0);
    tracep->declBit(c+717,"io_redirect_bits_cfiUpdate_TOSW_flag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+718,"io_redirect_bits_cfiUpdate_TOSW_value",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+719,"io_redirect_bits_cfiUpdate_TOSR_flag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+720,"io_redirect_bits_cfiUpdate_TOSR_value",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+721,"io_redirect_bits_cfiUpdate_NOS_flag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+722,"io_redirect_bits_cfiUpdate_NOS_value",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declQuad(c+20,"s1_pc_dup_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+22,"s1_pc_dup_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+24,"s1_pc_dup_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+26,"s1_pc_dup_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+28,"s2_pc_dup_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+30,"s2_pc_dup_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+32,"s2_pc_dup_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+34,"s2_pc_dup_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+36,"s3_pc_dup_0",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+38,"s3_pc_dup_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+40,"s3_pc_dup_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+42,"s3_pc_dup_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+44,"REG",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+45,"REG_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+723,"s2_spec_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+299,"s2_spec_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+46,"s3_top",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+302,"s3_spec_new_addr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+48,"s3_pushed_in_s2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+49,"s3_popped_in_s2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+724,"s3_push",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+725,"s3_pop",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+304,"s3_meta_ssp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+305,"s3_meta_sctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+306,"s3_meta_TOSW_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+307,"s3_meta_TOSW_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+308,"s3_meta_TOSR_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+309,"s3_meta_TOSR_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+310,"s3_meta_NOS_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+311,"s3_meta_NOS_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+76,"redirect_next_valid_last_REG",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+50,"redirect_next_bits_rlevel",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+51,"redirect_next_bits_rcfiUpdate_pc",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBit(c+53,"redirect_next_bits_rcfiUpdate_pd_isRVC",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+54,"redirect_next_bits_rcfiUpdate_pd_isCall",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+55,"redirect_next_bits_rcfiUpdate_pd_isRet",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+312,"redirect_next_bits_rcfiUpdate_ssp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+313,"redirect_next_bits_rcfiUpdate_sctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 1,0);
    tracep->declBit(c+314,"redirect_next_bits_rcfiUpdate_TOSW_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+315,"redirect_next_bits_rcfiUpdate_TOSW_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+316,"redirect_next_bits_rcfiUpdate_TOSR_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+317,"redirect_next_bits_rcfiUpdate_TOSR_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+318,"redirect_next_bits_rcfiUpdate_NOS_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+319,"redirect_next_bits_rcfiUpdate_NOS_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->pushNamePrefix("RASStack ");
    tracep->declBit(c+356,"clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+357,"reset",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+723,"io_spec_push_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+299,"io_spec_pop_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+726,"io_spec_push_addr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+696,"io_s2_fire",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+698,"io_s3_fire",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+295,"io_s3_cancel",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+304,"io_s3_meta_ssp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+305,"io_s3_meta_sctr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+306,"io_s3_meta_TOSW_flag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+307,"io_s3_meta_TOSW_value",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+308,"io_s3_meta_TOSR_flag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+309,"io_s3_meta_TOSR_value",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+310,"io_s3_meta_NOS_flag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+311,"io_s3_meta_NOS_value",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+296,"io_s3_missed_pop",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+297,"io_s3_missed_push",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+302,"io_s3_pushAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+77,"io_spec_pop_addr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBit(c+300,"io_commit_push_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+301,"io_commit_pop_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+17,"io_commit_meta_TOSW_flag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+18,"io_commit_meta_TOSW_value",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBus(c+19,"io_commit_meta_ssp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBit(c+76,"io_redirect_valid",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+329,"io_redirect_isCall",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+79,"io_redirect_isRet",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+312,"io_redirect_meta_ssp",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+320,"io_redirect_meta_sctr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+314,"io_redirect_meta_TOSW_flag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+315,"io_redirect_meta_TOSW_value",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+316,"io_redirect_meta_TOSR_flag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+317,"io_redirect_meta_TOSR_value",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+318,"io_redirect_meta_NOS_flag",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+319,"io_redirect_meta_NOS_value",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declQuad(c+56,"io_redirect_callAddr",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBus(c+330,"io_ssp",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 3,0);
    tracep->declBus(c+331,"io_sctr",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 2,0);
    tracep->declBit(c+332,"io_TOSR_flag",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+333,"io_TOSR_value",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+80,"io_TOSW_flag",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+81,"io_TOSW_value",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+334,"io_NOS_flag",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+335,"io_NOS_value",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declQuad(c+82,"commit_stack_0_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+84,"commit_stack_0_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+85,"commit_stack_1_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+87,"commit_stack_1_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+88,"commit_stack_2_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+90,"commit_stack_2_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+91,"commit_stack_3_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+93,"commit_stack_3_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+94,"commit_stack_4_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+96,"commit_stack_4_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+97,"commit_stack_5_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+99,"commit_stack_5_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+100,"commit_stack_6_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+102,"commit_stack_6_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+103,"commit_stack_7_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+105,"commit_stack_7_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+106,"commit_stack_8_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+108,"commit_stack_8_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+109,"commit_stack_9_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+111,"commit_stack_9_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+112,"commit_stack_10_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+114,"commit_stack_10_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+115,"commit_stack_11_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+117,"commit_stack_11_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+118,"commit_stack_12_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+120,"commit_stack_12_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+121,"commit_stack_13_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+123,"commit_stack_13_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+124,"commit_stack_14_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+126,"commit_stack_14_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+127,"commit_stack_15_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+129,"commit_stack_15_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+130,"spec_queue_0_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+132,"spec_queue_0_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+133,"spec_queue_1_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+135,"spec_queue_1_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+136,"spec_queue_2_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+138,"spec_queue_2_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+139,"spec_queue_3_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+141,"spec_queue_3_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+142,"spec_queue_4_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+144,"spec_queue_4_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+145,"spec_queue_5_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+147,"spec_queue_5_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+148,"spec_queue_6_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+150,"spec_queue_6_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+151,"spec_queue_7_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+153,"spec_queue_7_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+154,"spec_queue_8_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+156,"spec_queue_8_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+157,"spec_queue_9_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+159,"spec_queue_9_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+160,"spec_queue_10_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+162,"spec_queue_10_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+163,"spec_queue_11_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+165,"spec_queue_11_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+166,"spec_queue_12_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+168,"spec_queue_12_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+169,"spec_queue_13_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+171,"spec_queue_13_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+172,"spec_queue_14_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+174,"spec_queue_14_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+175,"spec_queue_15_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+177,"spec_queue_15_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+178,"spec_queue_16_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+180,"spec_queue_16_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+181,"spec_queue_17_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+183,"spec_queue_17_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+184,"spec_queue_18_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+186,"spec_queue_18_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+187,"spec_queue_19_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+189,"spec_queue_19_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+190,"spec_queue_20_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+192,"spec_queue_20_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+193,"spec_queue_21_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+195,"spec_queue_21_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+196,"spec_queue_22_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+198,"spec_queue_22_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+199,"spec_queue_23_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+201,"spec_queue_23_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+202,"spec_queue_24_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+204,"spec_queue_24_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+205,"spec_queue_25_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+207,"spec_queue_25_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+208,"spec_queue_26_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+210,"spec_queue_26_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+211,"spec_queue_27_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+213,"spec_queue_27_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+214,"spec_queue_28_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+216,"spec_queue_28_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+217,"spec_queue_29_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+219,"spec_queue_29_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+220,"spec_queue_30_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+222,"spec_queue_30_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+223,"spec_queue_31_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+225,"spec_queue_31_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+226,"spec_nos_0_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+227,"spec_nos_0_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+228,"spec_nos_1_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+229,"spec_nos_1_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+230,"spec_nos_2_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+231,"spec_nos_2_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+232,"spec_nos_3_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+233,"spec_nos_3_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+234,"spec_nos_4_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+235,"spec_nos_4_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+236,"spec_nos_5_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+237,"spec_nos_5_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+238,"spec_nos_6_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+239,"spec_nos_6_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+240,"spec_nos_7_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+241,"spec_nos_7_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+242,"spec_nos_8_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+243,"spec_nos_8_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+244,"spec_nos_9_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+245,"spec_nos_9_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+246,"spec_nos_10_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+247,"spec_nos_10_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+248,"spec_nos_11_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+249,"spec_nos_11_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+250,"spec_nos_12_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+251,"spec_nos_12_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+252,"spec_nos_13_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+253,"spec_nos_13_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+254,"spec_nos_14_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+255,"spec_nos_14_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+256,"spec_nos_15_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+257,"spec_nos_15_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+258,"spec_nos_16_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+259,"spec_nos_16_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+260,"spec_nos_17_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+261,"spec_nos_17_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+262,"spec_nos_18_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+263,"spec_nos_18_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+264,"spec_nos_19_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+265,"spec_nos_19_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+266,"spec_nos_20_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+267,"spec_nos_20_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+268,"spec_nos_21_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+269,"spec_nos_21_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+270,"spec_nos_22_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+271,"spec_nos_22_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+272,"spec_nos_23_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+273,"spec_nos_23_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+274,"spec_nos_24_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+275,"spec_nos_24_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+276,"spec_nos_25_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+277,"spec_nos_25_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+278,"spec_nos_26_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+279,"spec_nos_26_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+280,"spec_nos_27_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+281,"spec_nos_27_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+282,"spec_nos_28_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+283,"spec_nos_28_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+284,"spec_nos_29_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+285,"spec_nos_29_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+286,"spec_nos_30_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+287,"spec_nos_30_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+288,"spec_nos_31_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+289,"spec_nos_31_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBus(c+290,"nsp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+330,"ssp",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 3,0);
    tracep->declBus(c+331,"sctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 2,0);
    tracep->declBit(c+332,"TOSR_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+333,"TOSR_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+80,"TOSW_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+81,"TOSW_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+291,"BOS_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+292,"BOS_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+293,"spec_overflowed",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declQuad(c+321,"writeBypassEntry_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+58,"writeBypassEntry_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declBit(c+59,"writeBypassNos_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+323,"writeBypassNos_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+294,"writeBypassValid",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+336,"topEntry_inflightValid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+334,"topNos_flag",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+335,"topNos_value",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+337,"differentFlag_15",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+338,"compare_15",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+324,"differentFlag_16",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+325,"compare_16",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+339,"redirectTopEntry_inflightValid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+347,"writeEntry_retAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declQuad(c+77,"timingTop_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declQuad(c+60,"realWriteEntry_next_retAddr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 40,0);
    tracep->declBus(c+326,"realWriteEntry_next_ctr",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 7,0);
    tracep->declQuad(c+349,"realWriteEntry_retAddr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 40,0);
    tracep->declBus(c+62,"realWriteAddr_next_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+63,"realNos_next_flag",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBus(c+64,"realNos_next_value",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 4,0);
    tracep->declBit(c+48,"realPush_r",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+65,"realPush_REG",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1);
    tracep->declBit(c+298,"realPush",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+351,"writeBypassValidWire",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+340,"differentFlag_10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+341,"compare_10",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+327,"differentFlag_11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+328,"compare_11",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+342,"s3TopEntry_inflightValid",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+343,"s3_missPushEntry_ctr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->declBus(c+352,"realWriteAddr_value",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+353,"realNos_flag",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+354,"realNos_value",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 4,0);
    tracep->declBit(c+344,"inflightValid_8",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+345,"inflightValid_6",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBit(c+346,"inflightValid_4",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1);
    tracep->declBus(c+355,"writeEntry_ctr",-1, FST_VD_IMPLICIT,FST_VT_VCD_WIRE, false,-1, 7,0);
    tracep->popNamePrefix(1);
    tracep->pushNamePrefix("reset_vector_delay ");
    tracep->declBit(c+356,"clock",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1);
    tracep->declQuad(c+358,"io_in",-1,FST_VD_INPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declQuad(c+66,"io_out",-1,FST_VD_OUTPUT,FST_VT_VCD_WIRE, false,-1, 35,0);
    tracep->declQuad(c+68,"REG",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+70,"REG_1",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+72,"REG_2",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+74,"REG_3",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->declQuad(c+66,"REG_4",-1, FST_VD_IMPLICIT,FST_VT_SV_LOGIC, false,-1, 35,0);
    tracep->popNamePrefix(3);
}

VL_ATTR_COLD void VRAS___024root__trace_init_top(VRAS___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VRAS__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root__trace_init_top\n"); );
    // Body
    VRAS___024root__trace_init_sub__TOP__0(vlSelf, tracep);
}

VL_ATTR_COLD void VRAS___024root__trace_full_top_0(void* voidSelf, VerilatedFst* tracep);
void VRAS___024root__trace_chg_top_0(void* voidSelf, VerilatedFst* tracep);
void VRAS___024root__trace_cleanup(void* voidSelf, VerilatedFst* /*unused*/);

VL_ATTR_COLD void VRAS___024root__trace_register(VRAS___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VRAS__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root__trace_register\n"); );
    // Body
    tracep->addFullCb(&VRAS___024root__trace_full_top_0, vlSelf);
    tracep->addChgCb(&VRAS___024root__trace_chg_top_0, vlSelf);
    tracep->addCleanupCb(&VRAS___024root__trace_cleanup, vlSelf);
}

VL_ATTR_COLD void VRAS___024root__trace_full_sub_0(VRAS___024root* vlSelf, VerilatedFst* tracep);

VL_ATTR_COLD void VRAS___024root__trace_full_top_0(void* voidSelf, VerilatedFst* tracep) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root__trace_full_top_0\n"); );
    // Init
    VRAS___024root* const __restrict vlSelf VL_ATTR_UNUSED = static_cast<VRAS___024root*>(voidSelf);
    VRAS__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    // Body
    VRAS___024root__trace_full_sub_0((&vlSymsp->TOP), tracep);
}

VL_ATTR_COLD void VRAS___024root__trace_full_sub_0(VRAS___024root* vlSelf, VerilatedFst* tracep) {
    if (false && vlSelf) {}  // Prevent unused
    VRAS__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    VRAS___024root__trace_full_sub_0\n"); );
    // Init
    vluint32_t* const oldp VL_ATTR_UNUSED = tracep->oldp(vlSymsp->__Vm_baseCode);
    // Body
    tracep->fullWData(oldp+1,(vlSelf->RAS_top__DOT__io_out_last_stage_meta),251);
    tracep->fullWData(oldp+9,(vlSelf->RAS_top__DOT__io_update_bits_meta),251);
    tracep->fullBit(oldp+17,((1U & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                                    >> 5U))));
    tracep->fullCData(oldp+18,((0x1fU & vlSelf->RAS_top__DOT__io_update_bits_meta[0U])),5);
    tracep->fullCData(oldp+19,((0xfU & (vlSelf->RAS_top__DOT__io_update_bits_meta[0U] 
                                        >> 6U))),4);
    tracep->fullQData(oldp+20,(vlSelf->RAS_top__DOT__RAS__DOT__s1_pc_dup_0),41);
    tracep->fullQData(oldp+22,(vlSelf->RAS_top__DOT__RAS__DOT__s1_pc_dup_1),41);
    tracep->fullQData(oldp+24,(vlSelf->RAS_top__DOT__RAS__DOT__s1_pc_dup_2),41);
    tracep->fullQData(oldp+26,(vlSelf->RAS_top__DOT__RAS__DOT__s1_pc_dup_3),41);
    tracep->fullQData(oldp+28,(vlSelf->RAS_top__DOT__RAS__DOT__s2_pc_dup_0),41);
    tracep->fullQData(oldp+30,(vlSelf->RAS_top__DOT__RAS__DOT__s2_pc_dup_1),41);
    tracep->fullQData(oldp+32,(vlSelf->RAS_top__DOT__RAS__DOT__s2_pc_dup_2),41);
    tracep->fullQData(oldp+34,(vlSelf->RAS_top__DOT__RAS__DOT__s2_pc_dup_3),41);
    tracep->fullQData(oldp+36,(vlSelf->RAS_top__DOT__RAS__DOT__s3_pc_dup_0),41);
    tracep->fullQData(oldp+38,(vlSelf->RAS_top__DOT__RAS__DOT__s3_pc_dup_1),41);
    tracep->fullQData(oldp+40,(vlSelf->RAS_top__DOT__RAS__DOT__s3_pc_dup_2),41);
    tracep->fullQData(oldp+42,(vlSelf->RAS_top__DOT__RAS__DOT__s3_pc_dup_3),41);
    tracep->fullBit(oldp+44,(vlSelf->RAS_top__DOT__RAS__DOT__REG));
    tracep->fullBit(oldp+45,(vlSelf->RAS_top__DOT__RAS__DOT__REG_1));
    tracep->fullQData(oldp+46,(vlSelf->RAS_top__DOT__RAS__DOT__s3_top),41);
    tracep->fullBit(oldp+48,(vlSelf->RAS_top__DOT__RAS__DOT__s3_pushed_in_s2));
    tracep->fullBit(oldp+49,(vlSelf->RAS_top__DOT__RAS__DOT__s3_popped_in_s2));
    tracep->fullBit(oldp+50,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rlevel));
    tracep->fullQData(oldp+51,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_pc),41);
    tracep->fullBit(oldp+53,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_pd_isRVC));
    tracep->fullBit(oldp+54,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_pd_isCall));
    tracep->fullBit(oldp+55,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_pd_isRet));
    tracep->fullQData(oldp+56,(vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_redirect_callAddr),41);
    tracep->fullCData(oldp+58,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeBypassEntry_ctr),8);
    tracep->fullBit(oldp+59,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeBypassNos_flag));
    tracep->fullQData(oldp+60,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realWriteEntry_next_retAddr),41);
    tracep->fullCData(oldp+62,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realWriteAddr_next_value),5);
    tracep->fullBit(oldp+63,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realNos_next_flag));
    tracep->fullCData(oldp+64,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realNos_next_value),5);
    tracep->fullBit(oldp+65,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realPush_REG));
    tracep->fullQData(oldp+66,(vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT__REG_4),36);
    tracep->fullQData(oldp+68,(vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT__REG),36);
    tracep->fullQData(oldp+70,(vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT__REG_1),36);
    tracep->fullQData(oldp+72,(vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT__REG_2),36);
    tracep->fullQData(oldp+74,(vlSelf->RAS_top__DOT__RAS__DOT__reset_vector_delay__DOT__REG_3),36);
    tracep->fullBit(oldp+76,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_valid_last_REG));
    tracep->fullQData(oldp+77,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__timingTop_retAddr),41);
    tracep->fullBit(oldp+79,(vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_redirect_isRet));
    tracep->fullBit(oldp+80,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__TOSW_flag));
    tracep->fullCData(oldp+81,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__TOSW_value),5);
    tracep->fullQData(oldp+82,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_0_retAddr),41);
    tracep->fullCData(oldp+84,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_0_ctr),8);
    tracep->fullQData(oldp+85,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_1_retAddr),41);
    tracep->fullCData(oldp+87,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_1_ctr),8);
    tracep->fullQData(oldp+88,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_2_retAddr),41);
    tracep->fullCData(oldp+90,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_2_ctr),8);
    tracep->fullQData(oldp+91,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_3_retAddr),41);
    tracep->fullCData(oldp+93,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_3_ctr),8);
    tracep->fullQData(oldp+94,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_4_retAddr),41);
    tracep->fullCData(oldp+96,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_4_ctr),8);
    tracep->fullQData(oldp+97,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_5_retAddr),41);
    tracep->fullCData(oldp+99,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_5_ctr),8);
    tracep->fullQData(oldp+100,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_6_retAddr),41);
    tracep->fullCData(oldp+102,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_6_ctr),8);
    tracep->fullQData(oldp+103,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_7_retAddr),41);
    tracep->fullCData(oldp+105,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_7_ctr),8);
    tracep->fullQData(oldp+106,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_8_retAddr),41);
    tracep->fullCData(oldp+108,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_8_ctr),8);
    tracep->fullQData(oldp+109,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_9_retAddr),41);
    tracep->fullCData(oldp+111,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_9_ctr),8);
    tracep->fullQData(oldp+112,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_10_retAddr),41);
    tracep->fullCData(oldp+114,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_10_ctr),8);
    tracep->fullQData(oldp+115,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_11_retAddr),41);
    tracep->fullCData(oldp+117,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_11_ctr),8);
    tracep->fullQData(oldp+118,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_12_retAddr),41);
    tracep->fullCData(oldp+120,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_12_ctr),8);
    tracep->fullQData(oldp+121,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_13_retAddr),41);
    tracep->fullCData(oldp+123,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_13_ctr),8);
    tracep->fullQData(oldp+124,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_14_retAddr),41);
    tracep->fullCData(oldp+126,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_14_ctr),8);
    tracep->fullQData(oldp+127,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_15_retAddr),41);
    tracep->fullCData(oldp+129,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__commit_stack_15_ctr),8);
    tracep->fullQData(oldp+130,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_0_retAddr),41);
    tracep->fullCData(oldp+132,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_0_ctr),8);
    tracep->fullQData(oldp+133,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_1_retAddr),41);
    tracep->fullCData(oldp+135,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_1_ctr),8);
    tracep->fullQData(oldp+136,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_2_retAddr),41);
    tracep->fullCData(oldp+138,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_2_ctr),8);
    tracep->fullQData(oldp+139,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_3_retAddr),41);
    tracep->fullCData(oldp+141,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_3_ctr),8);
    tracep->fullQData(oldp+142,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_4_retAddr),41);
    tracep->fullCData(oldp+144,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_4_ctr),8);
    tracep->fullQData(oldp+145,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_5_retAddr),41);
    tracep->fullCData(oldp+147,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_5_ctr),8);
    tracep->fullQData(oldp+148,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_6_retAddr),41);
    tracep->fullCData(oldp+150,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_6_ctr),8);
    tracep->fullQData(oldp+151,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_7_retAddr),41);
    tracep->fullCData(oldp+153,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_7_ctr),8);
    tracep->fullQData(oldp+154,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_8_retAddr),41);
    tracep->fullCData(oldp+156,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_8_ctr),8);
    tracep->fullQData(oldp+157,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_9_retAddr),41);
    tracep->fullCData(oldp+159,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_9_ctr),8);
    tracep->fullQData(oldp+160,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_10_retAddr),41);
    tracep->fullCData(oldp+162,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_10_ctr),8);
    tracep->fullQData(oldp+163,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_11_retAddr),41);
    tracep->fullCData(oldp+165,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_11_ctr),8);
    tracep->fullQData(oldp+166,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_12_retAddr),41);
    tracep->fullCData(oldp+168,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_12_ctr),8);
    tracep->fullQData(oldp+169,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_13_retAddr),41);
    tracep->fullCData(oldp+171,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_13_ctr),8);
    tracep->fullQData(oldp+172,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_14_retAddr),41);
    tracep->fullCData(oldp+174,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_14_ctr),8);
    tracep->fullQData(oldp+175,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_15_retAddr),41);
    tracep->fullCData(oldp+177,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_15_ctr),8);
    tracep->fullQData(oldp+178,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_16_retAddr),41);
    tracep->fullCData(oldp+180,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_16_ctr),8);
    tracep->fullQData(oldp+181,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_17_retAddr),41);
    tracep->fullCData(oldp+183,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_17_ctr),8);
    tracep->fullQData(oldp+184,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_18_retAddr),41);
    tracep->fullCData(oldp+186,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_18_ctr),8);
    tracep->fullQData(oldp+187,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_19_retAddr),41);
    tracep->fullCData(oldp+189,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_19_ctr),8);
    tracep->fullQData(oldp+190,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_20_retAddr),41);
    tracep->fullCData(oldp+192,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_20_ctr),8);
    tracep->fullQData(oldp+193,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_21_retAddr),41);
    tracep->fullCData(oldp+195,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_21_ctr),8);
    tracep->fullQData(oldp+196,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_22_retAddr),41);
    tracep->fullCData(oldp+198,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_22_ctr),8);
    tracep->fullQData(oldp+199,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_23_retAddr),41);
    tracep->fullCData(oldp+201,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_23_ctr),8);
    tracep->fullQData(oldp+202,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_24_retAddr),41);
    tracep->fullCData(oldp+204,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_24_ctr),8);
    tracep->fullQData(oldp+205,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_25_retAddr),41);
    tracep->fullCData(oldp+207,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_25_ctr),8);
    tracep->fullQData(oldp+208,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_26_retAddr),41);
    tracep->fullCData(oldp+210,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_26_ctr),8);
    tracep->fullQData(oldp+211,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_27_retAddr),41);
    tracep->fullCData(oldp+213,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_27_ctr),8);
    tracep->fullQData(oldp+214,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_28_retAddr),41);
    tracep->fullCData(oldp+216,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_28_ctr),8);
    tracep->fullQData(oldp+217,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_29_retAddr),41);
    tracep->fullCData(oldp+219,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_29_ctr),8);
    tracep->fullQData(oldp+220,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_30_retAddr),41);
    tracep->fullCData(oldp+222,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_30_ctr),8);
    tracep->fullQData(oldp+223,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_31_retAddr),41);
    tracep->fullCData(oldp+225,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_queue_31_ctr),8);
    tracep->fullBit(oldp+226,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_0_flag));
    tracep->fullCData(oldp+227,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_0_value),5);
    tracep->fullBit(oldp+228,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_1_flag));
    tracep->fullCData(oldp+229,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_1_value),5);
    tracep->fullBit(oldp+230,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_2_flag));
    tracep->fullCData(oldp+231,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_2_value),5);
    tracep->fullBit(oldp+232,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_3_flag));
    tracep->fullCData(oldp+233,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_3_value),5);
    tracep->fullBit(oldp+234,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_4_flag));
    tracep->fullCData(oldp+235,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_4_value),5);
    tracep->fullBit(oldp+236,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_5_flag));
    tracep->fullCData(oldp+237,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_5_value),5);
    tracep->fullBit(oldp+238,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_6_flag));
    tracep->fullCData(oldp+239,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_6_value),5);
    tracep->fullBit(oldp+240,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_7_flag));
    tracep->fullCData(oldp+241,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_7_value),5);
    tracep->fullBit(oldp+242,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_8_flag));
    tracep->fullCData(oldp+243,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_8_value),5);
    tracep->fullBit(oldp+244,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_9_flag));
    tracep->fullCData(oldp+245,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_9_value),5);
    tracep->fullBit(oldp+246,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_10_flag));
    tracep->fullCData(oldp+247,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_10_value),5);
    tracep->fullBit(oldp+248,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_11_flag));
    tracep->fullCData(oldp+249,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_11_value),5);
    tracep->fullBit(oldp+250,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_12_flag));
    tracep->fullCData(oldp+251,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_12_value),5);
    tracep->fullBit(oldp+252,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_13_flag));
    tracep->fullCData(oldp+253,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_13_value),5);
    tracep->fullBit(oldp+254,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_14_flag));
    tracep->fullCData(oldp+255,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_14_value),5);
    tracep->fullBit(oldp+256,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_15_flag));
    tracep->fullCData(oldp+257,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_15_value),5);
    tracep->fullBit(oldp+258,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_16_flag));
    tracep->fullCData(oldp+259,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_16_value),5);
    tracep->fullBit(oldp+260,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_17_flag));
    tracep->fullCData(oldp+261,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_17_value),5);
    tracep->fullBit(oldp+262,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_18_flag));
    tracep->fullCData(oldp+263,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_18_value),5);
    tracep->fullBit(oldp+264,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_19_flag));
    tracep->fullCData(oldp+265,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_19_value),5);
    tracep->fullBit(oldp+266,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_20_flag));
    tracep->fullCData(oldp+267,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_20_value),5);
    tracep->fullBit(oldp+268,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_21_flag));
    tracep->fullCData(oldp+269,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_21_value),5);
    tracep->fullBit(oldp+270,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_22_flag));
    tracep->fullCData(oldp+271,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_22_value),5);
    tracep->fullBit(oldp+272,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_23_flag));
    tracep->fullCData(oldp+273,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_23_value),5);
    tracep->fullBit(oldp+274,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_24_flag));
    tracep->fullCData(oldp+275,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_24_value),5);
    tracep->fullBit(oldp+276,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_25_flag));
    tracep->fullCData(oldp+277,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_25_value),5);
    tracep->fullBit(oldp+278,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_26_flag));
    tracep->fullCData(oldp+279,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_26_value),5);
    tracep->fullBit(oldp+280,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_27_flag));
    tracep->fullCData(oldp+281,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_27_value),5);
    tracep->fullBit(oldp+282,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_28_flag));
    tracep->fullCData(oldp+283,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_28_value),5);
    tracep->fullBit(oldp+284,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_29_flag));
    tracep->fullCData(oldp+285,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_29_value),5);
    tracep->fullBit(oldp+286,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_30_flag));
    tracep->fullCData(oldp+287,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_30_value),5);
    tracep->fullBit(oldp+288,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_31_flag));
    tracep->fullCData(oldp+289,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_nos_31_value),5);
    tracep->fullCData(oldp+290,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__nsp),4);
    tracep->fullBit(oldp+291,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__BOS_flag));
    tracep->fullCData(oldp+292,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__BOS_value),5);
    tracep->fullBit(oldp+293,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__spec_overflowed));
    tracep->fullBit(oldp+294,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeBypassValid));
    tracep->fullBit(oldp+295,(vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_s3_cancel));
    tracep->fullBit(oldp+296,(vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_s3_missed_pop));
    tracep->fullBit(oldp+297,(vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_s3_missed_push));
    tracep->fullBit(oldp+298,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realPush));
    tracep->fullBit(oldp+299,(vlSelf->RAS_top__DOT__RAS__DOT__s2_spec_pop));
    tracep->fullBit(oldp+300,(vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_commit_push_valid));
    tracep->fullBit(oldp+301,(vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_commit_pop_valid));
    tracep->fullQData(oldp+302,(vlSelf->RAS_top__DOT__RAS__DOT__s3_spec_new_addr),41);
    tracep->fullCData(oldp+304,(vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_ssp),4);
    tracep->fullCData(oldp+305,(vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_sctr),3);
    tracep->fullBit(oldp+306,(vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_TOSW_flag));
    tracep->fullCData(oldp+307,(vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_TOSW_value),5);
    tracep->fullBit(oldp+308,(vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_TOSR_flag));
    tracep->fullCData(oldp+309,(vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_TOSR_value),5);
    tracep->fullBit(oldp+310,(vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_NOS_flag));
    tracep->fullCData(oldp+311,(vlSelf->RAS_top__DOT__RAS__DOT__s3_meta_NOS_value),5);
    tracep->fullCData(oldp+312,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_ssp),4);
    tracep->fullCData(oldp+313,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_sctr),2);
    tracep->fullBit(oldp+314,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_TOSW_flag));
    tracep->fullCData(oldp+315,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_TOSW_value),5);
    tracep->fullBit(oldp+316,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_TOSR_flag));
    tracep->fullCData(oldp+317,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_TOSR_value),5);
    tracep->fullBit(oldp+318,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_NOS_flag));
    tracep->fullCData(oldp+319,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_NOS_value),5);
    tracep->fullCData(oldp+320,(vlSelf->RAS_top__DOT__RAS__DOT__redirect_next_bits_rcfiUpdate_sctr),3);
    tracep->fullQData(oldp+321,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeBypassEntry_retAddr),41);
    tracep->fullCData(oldp+323,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeBypassNos_value),5);
    tracep->fullBit(oldp+324,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__differentFlag_16));
    tracep->fullBit(oldp+325,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__compare_16));
    tracep->fullCData(oldp+326,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realWriteEntry_next_ctr),8);
    tracep->fullBit(oldp+327,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__differentFlag_11));
    tracep->fullBit(oldp+328,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__compare_11));
    tracep->fullBit(oldp+329,(vlSelf->RAS_top__DOT__RAS__DOT____Vcellinp__RASStack__io_redirect_isCall));
    tracep->fullCData(oldp+330,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__ssp),4);
    tracep->fullCData(oldp+331,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__sctr),3);
    tracep->fullBit(oldp+332,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__TOSR_flag));
    tracep->fullCData(oldp+333,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__TOSR_value),5);
    tracep->fullBit(oldp+334,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__topNos_flag));
    tracep->fullCData(oldp+335,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__topNos_value),5);
    tracep->fullBit(oldp+336,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__topEntry_inflightValid));
    tracep->fullBit(oldp+337,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__differentFlag_15));
    tracep->fullBit(oldp+338,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__compare_15));
    tracep->fullBit(oldp+339,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__redirectTopEntry_inflightValid));
    tracep->fullBit(oldp+340,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__differentFlag_10));
    tracep->fullBit(oldp+341,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__compare_10));
    tracep->fullBit(oldp+342,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__s3TopEntry_inflightValid));
    tracep->fullCData(oldp+343,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__s3_missPushEntry_ctr),8);
    tracep->fullBit(oldp+344,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__inflightValid_8));
    tracep->fullBit(oldp+345,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__inflightValid_6));
    tracep->fullBit(oldp+346,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__inflightValid_4));
    tracep->fullQData(oldp+347,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeEntry_retAddr),41);
    tracep->fullQData(oldp+349,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realWriteEntry_retAddr),41);
    tracep->fullBit(oldp+351,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeBypassValidWire));
    tracep->fullCData(oldp+352,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realWriteAddr_value),5);
    tracep->fullBit(oldp+353,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realNos_flag));
    tracep->fullCData(oldp+354,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__realNos_value),5);
    tracep->fullCData(oldp+355,(vlSelf->RAS_top__DOT__RAS__DOT__RASStack__DOT__writeEntry_ctr),8);
    tracep->fullBit(oldp+356,(vlSelf->RAS_top__DOT__clock));
    tracep->fullBit(oldp+357,(vlSelf->RAS_top__DOT__reset));
    tracep->fullQData(oldp+358,(vlSelf->RAS_top__DOT__io_reset_vector),36);
    tracep->fullQData(oldp+360,(vlSelf->RAS_top__DOT__io_in_bits_s0_pc_0),41);
    tracep->fullQData(oldp+362,(vlSelf->RAS_top__DOT__io_in_bits_s0_pc_1),41);
    tracep->fullQData(oldp+364,(vlSelf->RAS_top__DOT__io_in_bits_s0_pc_2),41);
    tracep->fullQData(oldp+366,(vlSelf->RAS_top__DOT__io_in_bits_s0_pc_3),41);
    tracep->fullBit(oldp+368,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_0));
    tracep->fullBit(oldp+369,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_br_taken_mask_1));
    tracep->fullBit(oldp+370,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_0));
    tracep->fullBit(oldp+371,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_slot_valids_1));
    tracep->fullQData(oldp+372,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_0),41);
    tracep->fullQData(oldp+374,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_targets_1),41);
    tracep->fullQData(oldp+376,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_jalr_target),41);
    tracep->fullCData(oldp+378,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_0),4);
    tracep->fullCData(oldp+379,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_offsets_1),4);
    tracep->fullQData(oldp+380,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_fallThroughAddr),41);
    tracep->fullBit(oldp+382,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_is_br_sharing));
    tracep->fullBit(oldp+383,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_0_hit));
    tracep->fullBit(oldp+384,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_0));
    tracep->fullBit(oldp+385,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_br_taken_mask_1));
    tracep->fullBit(oldp+386,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_0));
    tracep->fullBit(oldp+387,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_slot_valids_1));
    tracep->fullQData(oldp+388,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_0),41);
    tracep->fullQData(oldp+390,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_targets_1),41);
    tracep->fullQData(oldp+392,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_jalr_target),41);
    tracep->fullCData(oldp+394,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_0),4);
    tracep->fullCData(oldp+395,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_offsets_1),4);
    tracep->fullQData(oldp+396,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_fallThroughAddr),41);
    tracep->fullBit(oldp+398,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_is_br_sharing));
    tracep->fullBit(oldp+399,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_1_hit));
    tracep->fullBit(oldp+400,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_0));
    tracep->fullBit(oldp+401,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_br_taken_mask_1));
    tracep->fullBit(oldp+402,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_0));
    tracep->fullBit(oldp+403,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_slot_valids_1));
    tracep->fullQData(oldp+404,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_0),41);
    tracep->fullQData(oldp+406,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_targets_1),41);
    tracep->fullQData(oldp+408,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_jalr_target),41);
    tracep->fullCData(oldp+410,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_0),4);
    tracep->fullCData(oldp+411,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_offsets_1),4);
    tracep->fullQData(oldp+412,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_fallThroughAddr),41);
    tracep->fullBit(oldp+414,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_jalr));
    tracep->fullBit(oldp+415,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_call));
    tracep->fullBit(oldp+416,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_ret));
    tracep->fullBit(oldp+417,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_last_may_be_rvi_call));
    tracep->fullBit(oldp+418,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_is_br_sharing));
    tracep->fullBit(oldp+419,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_2_hit));
    tracep->fullBit(oldp+420,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_0));
    tracep->fullBit(oldp+421,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_br_taken_mask_1));
    tracep->fullBit(oldp+422,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_0));
    tracep->fullBit(oldp+423,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_slot_valids_1));
    tracep->fullQData(oldp+424,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_0),41);
    tracep->fullQData(oldp+426,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_targets_1),41);
    tracep->fullQData(oldp+428,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_jalr_target),41);
    tracep->fullCData(oldp+430,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_0),4);
    tracep->fullCData(oldp+431,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_offsets_1),4);
    tracep->fullQData(oldp+432,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughAddr),41);
    tracep->fullBit(oldp+434,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_fallThroughErr));
    tracep->fullBit(oldp+435,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_is_br_sharing));
    tracep->fullBit(oldp+436,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s2_full_pred_3_hit));
    tracep->fullBit(oldp+437,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_0));
    tracep->fullBit(oldp+438,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_br_taken_mask_1));
    tracep->fullBit(oldp+439,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_0));
    tracep->fullBit(oldp+440,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_slot_valids_1));
    tracep->fullQData(oldp+441,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_0),41);
    tracep->fullQData(oldp+443,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_targets_1),41);
    tracep->fullQData(oldp+445,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_jalr_target),41);
    tracep->fullQData(oldp+447,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughAddr),41);
    tracep->fullBit(oldp+449,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_fallThroughErr));
    tracep->fullBit(oldp+450,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_multiHit));
    tracep->fullBit(oldp+451,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_is_br_sharing));
    tracep->fullBit(oldp+452,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_0_hit));
    tracep->fullBit(oldp+453,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_0));
    tracep->fullBit(oldp+454,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_br_taken_mask_1));
    tracep->fullBit(oldp+455,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_0));
    tracep->fullBit(oldp+456,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_slot_valids_1));
    tracep->fullQData(oldp+457,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_0),41);
    tracep->fullQData(oldp+459,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_targets_1),41);
    tracep->fullQData(oldp+461,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_jalr_target),41);
    tracep->fullQData(oldp+463,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughAddr),41);
    tracep->fullBit(oldp+465,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_fallThroughErr));
    tracep->fullBit(oldp+466,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_multiHit));
    tracep->fullBit(oldp+467,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_is_br_sharing));
    tracep->fullBit(oldp+468,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_1_hit));
    tracep->fullBit(oldp+469,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_0));
    tracep->fullBit(oldp+470,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_br_taken_mask_1));
    tracep->fullBit(oldp+471,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_0));
    tracep->fullBit(oldp+472,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_slot_valids_1));
    tracep->fullQData(oldp+473,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_0),41);
    tracep->fullQData(oldp+475,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_targets_1),41);
    tracep->fullQData(oldp+477,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_jalr_target),41);
    tracep->fullQData(oldp+479,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughAddr),41);
    tracep->fullBit(oldp+481,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_fallThroughErr));
    tracep->fullBit(oldp+482,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_multiHit));
    tracep->fullBit(oldp+483,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_jalr));
    tracep->fullBit(oldp+484,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_call));
    tracep->fullBit(oldp+485,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_ret));
    tracep->fullBit(oldp+486,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_is_br_sharing));
    tracep->fullBit(oldp+487,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_2_hit));
    tracep->fullBit(oldp+488,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_0));
    tracep->fullBit(oldp+489,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_br_taken_mask_1));
    tracep->fullBit(oldp+490,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_0));
    tracep->fullBit(oldp+491,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_slot_valids_1));
    tracep->fullQData(oldp+492,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_0),41);
    tracep->fullQData(oldp+494,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_targets_1),41);
    tracep->fullQData(oldp+496,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_jalr_target),41);
    tracep->fullCData(oldp+498,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_0),4);
    tracep->fullCData(oldp+499,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_offsets_1),4);
    tracep->fullQData(oldp+500,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughAddr),41);
    tracep->fullBit(oldp+502,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_fallThroughErr));
    tracep->fullBit(oldp+503,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_multiHit));
    tracep->fullBit(oldp+504,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_is_br_sharing));
    tracep->fullBit(oldp+505,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_s3_full_pred_3_hit));
    tracep->fullBit(oldp+506,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isCall));
    tracep->fullBit(oldp+507,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isRet));
    tracep->fullBit(oldp+508,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_isJalr));
    tracep->fullBit(oldp+509,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_valid));
    tracep->fullCData(oldp+510,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_offset),4);
    tracep->fullBit(oldp+511,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_sharing));
    tracep->fullBit(oldp+512,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_valid));
    tracep->fullSData(oldp+513,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_lower),12);
    tracep->fullCData(oldp+514,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_brSlots_0_tarStat),2);
    tracep->fullCData(oldp+515,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_offset),4);
    tracep->fullBit(oldp+516,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_sharing));
    tracep->fullBit(oldp+517,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_valid));
    tracep->fullIData(oldp+518,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_lower),20);
    tracep->fullCData(oldp+519,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_tailSlot_tarStat),2);
    tracep->fullCData(oldp+520,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_pftAddr),4);
    tracep->fullBit(oldp+521,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_carry));
    tracep->fullBit(oldp+522,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_last_may_be_rvi_call));
    tracep->fullBit(oldp+523,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_0));
    tracep->fullBit(oldp+524,(vlSelf->RAS_top__DOT__io_in_bits_resp_in_0_last_stage_ftb_entry_always_taken_1));
    tracep->fullQData(oldp+525,(vlSelf->RAS_top__DOT__io_out_s2_pc_0),41);
    tracep->fullQData(oldp+527,(vlSelf->RAS_top__DOT__io_out_s2_pc_1),41);
    tracep->fullQData(oldp+529,(vlSelf->RAS_top__DOT__io_out_s2_pc_2),41);
    tracep->fullQData(oldp+531,(vlSelf->RAS_top__DOT__io_out_s2_pc_3),41);
    tracep->fullBit(oldp+533,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_br_taken_mask_0));
    tracep->fullBit(oldp+534,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_br_taken_mask_1));
    tracep->fullBit(oldp+535,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_slot_valids_0));
    tracep->fullBit(oldp+536,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_slot_valids_1));
    tracep->fullQData(oldp+537,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_targets_0),41);
    tracep->fullQData(oldp+539,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_targets_1),41);
    tracep->fullCData(oldp+541,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_offsets_0),4);
    tracep->fullCData(oldp+542,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_offsets_1),4);
    tracep->fullQData(oldp+543,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_fallThroughAddr),41);
    tracep->fullBit(oldp+545,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_is_br_sharing));
    tracep->fullBit(oldp+546,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_0_hit));
    tracep->fullBit(oldp+547,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_br_taken_mask_0));
    tracep->fullBit(oldp+548,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_br_taken_mask_1));
    tracep->fullBit(oldp+549,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_slot_valids_0));
    tracep->fullBit(oldp+550,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_slot_valids_1));
    tracep->fullQData(oldp+551,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_targets_0),41);
    tracep->fullQData(oldp+553,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_targets_1),41);
    tracep->fullCData(oldp+555,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_offsets_0),4);
    tracep->fullCData(oldp+556,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_offsets_1),4);
    tracep->fullQData(oldp+557,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_fallThroughAddr),41);
    tracep->fullBit(oldp+559,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_is_br_sharing));
    tracep->fullBit(oldp+560,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_1_hit));
    tracep->fullBit(oldp+561,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_br_taken_mask_0));
    tracep->fullBit(oldp+562,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_br_taken_mask_1));
    tracep->fullBit(oldp+563,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_slot_valids_0));
    tracep->fullBit(oldp+564,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_slot_valids_1));
    tracep->fullQData(oldp+565,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_targets_0),41);
    tracep->fullQData(oldp+567,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_targets_1),41);
    tracep->fullCData(oldp+569,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_offsets_0),4);
    tracep->fullCData(oldp+570,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_offsets_1),4);
    tracep->fullQData(oldp+571,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_fallThroughAddr),41);
    tracep->fullBit(oldp+573,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_is_br_sharing));
    tracep->fullBit(oldp+574,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_2_hit));
    tracep->fullBit(oldp+575,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_br_taken_mask_0));
    tracep->fullBit(oldp+576,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_br_taken_mask_1));
    tracep->fullBit(oldp+577,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_slot_valids_0));
    tracep->fullBit(oldp+578,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_slot_valids_1));
    tracep->fullQData(oldp+579,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_targets_0),41);
    tracep->fullQData(oldp+581,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_targets_1),41);
    tracep->fullCData(oldp+583,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_offsets_0),4);
    tracep->fullCData(oldp+584,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_offsets_1),4);
    tracep->fullQData(oldp+585,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_fallThroughAddr),41);
    tracep->fullBit(oldp+587,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_fallThroughErr));
    tracep->fullBit(oldp+588,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_is_br_sharing));
    tracep->fullBit(oldp+589,(vlSelf->RAS_top__DOT__io_out_s2_full_pred_3_hit));
    tracep->fullQData(oldp+590,(vlSelf->RAS_top__DOT__io_out_s3_pc_0),41);
    tracep->fullQData(oldp+592,(vlSelf->RAS_top__DOT__io_out_s3_pc_1),41);
    tracep->fullQData(oldp+594,(vlSelf->RAS_top__DOT__io_out_s3_pc_2),41);
    tracep->fullQData(oldp+596,(vlSelf->RAS_top__DOT__io_out_s3_pc_3),41);
    tracep->fullBit(oldp+598,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_br_taken_mask_0));
    tracep->fullBit(oldp+599,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_br_taken_mask_1));
    tracep->fullBit(oldp+600,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_slot_valids_0));
    tracep->fullBit(oldp+601,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_slot_valids_1));
    tracep->fullQData(oldp+602,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_targets_0),41);
    tracep->fullQData(oldp+604,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_targets_1),41);
    tracep->fullQData(oldp+606,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_fallThroughAddr),41);
    tracep->fullBit(oldp+608,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_fallThroughErr));
    tracep->fullBit(oldp+609,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_multiHit));
    tracep->fullBit(oldp+610,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_is_br_sharing));
    tracep->fullBit(oldp+611,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_0_hit));
    tracep->fullBit(oldp+612,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_br_taken_mask_0));
    tracep->fullBit(oldp+613,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_br_taken_mask_1));
    tracep->fullBit(oldp+614,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_slot_valids_0));
    tracep->fullBit(oldp+615,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_slot_valids_1));
    tracep->fullQData(oldp+616,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_targets_0),41);
    tracep->fullQData(oldp+618,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_targets_1),41);
    tracep->fullQData(oldp+620,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_fallThroughAddr),41);
    tracep->fullBit(oldp+622,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_fallThroughErr));
    tracep->fullBit(oldp+623,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_multiHit));
    tracep->fullBit(oldp+624,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_is_br_sharing));
    tracep->fullBit(oldp+625,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_1_hit));
    tracep->fullBit(oldp+626,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_br_taken_mask_0));
    tracep->fullBit(oldp+627,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_br_taken_mask_1));
    tracep->fullBit(oldp+628,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_slot_valids_0));
    tracep->fullBit(oldp+629,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_slot_valids_1));
    tracep->fullQData(oldp+630,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_targets_0),41);
    tracep->fullQData(oldp+632,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_targets_1),41);
    tracep->fullQData(oldp+634,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_fallThroughAddr),41);
    tracep->fullBit(oldp+636,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_fallThroughErr));
    tracep->fullBit(oldp+637,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_multiHit));
    tracep->fullBit(oldp+638,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_is_br_sharing));
    tracep->fullBit(oldp+639,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_2_hit));
    tracep->fullBit(oldp+640,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_br_taken_mask_0));
    tracep->fullBit(oldp+641,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_br_taken_mask_1));
    tracep->fullBit(oldp+642,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_slot_valids_0));
    tracep->fullBit(oldp+643,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_slot_valids_1));
    tracep->fullQData(oldp+644,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_targets_0),41);
    tracep->fullQData(oldp+646,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_targets_1),41);
    tracep->fullCData(oldp+648,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_offsets_0),4);
    tracep->fullCData(oldp+649,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_offsets_1),4);
    tracep->fullQData(oldp+650,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_fallThroughAddr),41);
    tracep->fullBit(oldp+652,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_fallThroughErr));
    tracep->fullBit(oldp+653,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_multiHit));
    tracep->fullBit(oldp+654,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_is_br_sharing));
    tracep->fullBit(oldp+655,(vlSelf->RAS_top__DOT__io_out_s3_full_pred_3_hit));
    tracep->fullCData(oldp+656,(vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_ssp),4);
    tracep->fullCData(oldp+657,(vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_sctr),3);
    tracep->fullBit(oldp+658,(vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_TOSW_flag));
    tracep->fullCData(oldp+659,(vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_TOSW_value),5);
    tracep->fullBit(oldp+660,(vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_TOSR_flag));
    tracep->fullCData(oldp+661,(vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_TOSR_value),5);
    tracep->fullBit(oldp+662,(vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_NOS_flag));
    tracep->fullCData(oldp+663,(vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_NOS_value),5);
    tracep->fullQData(oldp+664,(vlSelf->RAS_top__DOT__io_out_last_stage_spec_info_topAddr),41);
    tracep->fullBit(oldp+666,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_isCall));
    tracep->fullBit(oldp+667,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_isRet));
    tracep->fullBit(oldp+668,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_isJalr));
    tracep->fullBit(oldp+669,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_valid));
    tracep->fullCData(oldp+670,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_offset),4);
    tracep->fullBit(oldp+671,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_sharing));
    tracep->fullBit(oldp+672,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_valid));
    tracep->fullSData(oldp+673,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_lower),12);
    tracep->fullCData(oldp+674,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_brSlots_0_tarStat),2);
    tracep->fullCData(oldp+675,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_offset),4);
    tracep->fullBit(oldp+676,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_sharing));
    tracep->fullBit(oldp+677,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_valid));
    tracep->fullIData(oldp+678,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_lower),20);
    tracep->fullCData(oldp+679,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_tailSlot_tarStat),2);
    tracep->fullCData(oldp+680,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_pftAddr),4);
    tracep->fullBit(oldp+681,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_carry));
    tracep->fullBit(oldp+682,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_last_may_be_rvi_call));
    tracep->fullBit(oldp+683,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_always_taken_0));
    tracep->fullBit(oldp+684,(vlSelf->RAS_top__DOT__io_out_last_stage_ftb_entry_always_taken_1));
    tracep->fullBit(oldp+685,(vlSelf->RAS_top__DOT__io_ctrl_ras_enable));
    tracep->fullBit(oldp+686,(vlSelf->RAS_top__DOT__io_s0_fire_0));
    tracep->fullBit(oldp+687,(vlSelf->RAS_top__DOT__io_s0_fire_1));
    tracep->fullBit(oldp+688,(vlSelf->RAS_top__DOT__io_s0_fire_2));
    tracep->fullBit(oldp+689,(vlSelf->RAS_top__DOT__io_s0_fire_3));
    tracep->fullBit(oldp+690,(vlSelf->RAS_top__DOT__io_s1_fire_0));
    tracep->fullBit(oldp+691,(vlSelf->RAS_top__DOT__io_s1_fire_1));
    tracep->fullBit(oldp+692,(vlSelf->RAS_top__DOT__io_s1_fire_2));
    tracep->fullBit(oldp+693,(vlSelf->RAS_top__DOT__io_s1_fire_3));
    tracep->fullBit(oldp+694,(vlSelf->RAS_top__DOT__io_s2_fire_0));
    tracep->fullBit(oldp+695,(vlSelf->RAS_top__DOT__io_s2_fire_1));
    tracep->fullBit(oldp+696,(vlSelf->RAS_top__DOT__io_s2_fire_2));
    tracep->fullBit(oldp+697,(vlSelf->RAS_top__DOT__io_s2_fire_3));
    tracep->fullBit(oldp+698,(vlSelf->RAS_top__DOT__io_s3_fire_2));
    tracep->fullBit(oldp+699,(vlSelf->RAS_top__DOT__io_s3_redirect_2));
    tracep->fullBit(oldp+700,(vlSelf->RAS_top__DOT__io_update_valid));
    tracep->fullBit(oldp+701,(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_isCall));
    tracep->fullBit(oldp+702,(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_isRet));
    tracep->fullCData(oldp+703,(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_offset),4);
    tracep->fullBit(oldp+704,(vlSelf->RAS_top__DOT__io_update_bits_ftb_entry_tailSlot_valid));
    tracep->fullBit(oldp+705,(vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_valid));
    tracep->fullCData(oldp+706,(vlSelf->RAS_top__DOT__io_update_bits_cfi_idx_bits),4);
    tracep->fullBit(oldp+707,(vlSelf->RAS_top__DOT__io_update_bits_jmp_taken));
    tracep->fullBit(oldp+708,(vlSelf->RAS_top__DOT__io_redirect_valid));
    tracep->fullBit(oldp+709,(vlSelf->RAS_top__DOT__io_redirect_bits_level));
    tracep->fullQData(oldp+710,(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pc),41);
    tracep->fullBit(oldp+712,(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isRVC));
    tracep->fullBit(oldp+713,(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isCall));
    tracep->fullBit(oldp+714,(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_pd_isRet));
    tracep->fullCData(oldp+715,(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_ssp),4);
    tracep->fullCData(oldp+716,(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_sctr),2);
    tracep->fullBit(oldp+717,(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_flag));
    tracep->fullCData(oldp+718,(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSW_value),5);
    tracep->fullBit(oldp+719,(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_flag));
    tracep->fullCData(oldp+720,(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_TOSR_value),5);
    tracep->fullBit(oldp+721,(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_flag));
    tracep->fullCData(oldp+722,(vlSelf->RAS_top__DOT__io_redirect_bits_cfiUpdate_NOS_value),5);
    tracep->fullBit(oldp+723,(vlSelf->RAS_top__DOT__RAS__DOT__s2_spec_push));
    tracep->fullBit(oldp+724,(vlSelf->RAS_top__DOT__RAS__DOT__s3_push));
    tracep->fullBit(oldp+725,(vlSelf->RAS_top__DOT__RAS__DOT__s3_pop));
    tracep->fullQData(oldp+726,(vlSelf->RAS_top__DOT__RAS__DOT___s2_spec_new_addr_T_1),41);
}
