
*** Running vivado
    with args -log Mostrar_tiempo.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mostrar_tiempo.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Mostrar_tiempo.tcl -notrace
Command: synth_design -top Mostrar_tiempo -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 357.484 ; gain = 100.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mostrar_tiempo' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/Mostrar_tiempo.vhd:47]
	Parameter width_t bound to: 8 - type: integer 
	Parameter module bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'fdivider' declared at 'C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/divisor.vhd:34' bound to instance 'clk1s' of component 'fdivider' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/Mostrar_tiempo.vhd:93]
INFO: [Synth 8-638] synthesizing module 'fdivider' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/divisor.vhd:45]
	Parameter MODULE bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fdivider' (1#1) [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/divisor.vhd:45]
	Parameter module bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'fdivider' declared at 'C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/divisor.vhd:34' bound to instance 'clk1ms' of component 'fdivider' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/Mostrar_tiempo.vhd:99]
INFO: [Synth 8-638] synthesizing module 'fdivider__parameterized1' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/divisor.vhd:45]
	Parameter MODULE bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fdivider__parameterized1' (1#1) [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/divisor.vhd:45]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Contador_compuesto' declared at 'C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/imports/new/Contador_compuesto.vhd:34' bound to instance 'cont' of component 'Contador_compuesto' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/Mostrar_tiempo.vhd:105]
INFO: [Synth 8-638] synthesizing module 'Contador_compuesto' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/imports/new/Contador_compuesto.vhd:51]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/counter.vhd:34' bound to instance 'count_unid' of component 'counter' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/imports/new/Contador_compuesto.vhd:71]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/counter.vhd:50]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (2#1) [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/counter.vhd:50]
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/counter.vhd:34' bound to instance 'count_dece' of component 'counter' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/imports/new/Contador_compuesto.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Contador_compuesto' (3#1) [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/imports/new/Contador_compuesto.vhd:51]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/deco.vhd:6' bound to instance 'decunid' of component 'Decoder' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/Mostrar_tiempo.vhd:118]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/deco.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (4#1) [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/deco.vhd:13]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/deco.vhd:6' bound to instance 'decdec' of component 'Decoder' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/Mostrar_tiempo.vhd:122]
	Parameter width_7 bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'Display_refresh' declared at 'C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/imports/new/Display_refresh.vhd:34' bound to instance 'display' of component 'Display_refresh' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/Mostrar_tiempo.vhd:126]
INFO: [Synth 8-638] synthesizing module 'Display_refresh' [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/imports/new/Display_refresh.vhd:49]
	Parameter width bound to: 7 - type: integer 
WARNING: [Synth 8-3819] Generic 'width_7' not present in instantiated entity will be ignored [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/Mostrar_tiempo.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'Display_refresh' (5#1) [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/imports/new/Display_refresh.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Mostrar_tiempo' (6#1) [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/Mostrar_tiempo.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 412.063 ; gain = 154.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 412.063 ; gain = 154.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 412.063 ; gain = 154.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master_buena.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master_buena.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master_buena.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Mostrar_tiempo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Mostrar_tiempo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 763.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 763.105 ; gain = 505.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 763.105 ; gain = 505.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 763.105 ; gain = 505.621
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/Desktop/Prueba/Trabajo_V1.0.srcs/sources_1/new/counter.vhd:61]
INFO: [Synth 8-5544] ROM "ZERO_N" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 763.105 ; gain = 505.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fdivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fdivider__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Contador_compuesto 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Display_refresh 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'display/display_selection_reg[2]' (FDP) to 'display/display_selection_reg[4]'
INFO: [Synth 8-3886] merging instance 'display/display_selection_reg[4]' (FDP) to 'display/display_selection_reg[5]'
INFO: [Synth 8-3886] merging instance 'display/display_selection_reg[5]' (FDP) to 'display/display_selection_reg[6]'
INFO: [Synth 8-3886] merging instance 'display/display_selection_reg[6]' (FDP) to 'display/display_selection_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/display_selection_reg[7] )
WARNING: [Synth 8-3332] Sequential element (display/display_selection_reg[7]) is unused and will be removed from module Mostrar_tiempo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 763.105 ; gain = 505.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 763.105 ; gain = 505.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 773.469 ; gain = 515.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 773.469 ; gain = 515.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 773.469 ; gain = 515.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 773.469 ; gain = 515.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 773.469 ; gain = 515.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 773.469 ; gain = 515.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 773.469 ; gain = 515.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 773.469 ; gain = 515.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     8|
|4     |LUT2   |    28|
|5     |LUT3   |    26|
|6     |LUT4   |    48|
|7     |LUT5   |    12|
|8     |LUT6   |    26|
|9     |FDCE   |    28|
|10    |FDPE   |    46|
|11    |FDRE   |     3|
|12    |FDSE   |     2|
|13    |LDC    |     8|
|14    |IBUF   |    11|
|15    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------------+-------------------------+------+
|      |Instance       |Module                   |Cells |
+------+---------------+-------------------------+------+
|1     |top            |                         |   275|
|2     |  clk1ms       |fdivider__parameterized1 |    53|
|3     |  clk1s        |fdivider                 |    89|
|4     |  cont         |Contador_compuesto       |    88|
|5     |    count_dece |counter                  |    43|
|6     |    count_unid |counter_0                |    39|
|7     |  display      |Display_refresh          |    17|
+------+---------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 773.469 ; gain = 515.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 773.469 ; gain = 164.941
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 773.469 ; gain = 515.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 778.813 ; gain = 533.961
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/Prueba/Trabajo_V1.0.runs/synth_1/Mostrar_tiempo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mostrar_tiempo_utilization_synth.rpt -pb Mostrar_tiempo_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 778.813 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 14 13:16:31 2018...
