# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/ec67/hdl" --include "../../../../adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/aed8/hdl" --include "../../../../adc_dma_test.gen/sources_1/bd/adc_dma_bd/ipshared/30ef" --include "../../../../adc_dma_test.gen/sources_1/bd/myip_v1_0_bfm_1/ipshared/ec67/hdl" --include "../../../../adc_dma_test.srcs/sim_1/imports/myip_v1_0_bfm_1" --include "/tools/Xilinx/Vivado/2023.1/data/xilinx_vip/include" \
"../../../../adc_dma_test.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_master_0_0/sim/myip_v1_0_bfm_1_master_0_0_pkg.sv" \
"../../../../adc_dma_test.ip_user_files/bd/myip_v1_0_bfm_1/ip/myip_v1_0_bfm_1_master_0_0/sim/myip_v1_0_bfm_1_master_0_0.sv" \
"../../../../adc_dma_test.srcs/sim_1/imports/bfm_design/myip_v1_0_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
