****************************************
Report : analysis_coverage
	-status_details {untested}
	-sort_by slack
Design : caravel
Version: T-2022.03-SP3
Date   : Tue Dec 13 14:11:24 2022
****************************************

Type of Check         Total              Met         Violated         Untested
--------------------------------------------------------------------------------
setup                  9149      5570 ( 61%)         0 (  0%)      3579 ( 39%)
hold                   9149      5570 ( 61%)         0 (  0%)      3579 ( 39%)
recovery               1881        75 (  4%)         0 (  0%)      1806 ( 96%)
removal                1881        75 (  4%)         0 (  0%)      1806 ( 96%)
min_period            17815     17554 ( 99%)         0 (  0%)       261 (  1%)
min_pulse_width       45035     35108 ( 78%)         0 (  0%)      9927 ( 22%)
clock_gating_setup        1         0 (  0%)         0 (  0%)         1 (100%)
clock_gating_hold         1         0 (  0%)         0 (  0%)         1 (100%)
out_setup                38         9 ( 24%)         0 (  0%)        29 ( 76%)
out_hold                 38         9 ( 24%)         0 (  0%)        29 ( 76%)
--------------------------------------------------------------------------------
All Checks            84988     63970 ( 75%)         0 (  0%)     21018 ( 25%)


Constrained          Related           Check
Pin                  Pin     Clock     Type    Condition      Slack  Reason
--------------------------------------------------------------------------------
chip_core/spare_logic[0]/spare_logic_flop[0]/D CLK(rise) - hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/D CLK(rise) - setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/CLK - - min_period - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/CLK - - min_period sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/CLK - - min_period sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(rise) CLK(rise) - recovery sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(rise) CLK(rise) - removal sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/D CLK(rise) - hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/D CLK(rise) - setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/CLK - - min_period - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/CLK - - min_period sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/CLK - - min_period sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(rise) CLK(rise) - recovery sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(rise) CLK(rise) - removal sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[0]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/D CLK(rise) - hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/D CLK(rise) - setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/CLK - - min_period - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/CLK - - min_period sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/CLK - - min_period sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(rise) CLK(rise) - recovery sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(rise) CLK(rise) - removal sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/D CLK(rise) - hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/D CLK(rise) - setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/CLK - - min_period - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/CLK - - min_period sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/CLK - - min_period sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(rise) CLK(rise) - recovery sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(rise) CLK(rise) - removal sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[1]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/D CLK(rise) - hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/D CLK(rise) - setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/CLK - - min_period - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/CLK - - min_period sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/CLK - - min_period sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(rise) CLK(rise) - recovery sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(rise) CLK(rise) - removal sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/D CLK(rise) - hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/D CLK(rise) - setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/CLK - - min_period - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/CLK - - min_period sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/CLK - - min_period sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(rise) CLK(rise) - recovery sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(rise) CLK(rise) - removal sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[2]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/D CLK(rise) - hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/D CLK(rise) - setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/CLK - - min_period - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/CLK - - min_period sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/CLK - - min_period sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(rise) CLK(rise) - recovery sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(rise) CLK(rise) - removal sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[0]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/D CLK(rise) - hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/D CLK(rise) - setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/CLK - - min_period - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/CLK - - min_period sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/CLK - - min_period sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/CLK(high) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/CLK(high) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/CLK(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/CLK(low) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(rise) SETN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(rise) CLK(rise) - recovery sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(rise) CLK(rise) - removal sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/RN(rise) SETN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(rise) RN(rise) - hold sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(low) - - min_pulse_width - untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/spare_logic[3]/spare_logic_flop[1]/SETN(rise) RN(rise) - setup sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37837_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_37837_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_37837_/CLK -      -         min_period -        untested  no_clock
chip_core/_37837_/CLK -      -         min_period sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37837_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37837_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37837_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37837_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37837_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37837_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37837_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37838_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_37838_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_37838_/CLK -      -         min_period -        untested  no_clock
chip_core/_37838_/CLK -      -         min_period sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37838_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37838_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37838_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37838_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37838_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37838_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37838_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37839_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_37839_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_37839_/CLK -      -         min_period -        untested  no_clock
chip_core/_37839_/CLK -      -         min_period sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37839_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37839_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37839_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37839_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37839_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37839_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37839_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37862_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_37862_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_37862_/CLK -      -         min_period -        untested  no_clock
chip_core/_37862_/CLK -      -         min_period sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37862_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37862_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37862_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37862_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37862_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37862_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37862_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37863_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_37863_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_37863_/CLK -      -         min_period -        untested  no_clock
chip_core/_37863_/CLK -      -         min_period sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37863_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37863_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37863_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37863_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37863_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37863_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37863_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37864_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_37864_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_37864_/CLK -      -         min_period -        untested  no_clock
chip_core/_37864_/CLK -      -         min_period sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37864_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37864_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37864_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37864_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37864_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37864_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37864_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_35183_/D  CLK(rise) clk     hold    -           untested  false_paths
chip_core/_35183_/D  CLK(rise) clk     setup   -           untested  false_paths
chip_core/_37935_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37935_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37935_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37935_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37935_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37935_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37935_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37925_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37925_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37925_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37925_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37925_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37925_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_37925_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_37926_/D  CLK(rise) hk_serial_clk hold sdf_cond(ENABLE_RN===1'b1) untested false_paths
chip_core/_37926_/D  CLK(rise) hk_serial_clk setup sdf_cond(ENABLE_RN===1'b1) untested false_paths
chip_core/_37926_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37926_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37926_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37926_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37926_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37926_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37926_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37927_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37927_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37927_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37927_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37927_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37927_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37927_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37928_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37928_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37928_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37928_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37928_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37928_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37928_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37929_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37929_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37929_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37929_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37929_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37929_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37929_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37930_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37930_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37930_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37930_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37930_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37930_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37930_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37931_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37931_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37931_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37931_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37931_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37931_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37931_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37932_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37932_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37932_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37932_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37932_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37932_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37932_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37933_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37933_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37933_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37933_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37933_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37933_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37933_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37934_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37934_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37934_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37934_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37934_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37934_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37934_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6743_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6743_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6743_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6743_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6743_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6743_/SETN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_6743_/SETN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7222_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7222_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7222_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7222_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7222_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7222_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7222_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7227_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7227_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7227_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7227_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7227_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7227_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7227_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7232_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7232_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7232_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7232_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7232_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7232_/SETN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7232_/SETN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7234_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7234_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7234_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7234_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7234_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7234_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7234_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7235_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7235_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7235_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7235_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7235_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7235_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7235_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7238_/D CLK(rise) - hold sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/housekeeping/_7238_/D CLK(rise) - setup sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/housekeeping/_7238_/CLK - -  min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/housekeeping/_7238_/CLK(high) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/housekeeping/_7238_/CLK(low) - - min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/housekeeping/_7238_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/housekeeping/_7238_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/housekeeping/_7238_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7238_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7238_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7238_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7238_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/_37946_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37946_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37946_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37946_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37946_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37946_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_37946_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_37947_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37947_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37947_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37947_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37947_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37947_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37947_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37948_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37948_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37948_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37948_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37948_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37948_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37948_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37949_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37949_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37949_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37949_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37949_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37949_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37949_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37950_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37950_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37950_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37950_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37950_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37950_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37950_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37951_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37951_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37951_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37951_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37951_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37951_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37951_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37952_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37952_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37952_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37952_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37952_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37952_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37952_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37953_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37953_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37953_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37953_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37953_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37953_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37953_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37954_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37954_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37954_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37954_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37954_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37954_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37954_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37955_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37955_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37955_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37955_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37955_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37955_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37955_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37956_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37956_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37956_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37956_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37956_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37956_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37956_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_7228_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7228_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7228_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7228_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7228_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7228_/SETN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7228_/SETN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7229_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7229_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7229_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7229_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7229_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7229_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7229_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7230_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7230_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7230_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7230_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7230_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7230_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7230_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7231_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7231_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7231_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7231_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7231_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7231_/SETN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7231_/SETN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7236_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7236_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7236_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7236_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7236_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7236_/SETN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7236_/SETN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7239_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7239_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7239_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7239_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7239_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7239_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7239_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7240_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7240_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7240_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7240_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7240_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7240_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7240_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/_37967_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37967_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37967_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37967_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37967_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37967_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_37967_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_37968_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37968_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37968_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37968_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37968_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37968_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37968_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37969_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37969_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37969_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37969_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37969_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37969_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37969_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37970_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37970_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37970_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37970_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37970_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37970_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37970_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37971_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37971_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37971_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37971_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37971_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37971_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37971_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37972_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37972_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37972_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37972_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37972_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37972_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37972_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37973_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37973_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37973_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37973_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37973_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37973_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37973_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37974_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37974_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37974_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37974_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37974_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37974_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37974_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37975_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37975_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37975_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37975_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37975_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37975_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37975_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37976_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37976_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37976_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37976_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37976_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37976_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37976_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37977_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37977_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37977_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37977_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37977_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37977_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37977_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6744_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6744_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6744_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6744_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6744_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6744_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_6744_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_6745_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6745_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6745_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6745_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6745_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6745_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_6745_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7223_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7223_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7223_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7223_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7223_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7223_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7223_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7225_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7225_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7225_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7225_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7225_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7225_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7225_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7226_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7226_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7226_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7226_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7226_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7226_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7226_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_6819_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6819_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6819_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6819_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6819_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7233_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7233_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7233_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7233_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7233_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7233_/SETN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7233_/SETN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_6830_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6830_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6830_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6830_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6830_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6833_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6833_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6833_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6833_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6833_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7278_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7278_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7278_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7278_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7278_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37815_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37815_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37815_/CLK -      -         min_period -        untested  no_clock
chip_core/_37815_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37815_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37815_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37815_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37815_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37815_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37815_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37815_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37815_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37815_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37815_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37815_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37815_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37815_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37815_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37816_/D  CLK(rise) -       hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37816_/D  CLK(rise) -       setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37816_/CLK -      -         min_period -        untested  no_clock
chip_core/_37816_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37816_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37816_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37816_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37816_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37816_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37816_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37816_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37816_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37816_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37816_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37816_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37816_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37816_/SETN(rise) CLK(rise) - recovery -        untested  no_clock
chip_core/_37816_/SETN(rise) CLK(rise) - removal -         untested  no_clock
chip_core/_37817_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37817_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37817_/CLK -      -         min_period -        untested  no_clock
chip_core/_37817_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37817_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37817_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37817_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37817_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37817_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37817_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37817_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37817_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37817_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37817_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37817_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37817_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37817_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37817_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37818_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37818_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37818_/CLK -      -         min_period -        untested  no_clock
chip_core/_37818_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37818_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37818_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37818_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37818_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37818_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37818_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37818_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37818_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37818_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37818_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37818_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37818_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37818_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37818_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37820_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37820_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37820_/CLK -      -         min_period -        untested  no_clock
chip_core/_37820_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37820_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37820_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37820_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37820_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37820_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37820_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37820_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37820_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37820_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37820_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37820_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37820_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37820_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37820_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37835_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37835_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37835_/CLK -      -         min_period -        untested  no_clock
chip_core/_37835_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37835_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37835_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37835_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37835_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37835_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37835_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37835_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37835_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37835_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37835_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37835_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37835_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37835_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37835_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37836_/D  CLK(rise) -       hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37836_/D  CLK(rise) -       setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37836_/CLK -      -         min_period -        untested  no_clock
chip_core/_37836_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37836_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37836_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37836_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37836_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37836_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37836_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37836_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37836_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37836_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37836_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37836_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37836_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37836_/SETN(rise) CLK(rise) - recovery -        untested  no_clock
chip_core/_37836_/SETN(rise) CLK(rise) - removal -         untested  no_clock
chip_core/_37916_/D  CLK(rise) -       hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37916_/D  CLK(rise) -       setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37916_/CLK -      -         min_period -        untested  no_clock
chip_core/_37916_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37916_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37916_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37916_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37916_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37916_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37916_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37916_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37916_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37916_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37916_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37916_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37916_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37916_/SETN(rise) CLK(rise) - recovery -        untested  no_clock
chip_core/_37916_/SETN(rise) CLK(rise) - removal -         untested  no_clock
chip_core/_37957_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37957_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37957_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37957_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37957_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37957_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37957_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37957_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37957_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37957_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37957_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37957_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37957_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37957_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37957_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37957_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37957_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37957_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37957_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37957_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37957_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37957_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37957_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37957_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37957_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37957_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37957_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37957_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37957_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37957_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37957_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37957_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37958_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37958_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37958_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37958_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37958_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37958_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37958_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37958_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37958_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37958_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37958_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37958_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37958_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37958_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37958_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37958_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37958_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37958_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37958_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37958_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37958_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37958_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37958_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37958_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37958_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37958_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37958_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37958_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37958_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37958_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37958_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37958_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37959_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37959_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37959_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37959_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37959_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37959_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37959_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37959_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37959_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37959_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37959_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37959_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37959_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37959_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37959_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37959_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37959_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37959_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37959_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37959_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37959_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37959_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37959_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37959_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37959_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37959_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37959_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37959_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37959_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37959_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37959_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37959_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37960_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37960_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37960_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37960_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37960_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37960_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37960_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37960_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37960_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37960_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37960_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37960_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37960_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37960_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37960_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37960_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37960_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37960_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37960_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37960_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37960_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37960_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37960_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37960_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37960_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37960_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37960_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37960_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37960_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37960_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37960_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37960_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37961_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37961_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37961_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37961_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37961_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37961_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37961_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37961_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37961_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37961_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37961_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37961_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37961_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37961_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37961_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37961_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37961_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37961_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37961_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37961_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37961_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37961_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37961_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37961_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37961_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37961_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37961_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37961_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37961_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37961_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37961_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37961_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37962_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37962_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37962_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37962_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37962_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37962_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37962_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37962_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37962_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37962_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37962_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37962_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37962_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37962_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37962_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37962_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37962_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37962_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37962_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37962_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37962_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37962_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37962_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37962_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37962_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37962_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37962_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37962_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37962_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37962_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37962_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37962_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37963_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37963_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37963_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37963_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37963_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37963_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37963_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37963_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37963_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37963_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37963_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37963_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37963_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37963_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37963_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37963_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37963_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37963_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37963_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37963_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37963_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37963_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37963_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37963_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37963_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37963_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37963_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37963_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37963_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37963_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37963_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37963_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37964_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37964_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37964_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37964_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37964_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37964_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37964_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37964_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37964_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37964_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37964_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37964_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37964_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37964_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37964_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37964_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37964_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37964_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37964_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37964_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37964_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37964_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37964_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37964_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37964_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37964_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37964_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37964_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37964_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37964_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37964_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37964_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37965_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37965_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37965_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37965_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37965_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37965_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37965_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37965_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37965_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37965_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37965_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37965_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37965_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37965_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37965_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37965_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37965_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37965_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37965_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37965_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37965_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37965_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37965_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37965_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37965_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37965_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37965_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37965_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37965_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37965_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37965_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37965_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37966_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37966_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37966_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37966_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37966_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37966_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37966_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37966_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37966_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37966_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37966_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37966_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37966_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37966_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37966_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37966_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37966_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37966_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37966_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37966_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37966_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37966_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37966_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37966_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37966_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37966_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37966_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37966_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37966_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37966_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37966_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37966_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37988_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37988_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37988_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37988_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37988_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37988_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_37988_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_37989_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37989_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37989_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37989_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37989_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37989_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37989_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37990_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37990_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37990_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37990_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37990_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37990_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37990_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37991_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37991_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37991_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37991_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37991_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37991_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37991_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37992_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37992_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37992_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37992_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37992_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37992_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37992_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37993_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37993_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37993_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37993_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37993_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37993_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37993_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37994_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37994_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37994_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37994_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37994_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37994_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37994_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37995_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37995_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37995_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37995_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37995_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37995_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37995_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37996_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37996_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37996_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37996_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37996_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37996_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37996_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37997_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37997_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37997_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37997_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37997_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37997_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37997_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37998_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37998_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37998_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37998_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37998_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37998_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_37998_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
mprj_io[5]           -       clk       out_hold -          untested  false_paths
mprj_io[5]           -       clk       out_setup -         untested  false_paths
chip_core/housekeeping/_6746_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6746_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6746_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6746_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6746_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6746_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_6746_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7224_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7224_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7224_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7224_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7224_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7224_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7224_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/_37819_/D  CLK(rise) -       hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37819_/D  CLK(rise) -       setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37819_/CLK -      -         min_period -        untested  no_clock
chip_core/_37819_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37819_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37819_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37819_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37819_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37819_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37819_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37819_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37819_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37819_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37819_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37819_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37819_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37819_/SETN(rise) CLK(rise) - recovery -        untested  no_clock
chip_core/_37819_/SETN(rise) CLK(rise) - removal -         untested  no_clock
chip_core/_37821_/D  CLK(rise) -       hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37821_/D  CLK(rise) -       setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37821_/CLK -      -         min_period -        untested  no_clock
chip_core/_37821_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37821_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37821_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37821_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37821_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37821_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37821_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37821_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37821_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37821_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37821_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37821_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37821_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37821_/SETN(rise) CLK(rise) - recovery -        untested  no_clock
chip_core/_37821_/SETN(rise) CLK(rise) - removal -         untested  no_clock
chip_core/_37822_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37822_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37822_/CLK -      -         min_period -        untested  no_clock
chip_core/_37822_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37822_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37822_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37822_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37822_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37822_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37822_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37822_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37822_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37822_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37822_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37822_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37822_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37822_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37822_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37823_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37823_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37823_/CLK -      -         min_period -        untested  no_clock
chip_core/_37823_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37823_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37823_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37823_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37823_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37823_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37823_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37823_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37823_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37823_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37823_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37823_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37823_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37823_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37823_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37824_/D  CLK(rise) -       hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37824_/D  CLK(rise) -       setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37824_/CLK -      -         min_period -        untested  no_clock
chip_core/_37824_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37824_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37824_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37824_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37824_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37824_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37824_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37824_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37824_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37824_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37824_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37824_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37824_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37824_/SETN(rise) CLK(rise) - recovery -        untested  no_clock
chip_core/_37824_/SETN(rise) CLK(rise) - removal -         untested  no_clock
chip_core/_37825_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37825_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37825_/CLK -      -         min_period -        untested  no_clock
chip_core/_37825_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37825_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37825_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37825_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37825_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37825_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37825_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37825_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37825_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37825_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37825_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37825_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37825_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37825_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37825_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37826_/D  CLK(rise) -       hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37826_/D  CLK(rise) -       setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37826_/CLK -      -         min_period -        untested  no_clock
chip_core/_37826_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37826_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37826_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37826_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37826_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37826_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37826_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37826_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37826_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37826_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37826_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37826_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37826_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37826_/SETN(rise) CLK(rise) - recovery -        untested  no_clock
chip_core/_37826_/SETN(rise) CLK(rise) - removal -         untested  no_clock
chip_core/_37827_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37827_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37827_/CLK -      -         min_period -        untested  no_clock
chip_core/_37827_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37827_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37827_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37827_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37827_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37827_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37827_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37827_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37827_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37827_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37827_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37827_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37827_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37827_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37827_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37828_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37828_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37828_/CLKN -     -         min_period -        untested  no_clock
chip_core/_37828_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37828_/CLKN -     -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37828_/CLKN(high) - -       min_pulse_width -   untested  no_clock
chip_core/_37828_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37828_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37828_/CLKN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37828_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37828_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37828_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37828_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37828_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37828_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37828_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37828_/RN(rise) CLKN(fall) - recovery -         untested  no_clock
chip_core/_37828_/RN(rise) CLKN(fall) - removal -          untested  no_clock
chip_core/_37829_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37829_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37829_/CLKN -     -         min_period -        untested  no_clock
chip_core/_37829_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37829_/CLKN -     -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37829_/CLKN(high) - -       min_pulse_width -   untested  no_clock
chip_core/_37829_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37829_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37829_/CLKN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37829_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37829_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37829_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37829_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37829_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37829_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37829_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37829_/SETN(rise) CLKN(fall) - recovery -       untested  no_clock
chip_core/_37829_/SETN(rise) CLKN(fall) - removal -        untested  no_clock
chip_core/_37830_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37830_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37830_/CLKN -     -         min_period -        untested  no_clock
chip_core/_37830_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37830_/CLKN -     -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37830_/CLKN(high) - -       min_pulse_width -   untested  no_clock
chip_core/_37830_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37830_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37830_/CLKN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37830_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37830_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37830_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37830_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37830_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37830_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37830_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37830_/RN(rise) CLKN(fall) - recovery -         untested  no_clock
chip_core/_37830_/RN(rise) CLKN(fall) - removal -          untested  no_clock
chip_core/_37831_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37831_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37831_/CLKN -     -         min_period -        untested  no_clock
chip_core/_37831_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37831_/CLKN -     -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37831_/CLKN(high) - -       min_pulse_width -   untested  no_clock
chip_core/_37831_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37831_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37831_/CLKN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37831_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37831_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37831_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37831_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37831_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37831_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37831_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37831_/SETN(rise) CLKN(fall) - recovery -       untested  no_clock
chip_core/_37831_/SETN(rise) CLKN(fall) - removal -        untested  no_clock
chip_core/_37832_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37832_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37832_/CLKN -     -         min_period -        untested  no_clock
chip_core/_37832_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37832_/CLKN -     -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37832_/CLKN(high) - -       min_pulse_width -   untested  no_clock
chip_core/_37832_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37832_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37832_/CLKN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37832_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37832_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37832_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37832_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37832_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37832_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37832_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37832_/RN(rise) CLKN(fall) - recovery -         untested  no_clock
chip_core/_37832_/RN(rise) CLKN(fall) - removal -          untested  no_clock
chip_core/_37833_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37833_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37833_/CLKN -     -         min_period -        untested  no_clock
chip_core/_37833_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37833_/CLKN -     -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37833_/CLKN(high) - -       min_pulse_width -   untested  no_clock
chip_core/_37833_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37833_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37833_/CLKN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37833_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37833_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37833_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37833_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37833_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37833_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37833_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37833_/SETN(rise) CLKN(fall) - recovery -       untested  no_clock
chip_core/_37833_/SETN(rise) CLKN(fall) - removal -        untested  no_clock
chip_core/_37834_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37834_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37834_/CLKN -     -         min_period -        untested  no_clock
chip_core/_37834_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37834_/CLKN -     -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37834_/CLKN(high) - -       min_pulse_width -   untested  no_clock
chip_core/_37834_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37834_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37834_/CLKN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37834_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37834_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37834_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37834_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37834_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37834_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37834_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37834_/RN(rise) CLKN(fall) - recovery -         untested  no_clock
chip_core/_37834_/RN(rise) CLKN(fall) - removal -          untested  no_clock
chip_core/_37840_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37840_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37840_/CLK -      -         min_period -        untested  no_clock
chip_core/_37840_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37840_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37840_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37840_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37840_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37840_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37840_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37840_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37840_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37840_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37840_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37840_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37840_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37840_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37840_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37841_/D  CLK(rise) -       hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37841_/D  CLK(rise) -       setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37841_/CLK -      -         min_period -        untested  no_clock
chip_core/_37841_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37841_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37841_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37841_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37841_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37841_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37841_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37841_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37841_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37841_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37841_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37841_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37841_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37841_/SETN(rise) CLK(rise) - recovery -        untested  no_clock
chip_core/_37841_/SETN(rise) CLK(rise) - removal -         untested  no_clock
chip_core/_37842_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37842_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37842_/CLK -      -         min_period -        untested  no_clock
chip_core/_37842_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37842_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37842_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37842_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37842_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37842_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37842_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37842_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37842_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37842_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37842_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37842_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37842_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37842_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37842_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37843_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37843_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37843_/CLK -      -         min_period -        untested  no_clock
chip_core/_37843_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37843_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37843_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37843_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37843_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37843_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37843_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37843_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37843_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37843_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37843_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37843_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37843_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37843_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37843_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37844_/D  CLK(rise) -       hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37844_/D  CLK(rise) -       setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37844_/CLK -      -         min_period -        untested  no_clock
chip_core/_37844_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37844_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37844_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37844_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37844_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37844_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37844_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37844_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37844_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37844_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37844_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37844_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37844_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37844_/SETN(rise) CLK(rise) - recovery -        untested  no_clock
chip_core/_37844_/SETN(rise) CLK(rise) - removal -         untested  no_clock
chip_core/_37845_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37845_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37845_/CLK -      -         min_period -        untested  no_clock
chip_core/_37845_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37845_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37845_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37845_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37845_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37845_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37845_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37845_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37845_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37845_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37845_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37845_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37845_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37845_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37845_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37846_/D  CLK(rise) -       hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37846_/D  CLK(rise) -       setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37846_/CLK -      -         min_period -        untested  no_clock
chip_core/_37846_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37846_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37846_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37846_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37846_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37846_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37846_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37846_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37846_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37846_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37846_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37846_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37846_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37846_/SETN(rise) CLK(rise) - recovery -        untested  no_clock
chip_core/_37846_/SETN(rise) CLK(rise) - removal -         untested  no_clock
chip_core/_37847_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37847_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37847_/CLK -      -         min_period -        untested  no_clock
chip_core/_37847_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37847_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37847_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37847_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37847_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37847_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37847_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37847_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37847_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37847_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37847_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37847_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37847_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37847_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37847_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37848_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37848_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37848_/CLK -      -         min_period -        untested  no_clock
chip_core/_37848_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37848_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37848_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37848_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37848_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37848_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37848_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37848_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37848_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37848_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37848_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37848_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37848_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37848_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37848_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37850_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37850_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37850_/CLK -      -         min_period -        untested  no_clock
chip_core/_37850_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37850_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37850_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37850_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37850_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37850_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37850_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37850_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37850_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37850_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37850_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37850_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37850_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37850_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37850_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37851_/D  CLK(rise) -       hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37851_/D  CLK(rise) -       setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37851_/CLK -      -         min_period -        untested  no_clock
chip_core/_37851_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37851_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37851_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37851_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37851_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37851_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37851_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37851_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37851_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37851_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37851_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37851_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37851_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37851_/SETN(rise) CLK(rise) - recovery -        untested  no_clock
chip_core/_37851_/SETN(rise) CLK(rise) - removal -         untested  no_clock
chip_core/_37852_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37852_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37852_/CLK -      -         min_period -        untested  no_clock
chip_core/_37852_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37852_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37852_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37852_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37852_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37852_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37852_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37852_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37852_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37852_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37852_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37852_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37852_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37852_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37852_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37853_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37853_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37853_/CLKN -     -         min_period -        untested  no_clock
chip_core/_37853_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37853_/CLKN -     -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37853_/CLKN(high) - -       min_pulse_width -   untested  no_clock
chip_core/_37853_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37853_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37853_/CLKN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37853_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37853_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37853_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37853_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37853_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37853_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37853_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37853_/RN(rise) CLKN(fall) - recovery -         untested  no_clock
chip_core/_37853_/RN(rise) CLKN(fall) - removal -          untested  no_clock
chip_core/_37854_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37854_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37854_/CLKN -     -         min_period -        untested  no_clock
chip_core/_37854_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37854_/CLKN -     -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37854_/CLKN(high) - -       min_pulse_width -   untested  no_clock
chip_core/_37854_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37854_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37854_/CLKN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37854_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37854_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37854_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37854_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37854_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37854_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37854_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37854_/SETN(rise) CLKN(fall) - recovery -       untested  no_clock
chip_core/_37854_/SETN(rise) CLKN(fall) - removal -        untested  no_clock
chip_core/_37855_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37855_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37855_/CLKN -     -         min_period -        untested  no_clock
chip_core/_37855_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37855_/CLKN -     -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37855_/CLKN(high) - -       min_pulse_width -   untested  no_clock
chip_core/_37855_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37855_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37855_/CLKN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37855_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37855_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37855_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37855_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37855_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37855_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37855_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37855_/RN(rise) CLKN(fall) - recovery -         untested  no_clock
chip_core/_37855_/RN(rise) CLKN(fall) - removal -          untested  no_clock
chip_core/_37856_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37856_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37856_/CLKN -     -         min_period -        untested  no_clock
chip_core/_37856_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37856_/CLKN -     -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37856_/CLKN(high) - -       min_pulse_width -   untested  no_clock
chip_core/_37856_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37856_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37856_/CLKN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37856_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37856_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37856_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37856_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37856_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37856_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37856_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37856_/SETN(rise) CLKN(fall) - recovery -       untested  no_clock
chip_core/_37856_/SETN(rise) CLKN(fall) - removal -        untested  no_clock
chip_core/_37857_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37857_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37857_/CLKN -     -         min_period -        untested  no_clock
chip_core/_37857_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37857_/CLKN -     -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37857_/CLKN(high) - -       min_pulse_width -   untested  no_clock
chip_core/_37857_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37857_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37857_/CLKN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37857_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37857_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37857_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37857_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37857_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37857_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37857_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37857_/RN(rise) CLKN(fall) - recovery -         untested  no_clock
chip_core/_37857_/RN(rise) CLKN(fall) - removal -          untested  no_clock
chip_core/_37858_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37858_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37858_/CLKN -     -         min_period -        untested  no_clock
chip_core/_37858_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37858_/CLKN -     -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37858_/CLKN(high) - -       min_pulse_width -   untested  no_clock
chip_core/_37858_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37858_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37858_/CLKN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37858_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37858_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37858_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37858_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37858_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37858_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37858_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37858_/SETN(rise) CLKN(fall) - recovery -       untested  no_clock
chip_core/_37858_/SETN(rise) CLKN(fall) - removal -        untested  no_clock
chip_core/_37859_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37859_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37859_/CLKN -     -         min_period -        untested  no_clock
chip_core/_37859_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37859_/CLKN -     -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37859_/CLKN(high) - -       min_pulse_width -   untested  no_clock
chip_core/_37859_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37859_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37859_/CLKN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37859_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37859_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37859_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37859_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37859_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37859_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37859_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37859_/RN(rise) CLKN(fall) - recovery -         untested  no_clock
chip_core/_37859_/RN(rise) CLKN(fall) - removal -          untested  no_clock
chip_core/_37860_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37860_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37860_/CLK -      -         min_period -        untested  no_clock
chip_core/_37860_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37860_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37860_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37860_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37860_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37860_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37860_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37860_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37860_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37860_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37860_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37860_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37860_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37860_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37860_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37861_/D  CLK(rise) -       hold    sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37861_/D  CLK(rise) -       setup   sdf_cond(ENABLE_SETN===1'b1) untested no_endpoint_clock
chip_core/_37861_/CLK -      -         min_period -        untested  no_clock
chip_core/_37861_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37861_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37861_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37861_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37861_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37861_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37861_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested no_clock
chip_core/_37861_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37861_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37861_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37861_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37861_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37861_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37861_/SETN(rise) CLK(rise) - recovery -        untested  no_clock
chip_core/_37861_/SETN(rise) CLK(rise) - removal -         untested  no_clock
chip_core/_37865_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37865_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37865_/CLK -      -         min_period -        untested  no_clock
chip_core/_37865_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37865_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37865_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37865_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37865_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37865_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37865_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37865_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37865_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37865_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37865_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37865_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37865_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37865_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37865_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37872_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37872_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37872_/CLK -      -         min_period -        untested  no_clock
chip_core/_37872_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37872_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37872_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37872_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37872_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37872_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37872_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37872_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37872_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37872_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37872_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37872_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37872_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37872_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37872_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37873_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37873_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37873_/CLK -      -         min_period -        untested  no_clock
chip_core/_37873_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37873_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37873_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37873_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37873_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37873_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37873_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37873_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37873_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37873_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37873_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37873_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37873_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37873_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37873_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37874_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37874_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37874_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37874_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37874_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37874_/SETN(rise) CLKN(fall) clk recovery -     untested  false_paths
chip_core/_37874_/SETN(rise) CLKN(fall) clk removal -      untested  false_paths
chip_core/_37875_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37875_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37875_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37875_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_37875_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37875_/SETN(rise) CLKN(fall) clk recovery -     untested  false_paths
chip_core/_37875_/SETN(rise) CLKN(fall) clk removal -      untested  false_paths
chip_core/_37876_/D  CLKN(fall) -      hold    sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/_37876_/D  CLKN(fall) -      setup   sdf_cond(ENABLE_SETN===1'b1) untested constant_disabled
chip_core/_37876_/CLKN -     -         min_period sdf_cond(ENABLE_D_AND_SETN===1'b1) untested constant_disabled
chip_core/_37876_/CLKN(high) - -       min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested constant_disabled
chip_core/_37876_/CLKN(low) - -        min_pulse_width sdf_cond(ENABLE_D_AND_SETN===1'b1) untested constant_disabled
chip_core/_37876_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested constant_disabled
chip_core/_37876_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested constant_disabled
chip_core/_37876_/SETN(low) - -        min_pulse_width -   untested  no_clock
chip_core/_37876_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37876_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_37876_/SETN(rise) CLKN(fall) clk recovery -     untested  false_paths
chip_core/_37876_/SETN(rise) CLKN(fall) clk removal -      untested  false_paths
chip_core/_37978_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37978_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37978_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37978_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37978_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37978_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37978_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37978_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37978_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37978_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37978_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37978_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37978_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37978_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37978_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37978_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37978_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37978_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37978_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37978_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37978_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37978_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37978_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37978_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37978_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37978_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37978_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37978_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37978_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37978_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37978_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37978_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37979_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37979_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37979_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37979_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37979_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37979_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37979_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37979_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37979_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37979_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37979_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37979_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37979_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37979_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37979_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37979_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37979_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37979_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37979_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37979_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37979_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37979_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37979_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37979_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37979_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37979_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37979_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37979_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37979_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37979_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37979_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37979_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37980_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37980_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37980_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37980_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37980_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37980_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37980_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37980_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37980_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37980_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37980_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37980_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37980_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37980_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37980_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37980_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37980_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37980_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37980_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37980_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37980_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37980_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37980_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37980_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37980_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37980_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37980_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37980_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37980_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37980_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37980_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37980_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37981_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37981_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37981_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37981_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37981_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37981_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37981_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37981_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37981_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37981_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37981_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37981_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37981_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37981_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37981_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37981_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37981_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37981_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37981_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37981_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37981_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37981_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37981_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37981_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37981_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37981_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37981_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37981_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37981_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37981_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37981_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37981_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37982_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37982_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37982_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37982_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37982_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37982_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37982_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37982_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37982_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37982_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37982_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37982_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37982_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37982_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37982_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37982_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37982_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37982_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37982_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37982_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37982_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37982_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37982_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37982_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37982_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37982_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37982_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37982_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37982_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37982_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37982_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37982_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37983_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37983_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37983_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37983_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37983_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37983_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37983_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37983_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37983_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37983_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37983_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37983_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37983_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37983_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37983_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37983_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37983_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37983_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37983_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37983_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37983_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37983_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37983_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37983_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37983_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37983_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37983_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37983_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37983_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37983_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37983_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37983_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37984_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37984_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37984_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37984_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37984_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37984_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37984_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37984_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37984_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37984_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37984_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37984_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37984_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37984_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37984_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37984_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37984_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37984_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37984_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37984_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37984_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37984_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37984_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37984_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37984_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37984_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37984_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37984_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37984_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37984_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37984_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37984_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37985_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37985_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37985_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37985_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37985_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37985_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37985_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37985_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37985_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37985_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37985_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37985_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37985_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37985_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37985_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37985_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37985_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37985_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37985_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37985_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37985_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37985_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37985_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37985_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37985_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37985_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37985_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37985_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37985_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37985_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37985_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37985_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37986_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37986_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37986_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37986_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37986_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37986_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37986_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37986_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37986_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37986_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37986_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37986_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37986_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37986_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37986_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37986_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37986_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37986_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37986_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37986_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37986_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37986_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37986_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37986_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37986_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37986_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37986_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37986_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37986_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37986_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37986_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37986_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37987_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37987_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37987_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37987_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37987_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37987_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37987_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37987_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37987_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37987_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37987_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37987_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37987_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37987_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37987_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37987_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37987_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37987_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37987_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37987_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37987_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37987_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37987_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37987_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37987_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37987_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37987_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37987_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37987_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37987_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37987_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37987_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38009_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38009_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38009_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38009_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38009_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38009_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38009_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38010_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38010_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38010_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38010_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38010_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38010_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38010_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38011_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38011_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38011_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38011_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38011_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38011_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38011_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38012_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38012_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38012_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38012_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38012_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38012_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38012_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38013_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38013_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38013_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38013_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38013_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38013_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38013_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38014_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38014_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38014_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38014_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38014_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38014_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38014_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38015_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38015_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38015_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38015_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38015_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38015_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38015_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38016_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38016_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38016_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38016_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38016_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38016_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38016_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38017_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38017_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38017_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38017_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38017_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38017_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38017_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38018_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38018_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38018_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38018_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38018_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38018_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38018_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38019_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38019_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38019_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38019_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38019_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38019_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38019_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
mprj_io[7]           -       clk       out_hold -          untested  false_paths
mprj_io[7]           -       clk       out_setup -         untested  false_paths
chip_core/_38365_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38365_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38365_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38365_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38365_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38365_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38365_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38366_/D  CLK(rise) hk_serial_clk hold sdf_cond(ENABLE_RN===1'b1) untested false_paths
chip_core/_38366_/D  CLK(rise) hk_serial_clk setup sdf_cond(ENABLE_RN===1'b1) untested false_paths
chip_core/_38366_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38366_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38366_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38366_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38366_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38366_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38366_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38367_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38367_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38367_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38367_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38367_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38367_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38367_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38368_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38368_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38368_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38368_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38368_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38368_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38368_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38369_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38369_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38369_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38369_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38369_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38369_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38369_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38370_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38370_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38370_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38370_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38370_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38370_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38370_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38371_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38371_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38371_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38371_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38371_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38371_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38371_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38372_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38372_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38372_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38372_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38372_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38372_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38372_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38373_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38373_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38373_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38373_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38373_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38373_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38373_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38374_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38374_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38374_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38374_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38374_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38374_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38374_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38375_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38375_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38375_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38375_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38375_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38375_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38375_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_37849_/D  CLK(rise) -       hold    -           untested  no_endpoint_clock
chip_core/_37849_/D  CLK(rise) -       setup   -           untested  no_endpoint_clock
chip_core/_37849_/CLK -      -         min_period -        untested  no_clock
chip_core/_37849_/CLK -      -         min_period sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37849_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37849_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37849_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37849_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37849_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37849_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D===1'b1) untested no_clock
chip_core/_37849_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D===1'b1) untested no_clock
chip_core/_37999_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37999_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37999_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37999_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37999_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37999_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37999_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37999_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37999_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37999_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37999_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37999_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37999_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37999_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37999_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37999_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37999_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37999_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37999_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37999_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37999_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37999_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37999_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37999_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37999_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37999_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37999_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37999_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37999_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37999_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37999_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37999_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38000_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38000_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38000_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38000_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38000_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38000_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38000_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38000_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38000_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38000_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38000_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38000_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38000_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38000_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38000_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38000_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38000_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38000_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38000_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38000_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38000_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38000_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38000_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38000_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38000_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38000_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38000_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38000_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38000_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38000_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38000_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38000_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38001_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38001_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38001_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38001_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38001_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38001_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38001_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38001_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38001_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38001_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38001_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38001_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38001_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38001_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38001_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38001_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38001_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38001_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38001_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38001_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38001_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38001_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38001_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38001_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38001_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38001_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38001_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38001_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38001_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38001_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38001_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38001_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38002_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38002_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38002_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38002_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38002_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38002_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38002_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38002_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38002_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38002_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38002_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38002_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38002_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38002_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38002_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38002_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38002_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38002_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38002_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38002_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38002_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38002_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38002_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38002_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38002_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38002_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38002_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38002_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38002_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38002_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38002_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38002_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38003_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38003_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38003_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38003_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38003_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38003_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38003_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38003_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38003_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38003_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38003_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38003_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38003_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38003_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38003_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38003_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38003_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38003_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38003_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38003_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38003_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38003_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38003_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38003_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38003_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38003_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38003_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38003_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38003_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38003_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38003_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38003_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38004_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38004_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38004_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38004_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38004_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38004_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38004_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38004_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38004_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38004_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38004_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38004_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38004_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38004_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38004_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38004_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38004_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38004_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38004_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38004_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38004_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38004_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38004_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38004_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38004_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38004_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38004_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38004_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38004_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38004_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38004_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38004_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38005_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38005_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38005_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38005_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38005_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38005_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38005_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38005_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38005_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38005_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38005_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38005_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38005_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38005_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38005_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38005_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38005_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38005_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38005_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38005_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38005_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38005_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38005_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38005_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38005_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38005_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38005_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38005_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38005_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38005_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38005_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38005_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38006_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38006_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38006_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38006_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38006_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38006_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38006_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38006_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38006_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38006_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38006_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38006_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38006_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38006_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38006_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38006_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38006_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38006_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38006_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38006_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38006_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38006_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38006_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38006_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38006_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38006_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38006_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38006_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38006_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38006_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38006_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38006_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38007_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38007_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38007_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38007_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38007_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38007_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38007_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38007_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38007_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38007_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38007_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38007_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38007_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38007_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38007_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38007_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38007_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38007_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38007_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38007_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38007_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38007_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38007_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38007_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38007_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38007_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38007_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38007_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38007_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38007_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38007_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38007_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38008_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38008_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38008_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38008_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38008_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38008_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38008_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38008_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38008_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38008_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38008_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38008_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38008_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38008_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38008_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38008_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38008_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38008_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38008_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38008_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38008_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38008_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38008_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38008_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38008_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38008_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38008_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38008_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38008_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38008_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38008_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38008_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38030_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38030_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38030_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38030_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38030_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38030_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38030_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38031_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38031_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38031_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38031_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38031_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38031_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38031_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38032_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38032_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38032_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38032_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38032_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38032_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38032_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38033_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38033_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38033_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38033_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38033_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38033_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38033_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38034_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38034_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38034_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38034_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38034_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38034_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38034_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38035_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38035_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38035_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38035_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38035_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38035_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38035_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38036_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38036_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38036_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38036_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38036_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38036_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38036_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38037_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38037_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38037_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38037_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38037_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38037_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38037_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38038_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38038_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38038_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38038_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38038_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38038_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38038_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38039_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38039_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38039_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38039_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38039_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38039_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38039_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38040_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38040_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38040_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38040_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38040_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38040_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38040_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
mprj_io[12]          -       clk       out_hold -          untested  false_paths
mprj_io[12]          -       clk       out_setup -         untested  false_paths
mprj_io[11]          -       clk       out_hold -          untested  false_paths
mprj_io[11]          -       clk       out_setup -         untested  false_paths
chip_core/_38354_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38354_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38354_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38354_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38354_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38354_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38354_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_7237_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7237_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7237_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7237_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7237_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7237_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7237_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_6827_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6827_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6827_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6827_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6827_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6828_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6828_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6828_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6828_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6828_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6829_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6829_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6829_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6829_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6829_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6831_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6831_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6831_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6831_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6831_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6658_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6658_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6658_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6658_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6658_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6659_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6659_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6659_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6659_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6659_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6660_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6660_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6660_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6660_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6660_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6661_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6661_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6661_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6661_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6661_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6662_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6662_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6662_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6662_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6662_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7303_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7303_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7303_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7303_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7303_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7305_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7305_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7305_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7305_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7305_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37919_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37919_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37919_/CLK -      -         min_period -        untested  no_clock
chip_core/_37919_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37919_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37919_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37919_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37919_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37919_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37919_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37919_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37919_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37919_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37919_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37919_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37919_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37919_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37919_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_38020_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38020_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38020_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38020_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38020_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38020_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38020_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38020_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38020_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38020_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38020_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38020_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38020_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38020_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38020_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38020_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38020_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38020_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38020_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38020_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38020_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38020_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38020_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38020_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38020_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38020_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38020_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38020_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38020_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38020_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38020_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38020_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38021_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38021_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38021_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38021_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38021_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38021_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38021_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38021_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38021_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38021_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38021_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38021_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38021_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38021_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38021_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38021_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38021_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38021_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38021_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38021_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38021_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38021_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38021_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38021_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38021_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38021_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38021_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38021_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38021_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38021_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38021_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38021_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38022_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38022_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38022_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38022_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38022_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38022_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38022_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38022_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38022_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38022_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38022_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38022_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38022_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38022_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38022_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38022_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38022_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38022_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38022_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38022_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38022_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38022_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38022_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38022_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38022_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38022_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38022_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38022_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38022_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38022_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38022_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38022_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38023_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38023_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38023_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38023_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38023_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38023_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38023_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38023_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38023_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38023_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38023_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38023_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38023_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38023_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38023_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38023_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38023_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38023_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38023_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38023_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38023_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38023_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38023_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38023_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38023_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38023_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38023_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38023_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38023_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38023_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38023_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38023_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38024_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38024_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38024_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38024_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38024_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38024_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38024_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38024_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38024_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38024_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38024_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38024_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38024_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38024_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38024_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38024_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38024_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38024_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38024_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38024_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38024_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38024_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38024_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38024_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38024_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38024_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38024_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38024_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38024_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38024_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38024_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38024_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38025_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38025_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38025_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38025_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38025_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38025_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38025_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38025_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38025_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38025_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38025_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38025_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38025_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38025_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38025_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38025_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38025_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38025_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38025_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38025_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38025_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38025_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38025_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38025_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38025_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38025_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38025_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38025_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38025_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38025_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38025_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38025_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38026_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38026_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38026_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38026_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38026_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38026_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38026_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38026_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38026_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38026_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38026_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38026_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38026_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38026_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38026_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38026_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38026_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38026_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38026_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38026_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38026_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38026_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38026_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38026_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38026_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38026_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38026_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38026_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38026_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38026_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38026_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38026_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38027_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38027_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38027_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38027_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38027_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38027_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38027_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38027_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38027_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38027_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38027_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38027_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38027_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38027_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38027_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38027_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38027_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38027_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38027_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38027_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38027_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38027_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38027_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38027_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38027_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38027_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38027_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38027_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38027_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38027_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38027_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38027_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38028_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38028_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38028_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38028_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38028_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38028_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38028_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38028_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38028_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38028_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38028_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38028_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38028_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38028_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38028_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38028_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38028_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38028_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38028_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38028_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38028_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38028_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38028_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38028_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38028_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38028_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38028_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38028_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38028_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38028_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38028_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38028_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38029_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38029_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38029_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38029_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38029_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38029_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38029_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38029_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38029_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38029_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38029_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38029_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38029_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38029_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38029_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38029_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38029_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38029_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38029_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38029_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38029_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38029_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38029_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38029_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38029_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38029_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38029_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38029_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38029_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38029_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38029_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38029_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38052_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38052_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38052_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38052_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38052_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38052_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38052_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38053_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38053_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38053_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38053_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38053_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38053_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38053_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38054_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38054_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38054_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38054_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38054_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38054_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38054_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38055_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38055_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38055_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38055_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38055_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38055_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38055_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38056_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38056_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38056_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38056_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38056_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38056_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38056_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38057_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38057_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38057_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38057_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38057_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38057_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38057_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38058_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38058_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38058_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38058_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38058_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38058_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38058_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38059_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38059_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38059_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38059_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38059_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38059_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38059_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38060_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38060_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38060_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38060_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38060_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38060_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38060_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38061_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38061_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38061_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38061_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38061_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38061_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38061_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
mprj_io[34]          -       clk       out_hold -          untested  false_paths
mprj_io[34]          -       clk       out_setup -         untested  false_paths
chip_core/_38344_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38344_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38344_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38344_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38344_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38344_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38344_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38345_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38345_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38345_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38345_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38345_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38345_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38345_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38346_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38346_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38346_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38346_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38346_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38346_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38346_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38347_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38347_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38347_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38347_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38347_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38347_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38347_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38348_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38348_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38348_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38348_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38348_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38348_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38348_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38349_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38349_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38349_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38349_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38349_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38349_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38349_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38350_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38350_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38350_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38350_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38350_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38350_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38350_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38351_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38351_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38351_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38351_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38351_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38351_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38351_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38352_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38352_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38352_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38352_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38352_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38352_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38352_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38353_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38353_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38353_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38353_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38353_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38353_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38353_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6730_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6730_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6730_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6730_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6730_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6733_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6733_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6733_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6733_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6733_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6834_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6834_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6834_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6834_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6834_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6835_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6835_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6835_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6835_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6835_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6836_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6836_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6836_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6836_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6836_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7280_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7280_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7280_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7280_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7280_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7281_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7281_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7281_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7281_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7281_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7282_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7282_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7282_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7282_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7282_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7284_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7284_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7284_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7284_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7284_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7285_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7285_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7285_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7285_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7285_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7286_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7286_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7286_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7286_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7286_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7287_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7287_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7287_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7287_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7287_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7288_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7288_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7288_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7288_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7288_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7289_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7289_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7289_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7289_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7289_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6663_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6663_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6663_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6663_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6663_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7290_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7290_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7290_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7290_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7290_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7295_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7295_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7295_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7295_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7295_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7298_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7298_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7298_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7298_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7298_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7299_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7299_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7299_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7299_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7299_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7300_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7300_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7300_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7300_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7300_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7301_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7301_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7301_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7301_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7301_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7302_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7302_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7302_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7302_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7302_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7304_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7304_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7304_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7304_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7304_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38376_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38376_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38376_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38376_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38376_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38376_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38376_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38376_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38376_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38376_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38376_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38376_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38376_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38376_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38376_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38376_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38376_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38376_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38376_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38376_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38376_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38376_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38376_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38376_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38376_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38376_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38376_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38376_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38376_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38376_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38376_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38376_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38377_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38377_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38377_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38377_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38377_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38377_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38377_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38377_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38377_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38377_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38377_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38377_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38377_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38377_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38377_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38377_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38377_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38377_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38377_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38377_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38377_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38377_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38377_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38377_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38377_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38377_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38377_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38377_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38377_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38377_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38377_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38377_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38378_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38378_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38378_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38378_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38378_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38378_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38378_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38378_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38378_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38378_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38378_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38378_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38378_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38378_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38378_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38378_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38378_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38378_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38378_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38378_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38378_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38378_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38378_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38378_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38378_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38378_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38378_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38378_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38378_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38378_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38378_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38378_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38379_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38379_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38379_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38379_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38379_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38379_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38379_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38379_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38379_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38379_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38379_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38379_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38379_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38379_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38379_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38379_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38379_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38379_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38379_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38379_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38379_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38379_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38379_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38379_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38379_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38379_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38379_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38379_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38379_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38379_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38379_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38379_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38380_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38380_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38380_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38380_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38380_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38380_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38380_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38380_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38380_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38380_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38380_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38380_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38380_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38380_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38380_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38380_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38380_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38380_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38380_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38380_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38380_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38380_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38380_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38380_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38380_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38380_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38380_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38380_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38380_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38380_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38380_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38380_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38381_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38381_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38381_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38381_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38381_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38381_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38381_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38381_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38381_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38381_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38381_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38381_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38381_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38381_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38381_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38381_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38381_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38381_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38381_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38381_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38381_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38381_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38381_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38381_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38381_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38381_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38381_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38381_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38381_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38381_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38381_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38381_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38382_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38382_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38382_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38382_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38382_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38382_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38382_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38382_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38382_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38382_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38382_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38382_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38382_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38382_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38382_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38382_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38382_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38382_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38382_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38382_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38382_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38382_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38382_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38382_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38382_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38382_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38382_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38382_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38382_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38382_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38382_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38382_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38383_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38383_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38383_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38383_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38383_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38383_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38383_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38383_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38383_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38383_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38383_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38383_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38383_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38383_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38383_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38383_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38383_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38383_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38383_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38383_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38383_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38383_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38383_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38383_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38383_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38383_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38383_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38383_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38383_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38383_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38383_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38383_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38384_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38384_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38384_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38384_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38384_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38384_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38384_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38384_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38384_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38384_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38384_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38384_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38384_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38384_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38384_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38384_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38384_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38384_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38384_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38384_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38384_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38384_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38384_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38384_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38384_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38384_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38384_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38384_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38384_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38384_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38384_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38384_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38385_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38385_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38385_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38385_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38385_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38385_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38385_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38385_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38385_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38385_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38385_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38385_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38385_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38385_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38385_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38385_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38385_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38385_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38385_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38385_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38385_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38385_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38385_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38385_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38385_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38385_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38385_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38385_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38385_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38385_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38385_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38385_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_36649_/D  CLK(rise) clk     hold    -           untested  false_paths
chip_core/_36649_/D  CLK(rise) clk     setup   -           untested  false_paths
chip_core/_37908_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37908_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37908_/CLK -      -         min_period -        untested  no_clock
chip_core/_37908_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37908_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37908_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37908_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37908_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37908_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37908_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37908_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37908_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37908_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37908_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37908_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37908_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37908_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37908_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37909_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37909_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37909_/CLK -      -         min_period -        untested  no_clock
chip_core/_37909_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37909_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37909_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37909_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37909_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37909_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37909_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37909_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37909_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37909_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37909_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37909_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37909_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37909_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37909_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37910_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37910_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37910_/CLK -      -         min_period -        untested  no_clock
chip_core/_37910_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37910_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37910_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37910_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37910_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37910_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37910_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37910_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37910_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37910_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37910_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37910_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37910_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37910_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37910_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37911_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37911_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37911_/CLK -      -         min_period -        untested  no_clock
chip_core/_37911_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37911_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37911_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37911_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37911_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37911_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37911_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37911_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37911_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37911_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37911_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37911_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37911_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37911_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37911_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37912_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37912_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37912_/CLK -      -         min_period -        untested  no_clock
chip_core/_37912_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37912_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37912_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37912_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37912_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37912_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37912_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37912_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37912_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37912_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37912_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37912_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37912_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37912_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37912_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37913_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37913_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37913_/CLK -      -         min_period -        untested  no_clock
chip_core/_37913_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37913_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37913_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37913_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37913_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37913_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37913_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37913_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37913_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37913_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37913_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37913_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37913_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37913_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37913_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37914_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37914_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37914_/CLK -      -         min_period -        untested  no_clock
chip_core/_37914_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37914_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37914_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37914_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37914_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37914_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37914_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37914_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37914_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37914_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37914_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37914_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37914_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37914_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37914_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37915_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37915_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37915_/CLK -      -         min_period -        untested  no_clock
chip_core/_37915_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37915_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37915_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37915_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37915_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37915_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37915_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37915_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37915_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37915_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37915_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37915_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37915_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37915_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37915_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37917_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37917_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37917_/CLK -      -         min_period -        untested  no_clock
chip_core/_37917_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37917_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37917_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37917_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37917_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37917_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37917_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37917_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37917_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37917_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37917_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37917_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37917_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37917_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37917_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37918_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37918_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37918_/CLK -      -         min_period -        untested  no_clock
chip_core/_37918_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37918_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37918_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37918_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37918_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37918_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37918_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37918_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37918_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37918_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37918_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37918_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37918_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37918_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37918_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37920_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37920_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37920_/CLK -      -         min_period -        untested  no_clock
chip_core/_37920_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37920_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37920_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37920_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37920_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37920_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37920_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37920_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37920_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37920_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37920_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37920_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37920_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37920_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37920_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37921_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37921_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37921_/CLK -      -         min_period -        untested  no_clock
chip_core/_37921_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37921_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37921_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37921_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37921_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37921_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37921_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37921_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37921_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37921_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37921_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37921_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37921_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37921_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37921_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37922_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37922_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37922_/CLK -      -         min_period -        untested  no_clock
chip_core/_37922_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37922_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37922_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37922_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37922_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37922_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37922_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37922_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37922_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37922_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37922_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37922_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37922_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37922_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37922_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37923_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37923_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37923_/CLK -      -         min_period -        untested  no_clock
chip_core/_37923_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37923_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37923_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37923_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37923_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37923_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37923_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37923_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37923_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37923_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37923_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37923_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37923_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37923_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37923_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37924_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37924_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_37924_/CLK -      -         min_period -        untested  no_clock
chip_core/_37924_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37924_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37924_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_37924_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37924_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37924_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_37924_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_37924_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_37924_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37924_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_37924_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37924_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_37924_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_37924_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_37924_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_38041_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38041_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38041_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38041_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38041_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38041_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38041_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38041_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38041_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38041_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38041_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38041_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38041_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38041_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38041_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38041_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38041_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38041_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38041_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38041_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38041_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38041_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38041_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38041_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38041_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38041_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38041_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38041_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38041_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38041_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38041_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38041_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38042_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38042_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38042_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38042_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38042_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38042_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38042_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38042_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38042_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38042_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38042_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38042_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38042_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38042_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38042_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38042_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38042_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38042_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38042_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38042_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38042_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38042_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38042_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38042_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38042_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38042_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38042_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38042_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38042_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38042_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38042_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38042_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38043_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38043_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38043_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38043_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38043_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38043_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38043_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38043_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38043_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38043_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38043_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38043_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38043_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38043_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38043_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38043_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38043_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38043_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38043_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38043_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38043_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38043_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38043_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38043_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38043_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38043_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38043_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38043_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38043_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38043_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38043_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38043_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38044_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38044_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38044_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38044_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38044_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38044_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38044_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38044_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38044_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38044_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38044_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38044_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38044_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38044_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38044_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38044_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38044_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38044_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38044_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38044_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38044_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38044_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38044_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38044_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38044_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38044_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38044_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38044_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38044_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38044_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38044_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38044_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38045_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38045_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38045_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38045_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38045_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38045_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38045_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38045_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38045_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38045_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38045_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38045_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38045_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38045_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38045_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38045_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38045_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38045_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38045_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38045_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38045_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38045_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38045_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38045_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38045_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38045_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38045_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38045_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38045_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38045_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38045_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38045_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38046_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38046_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38046_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38046_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38046_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38046_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38046_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38046_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38046_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38046_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38046_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38046_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38046_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38046_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38046_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38046_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38046_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38046_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38046_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38046_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38046_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38046_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38046_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38046_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38046_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38046_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38046_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38046_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38046_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38046_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38046_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38046_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38047_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38047_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38047_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38047_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38047_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38047_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38047_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38047_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38047_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38047_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38047_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38047_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38047_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38047_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38047_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38047_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38047_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38047_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38047_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38047_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38047_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38047_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38047_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38047_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38047_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38047_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38047_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38047_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38047_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38047_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38047_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38047_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38048_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38048_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38048_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38048_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38048_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38048_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38048_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38048_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38048_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38048_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38048_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38048_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38048_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38048_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38048_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38048_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38048_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38048_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38048_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38048_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38048_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38048_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38048_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38048_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38048_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38048_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38048_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38048_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38048_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38048_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38048_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38048_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38049_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38049_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38049_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38049_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38049_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38049_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38049_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38049_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38049_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38049_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38049_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38049_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38049_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38049_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38049_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38049_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38049_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38049_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38049_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38049_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38049_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38049_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38049_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38049_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38049_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38049_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38049_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38049_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38049_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38049_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38049_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38049_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38050_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38050_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38050_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38050_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38050_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38050_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38050_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38050_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38050_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38050_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38050_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38050_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38050_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38050_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38050_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38050_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38050_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38050_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38050_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38050_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38050_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38050_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38050_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38050_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38050_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38050_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38050_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38050_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38050_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38050_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38050_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38050_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38051_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38051_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38051_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38051_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38051_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38051_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38051_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
mprj_io[31]          -       clk       out_hold -          untested  false_paths
mprj_io[31]          -       clk       out_setup -         untested  false_paths
mprj_io[30]          -       clk       out_hold -          untested  false_paths
mprj_io[30]          -       clk       out_setup -         untested  false_paths
mprj_io[29]          -       clk       out_hold -          untested  false_paths
mprj_io[29]          -       clk       out_setup -         untested  false_paths
mprj_io[18]          -       clk       out_hold -          untested  false_paths
mprj_io[18]          -       clk       out_setup -         untested  false_paths
mprj_io[17]          -       clk       out_hold -          untested  false_paths
mprj_io[17]          -       clk       out_setup -         untested  false_paths
mprj_io[16]          -       clk       out_hold -          untested  false_paths
mprj_io[16]          -       clk       out_setup -         untested  false_paths
mprj_io[13]          -       clk       out_hold -          untested  false_paths
mprj_io[13]          -       clk       out_setup -         untested  false_paths
chip_core/_38332_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38332_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38332_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38332_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38332_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38332_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38332_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6731_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6731_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6731_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6731_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6731_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6732_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6732_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6732_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6732_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6732_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6734_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6734_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6734_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6734_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6734_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7241_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7241_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7241_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7241_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7241_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7241_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7241_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7283_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7283_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7283_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7283_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7283_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6664_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6664_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6664_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6664_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6664_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6665_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6665_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6665_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6665_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6665_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7291_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7291_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7291_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7291_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7291_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7292_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7292_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7292_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7292_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7292_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7293_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7293_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7293_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7293_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7293_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7294_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7294_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7294_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7294_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7294_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38062_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38062_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38062_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38062_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38062_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38062_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38062_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38062_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38062_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38062_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38062_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38062_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38062_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38062_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38062_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38062_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38062_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38062_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38062_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38062_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38062_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38062_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38062_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38062_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38062_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38062_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38062_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38062_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38062_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38062_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38062_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38062_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38063_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38063_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38063_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38063_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38063_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38063_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38063_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38063_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38063_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38063_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38063_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38063_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38063_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38063_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38063_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38063_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38063_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38063_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38063_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38063_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38063_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38063_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38063_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38063_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38063_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38063_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38063_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38063_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38063_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38063_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38063_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38063_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38064_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38064_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38064_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38064_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38064_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38064_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38064_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38064_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38064_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38064_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38064_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38064_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38064_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38064_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38064_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38064_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38064_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38064_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38064_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38064_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38064_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38064_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38064_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38064_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38064_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38064_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38064_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38064_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38064_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38064_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38064_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38064_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38065_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38065_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38065_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38065_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38065_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38065_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38065_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38065_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38065_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38065_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38065_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38065_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38065_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38065_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38065_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38065_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38065_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38065_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38065_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38065_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38065_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38065_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38065_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38065_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38065_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38065_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38065_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38065_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38065_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38065_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38065_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38065_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38066_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38066_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38066_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38066_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38066_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38066_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38066_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38066_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38066_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38066_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38066_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38066_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38066_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38066_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38066_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38066_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38066_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38066_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38066_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38066_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38066_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38066_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38066_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38066_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38066_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38066_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38066_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38066_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38066_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38066_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38066_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38066_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38067_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38067_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38067_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38067_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38067_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38067_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38067_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38067_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38067_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38067_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38067_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38067_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38067_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38067_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38067_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38067_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38067_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38067_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38067_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38067_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38067_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38067_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38067_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38067_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38067_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38067_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38067_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38067_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38067_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38067_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38067_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38067_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38068_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38068_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38068_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38068_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38068_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38068_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38068_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38068_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38068_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38068_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38068_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38068_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38068_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38068_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38068_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38068_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38068_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38068_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38068_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38068_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38068_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38068_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38068_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38068_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38068_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38068_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38068_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38068_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38068_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38068_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38068_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38068_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38069_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38069_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38069_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38069_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38069_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38069_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38069_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38069_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38069_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38069_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38069_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38069_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38069_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38069_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38069_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38069_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38069_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38069_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38069_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38069_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38069_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38069_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38069_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38069_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38069_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38069_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38069_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38069_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38069_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38069_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38069_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38069_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38070_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38070_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38070_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38070_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38070_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38070_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38070_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38070_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38070_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38070_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38070_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38070_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38070_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38070_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38070_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38070_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38070_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38070_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38070_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38070_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38070_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38070_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38070_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38070_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38070_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38070_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38070_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38070_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38070_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38070_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38070_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38070_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38071_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38071_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38071_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38071_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38071_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38071_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38071_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38071_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38071_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38071_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38071_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38071_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38071_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38071_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38071_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38071_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38071_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38071_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38071_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38071_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38071_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38071_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38071_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38071_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38071_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38071_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38071_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38071_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38071_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38071_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38071_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38071_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38072_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38072_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38072_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38072_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38072_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38072_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38072_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38073_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38073_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38073_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38073_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38073_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38073_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38073_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38074_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38074_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38074_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38074_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38074_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38074_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38074_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38075_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38075_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38075_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38075_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38075_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38075_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38075_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38076_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38076_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38076_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38076_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38076_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38076_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38076_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38077_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38077_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38077_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38077_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38077_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38077_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38077_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38078_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38078_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38078_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38078_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38078_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38078_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38078_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38079_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38079_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38079_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38079_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38079_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38079_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38079_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38080_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38080_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38080_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38080_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38080_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38080_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38080_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38081_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38081_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38081_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38081_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38081_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38081_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38081_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38082_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38082_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38082_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38082_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38082_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38082_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38082_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
mprj_io[28]          -       clk       out_hold -          untested  false_paths
mprj_io[28]          -       clk       out_setup -         untested  false_paths
mprj_io[27]          -       clk       out_hold -          untested  false_paths
mprj_io[27]          -       clk       out_setup -         untested  false_paths
mprj_io[26]          -       clk       out_hold -          untested  false_paths
mprj_io[26]          -       clk       out_setup -         untested  false_paths
mprj_io[19]          -       clk       out_hold -          untested  false_paths
mprj_io[19]          -       clk       out_setup -         untested  false_paths
chip_core/_38323_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38323_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38323_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38323_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38323_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38323_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38323_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38324_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38324_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38324_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38324_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38324_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38324_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38324_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38325_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38325_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38325_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38325_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38325_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38325_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38325_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38326_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38326_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38326_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38326_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38326_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38326_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38326_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38327_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38327_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38327_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38327_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38327_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38327_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38327_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38328_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38328_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38328_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38328_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38328_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38328_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38328_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38329_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38329_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38329_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38329_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38329_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38329_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38329_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38330_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38330_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38330_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38330_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38330_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38330_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38330_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38331_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38331_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38331_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38331_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38331_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38331_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38331_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38333_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38333_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38333_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38333_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38333_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38333_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38333_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38355_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38355_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38355_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38355_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38355_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38355_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38355_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38355_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38355_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38355_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38355_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38355_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38355_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38355_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38355_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38355_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38355_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38355_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38355_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38355_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38355_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38355_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38355_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38355_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38355_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38355_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38355_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38355_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38355_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38355_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38355_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38355_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38356_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38356_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38356_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38356_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38356_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38356_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38356_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38356_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38356_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38356_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38356_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38356_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38356_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38356_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38356_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38356_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38356_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38356_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38356_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38356_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38356_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38356_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38356_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38356_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38356_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38356_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38356_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38356_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38356_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38356_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38356_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38356_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38357_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38357_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38357_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38357_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38357_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38357_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38357_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38357_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38357_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38357_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38357_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38357_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38357_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38357_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38357_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38357_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38357_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38357_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38357_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38357_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38357_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38357_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38357_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38357_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38357_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38357_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38357_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38357_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38357_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38357_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38357_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38357_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38358_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38358_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38358_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38358_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38358_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38358_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38358_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38358_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38358_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38358_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38358_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38358_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38358_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38358_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38358_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38358_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38358_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38358_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38358_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38358_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38358_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38358_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38358_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38358_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38358_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38358_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38358_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38358_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38358_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38358_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38358_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38358_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38359_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38359_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38359_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38359_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38359_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38359_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38359_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38359_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38359_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38359_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38359_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38359_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38359_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38359_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38359_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38359_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38359_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38359_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38359_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38359_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38359_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38359_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38359_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38359_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38359_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38359_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38359_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38359_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38359_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38359_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38359_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38359_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38360_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38360_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38360_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38360_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38360_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38360_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38360_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38360_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38360_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38360_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38360_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38360_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38360_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38360_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38360_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38360_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38360_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38360_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38360_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38360_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38360_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38360_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38360_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38360_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38360_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38360_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38360_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38360_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38360_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38360_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38360_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38360_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38361_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38361_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38361_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38361_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38361_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38361_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38361_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38361_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38361_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38361_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38361_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38361_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38361_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38361_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38361_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38361_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38361_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38361_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38361_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38361_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38361_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38361_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38361_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38361_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38361_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38361_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38361_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38361_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38361_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38361_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38361_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38361_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38362_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38362_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38362_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38362_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38362_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38362_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38362_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38362_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38362_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38362_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38362_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38362_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38362_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38362_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38362_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38362_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38362_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38362_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38362_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38362_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38362_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38362_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38362_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38362_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38362_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38362_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38362_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38362_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38362_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38362_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38362_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38362_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38363_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38363_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38363_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38363_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38363_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38363_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38363_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38363_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38363_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38363_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38363_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38363_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38363_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38363_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38363_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38363_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38363_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38363_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38363_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38363_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38363_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38363_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38363_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38363_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38363_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38363_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38363_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38363_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38363_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38363_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38363_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38363_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38364_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38364_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38364_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38364_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38364_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38364_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38364_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38364_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38364_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38364_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38364_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38364_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38364_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38364_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38364_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38364_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38364_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38364_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38364_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38364_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38364_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38364_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38364_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38364_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38364_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38364_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38364_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38364_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38364_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38364_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38364_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38364_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/housekeeping/_7245_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7245_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7245_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7245_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7245_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7245_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7245_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7251_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7251_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7251_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7251_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7251_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7251_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7251_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/_35461_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_35461_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_35461_/CLK -      -         min_period -        untested  no_clock
chip_core/_35461_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35461_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35461_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_35461_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35461_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35461_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_35461_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35461_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35461_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_35461_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_35461_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_35461_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_35461_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_35461_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_35461_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_38093_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38093_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38093_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38093_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38093_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38093_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38093_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38094_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38094_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38094_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38094_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38094_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38094_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38094_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38095_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38095_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38095_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38095_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38095_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38095_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38095_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38096_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38096_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38096_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38096_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38096_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38096_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38096_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38097_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38097_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38097_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38097_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38097_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38097_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38097_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38098_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38098_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38098_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38098_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38098_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38098_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38098_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38099_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38099_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38099_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38099_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38099_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38099_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38099_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38100_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38100_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38100_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38100_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38100_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38100_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38100_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38101_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38101_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38101_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38101_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38101_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38101_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38101_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38102_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38102_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38102_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38102_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38102_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38102_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38102_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38103_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38103_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38103_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38103_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38103_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38103_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38103_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
mprj_io[37]          -       clk       out_hold -          untested  false_paths
mprj_io[37]          -       clk       out_setup -         untested  false_paths
mprj_io[36]          -       clk       out_hold -          untested  false_paths
mprj_io[36]          -       clk       out_setup -         untested  false_paths
mprj_io[25]          -       clk       out_hold -          untested  false_paths
mprj_io[25]          -       clk       out_setup -         untested  false_paths
chip_core/_38120_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38120_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38120_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38120_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38120_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38120_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38120_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38121_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38121_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38121_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38121_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38121_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38121_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38121_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38122_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38122_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38122_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38122_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38122_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38122_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38122_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38123_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38123_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38123_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38123_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38123_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38123_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38123_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38124_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38124_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38124_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38124_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38124_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38124_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38124_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38145_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38145_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38145_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38145_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38145_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38145_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38145_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6820_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6820_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6820_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6820_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6820_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6820_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6820_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6821_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6821_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6821_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6821_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6821_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6821_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6821_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7244_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7244_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7244_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7244_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7244_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7244_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7244_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7246_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7246_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7246_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7246_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7246_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7246_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7246_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7248_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7248_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7248_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7248_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7248_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7248_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7248_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7249_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7249_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7249_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7249_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7249_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7249_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7249_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/_35463_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_35463_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_35463_/CLK -      -         min_period -        untested  no_clock
chip_core/_35463_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35463_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35463_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_35463_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35463_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35463_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_35463_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35463_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35463_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_35463_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_35463_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_35463_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_35463_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_35463_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_35463_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_35464_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_35464_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_35464_/CLK -      -         min_period -        untested  no_clock
chip_core/_35464_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35464_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35464_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_35464_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35464_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35464_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_35464_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35464_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35464_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_35464_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_35464_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_35464_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_35464_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_35464_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_35464_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_37936_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37936_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37936_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37936_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37936_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37936_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37936_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37936_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37936_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37936_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37936_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37936_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37936_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37936_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37936_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37936_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37936_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37936_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37936_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37936_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37936_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37936_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37936_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37936_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37936_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37936_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37936_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37936_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37936_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37936_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37936_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37936_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37937_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37937_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37937_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37937_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37937_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37937_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37937_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37937_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37937_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37937_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37937_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37937_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37937_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37937_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37937_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37937_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37937_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37937_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37937_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37937_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37937_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37937_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37937_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37937_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37937_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37937_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37937_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37937_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37937_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37937_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37937_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37937_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37938_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37938_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37938_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37938_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37938_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37938_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37938_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37938_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37938_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37938_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37938_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37938_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37938_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37938_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37938_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37938_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37938_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37938_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37938_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37938_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37938_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37938_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37938_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37938_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37938_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37938_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37938_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37938_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37938_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37938_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37938_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37938_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37939_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37939_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37939_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37939_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37939_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37939_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37939_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37939_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37939_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37939_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37939_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37939_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37939_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37939_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37939_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37939_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37939_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37939_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37939_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37939_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37939_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37939_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37939_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37939_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37939_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37939_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37939_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37939_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37939_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37939_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37939_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37939_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37940_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37940_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37940_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37940_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37940_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37940_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37940_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37940_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37940_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37940_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37940_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37940_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37940_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37940_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37940_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37940_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37940_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37940_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37940_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37940_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37940_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37940_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37940_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37940_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37940_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37940_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37940_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37940_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37940_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37940_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37940_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37940_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37941_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37941_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37941_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37941_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37941_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37941_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37941_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37941_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37941_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37941_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37941_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37941_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37941_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37941_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37941_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37941_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37941_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37941_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37941_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37941_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37941_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37941_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37941_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37941_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37941_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37941_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37941_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37941_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37941_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37941_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37941_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37941_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37942_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37942_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37942_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37942_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37942_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37942_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37942_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37942_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37942_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37942_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37942_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37942_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37942_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37942_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37942_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37942_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37942_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37942_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37942_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37942_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37942_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37942_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37942_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37942_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37942_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37942_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37942_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37942_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37942_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37942_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37942_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37942_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37943_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37943_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37943_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37943_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37943_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37943_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37943_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37943_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37943_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37943_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37943_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37943_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37943_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37943_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37943_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37943_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37943_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37943_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37943_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37943_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37943_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37943_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37943_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37943_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37943_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37943_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37943_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37943_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37943_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37943_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37943_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37943_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37944_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37944_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37944_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37944_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37944_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37944_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37944_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37944_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37944_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37944_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37944_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37944_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37944_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37944_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37944_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37944_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37944_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37944_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37944_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37944_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37944_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37944_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37944_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37944_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37944_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37944_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37944_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37944_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37944_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37944_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37944_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37944_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37945_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37945_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_37945_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37945_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37945_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37945_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37945_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_37945_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37945_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37945_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_37945_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_37945_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37945_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_37945_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37945_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37945_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37945_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37945_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37945_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37945_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37945_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37945_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_37945_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37945_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37945_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37945_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_37945_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37945_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_37945_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37945_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_37945_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_37945_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38083_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38083_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38083_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38083_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38083_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38083_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38083_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38083_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38083_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38083_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38083_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38083_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38083_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38083_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38083_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38083_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38083_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38083_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38083_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38083_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38083_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38083_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38083_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38083_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38083_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38083_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38083_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38083_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38083_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38083_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38083_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38083_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38084_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38084_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38084_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38084_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38084_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38084_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38084_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38084_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38084_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38084_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38084_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38084_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38084_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38084_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38084_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38084_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38084_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38084_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38084_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38084_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38084_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38084_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38084_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38084_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38084_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38084_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38084_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38084_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38084_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38084_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38084_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38084_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38085_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38085_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38085_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38085_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38085_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38085_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38085_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38085_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38085_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38085_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38085_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38085_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38085_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38085_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38085_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38085_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38085_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38085_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38085_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38085_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38085_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38085_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38085_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38085_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38085_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38085_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38085_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38085_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38085_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38085_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38085_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38085_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38086_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38086_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38086_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38086_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38086_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38086_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38086_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38086_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38086_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38086_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38086_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38086_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38086_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38086_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38086_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38086_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38086_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38086_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38086_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38086_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38086_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38086_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38086_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38086_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38086_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38086_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38086_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38086_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38086_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38086_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38086_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38086_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38087_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38087_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38087_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38087_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38087_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38087_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38087_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38087_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38087_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38087_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38087_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38087_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38087_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38087_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38087_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38087_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38087_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38087_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38087_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38087_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38087_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38087_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38087_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38087_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38087_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38087_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38087_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38087_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38087_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38087_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38087_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38087_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38088_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38088_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38088_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38088_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38088_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38088_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38088_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38088_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38088_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38088_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38088_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38088_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38088_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38088_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38088_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38088_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38088_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38088_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38088_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38088_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38088_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38088_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38088_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38088_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38088_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38088_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38088_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38088_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38088_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38088_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38088_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38088_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38089_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38089_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38089_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38089_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38089_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38089_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38089_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38089_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38089_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38089_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38089_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38089_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38089_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38089_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38089_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38089_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38089_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38089_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38089_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38089_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38089_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38089_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38089_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38089_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38089_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38089_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38089_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38089_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38089_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38089_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38089_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38089_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38090_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38090_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38090_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38090_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38090_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38090_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38090_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38090_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38090_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38090_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38090_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38090_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38090_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38090_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38090_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38090_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38090_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38090_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38090_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38090_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38090_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38090_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38090_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38090_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38090_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38090_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38090_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38090_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38090_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38090_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38090_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38090_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38091_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38091_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38091_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38091_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38091_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38091_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38091_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38091_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38091_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38091_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38091_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38091_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38091_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38091_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38091_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38091_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38091_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38091_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38091_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38091_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38091_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38091_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38091_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38091_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38091_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38091_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38091_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38091_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38091_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38091_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38091_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38091_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38092_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38092_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38092_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38092_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38092_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38092_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38092_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38092_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38092_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38092_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38092_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38092_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38092_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38092_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38092_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38092_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38092_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38092_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38092_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38092_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38092_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38092_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38092_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38092_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38092_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38092_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38092_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38092_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38092_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38092_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38092_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38092_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38114_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38114_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38114_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38114_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38114_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38114_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38114_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38115_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38115_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38115_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38115_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38115_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38115_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38115_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38116_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38116_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38116_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38116_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38116_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38116_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38116_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38117_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38117_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38117_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38117_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38117_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38117_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38117_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38118_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38118_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38118_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38118_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38118_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38118_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38118_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38119_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38119_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38119_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38119_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38119_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38119_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38119_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
mprj_io[24]          -       clk       out_hold -          untested  false_paths
mprj_io[24]          -       clk       out_setup -         untested  false_paths
mprj_io[23]          -       clk       out_hold -          untested  false_paths
mprj_io[23]          -       clk       out_setup -         untested  false_paths
mprj_io[22]          -       clk       out_hold -          untested  false_paths
mprj_io[22]          -       clk       out_setup -         untested  false_paths
mprj_io[21]          -       clk       out_hold -          untested  false_paths
mprj_io[21]          -       clk       out_setup -         untested  false_paths
chip_core/_38135_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38135_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38135_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38135_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38135_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38135_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38135_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38136_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38136_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38136_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38136_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38136_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38136_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38136_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38137_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38137_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38137_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38137_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38137_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38137_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38137_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38138_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38138_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38138_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38138_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38138_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38138_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38138_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38139_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38139_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38139_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38139_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38139_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38139_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38139_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38140_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38140_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38140_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38140_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38140_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38140_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38140_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38141_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38141_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38141_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38141_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38141_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38141_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38141_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38142_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38142_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38142_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38142_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38142_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38142_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38142_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38143_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38143_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38143_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38143_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38143_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38143_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38143_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38144_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38144_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38144_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38144_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38144_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38144_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38144_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38700_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38700_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38700_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38700_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38700_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38700_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38700_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38701_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38701_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38701_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38701_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38701_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38701_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38701_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38702_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38702_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38702_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38702_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38702_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38702_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38702_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38703_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38703_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38703_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38703_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38703_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38703_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38703_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38704_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38704_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38704_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38704_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38704_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38704_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38704_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38705_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38705_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38705_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38705_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38705_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38705_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38705_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38706_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38706_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38706_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38706_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38706_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38706_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38706_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38707_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38707_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38707_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38707_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38707_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38707_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38707_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38708_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38708_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38708_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38708_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38708_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38708_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38708_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38709_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38709_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38709_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38709_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38709_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38709_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38709_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38710_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38710_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38710_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38710_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38710_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38710_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38710_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38334_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38334_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38334_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38334_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38334_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38334_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38334_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38334_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38334_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38334_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38334_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38334_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38334_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38334_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38334_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38334_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38334_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38334_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38334_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38334_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38334_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38334_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38334_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38334_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38334_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38334_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38334_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38334_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38334_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38334_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38334_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38334_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38335_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38335_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38335_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38335_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38335_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38335_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38335_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38335_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38335_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38335_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38335_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38335_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38335_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38335_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38335_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38335_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38335_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38335_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38335_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38335_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38335_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38335_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38335_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38335_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38335_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38335_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38335_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38335_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38335_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38335_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38335_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38335_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38336_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38336_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38336_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38336_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38336_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38336_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38336_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38336_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38336_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38336_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38336_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38336_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38336_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38336_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38336_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38336_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38336_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38336_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38336_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38336_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38336_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38336_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38336_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38336_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38336_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38336_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38336_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38336_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38336_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38336_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38336_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38336_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38337_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38337_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38337_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38337_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38337_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38337_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38337_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38337_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38337_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38337_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38337_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38337_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38337_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38337_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38337_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38337_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38337_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38337_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38337_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38337_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38337_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38337_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38337_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38337_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38337_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38337_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38337_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38337_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38337_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38337_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38337_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38337_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38338_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38338_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38338_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38338_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38338_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38338_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38338_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38338_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38338_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38338_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38338_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38338_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38338_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38338_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38338_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38338_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38338_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38338_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38338_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38338_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38338_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38338_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38338_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38338_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38338_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38338_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38338_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38338_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38338_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38338_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38338_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38338_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38339_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38339_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38339_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38339_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38339_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38339_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38339_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38339_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38339_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38339_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38339_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38339_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38339_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38339_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38339_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38339_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38339_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38339_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38339_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38339_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38339_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38339_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38339_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38339_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38339_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38339_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38339_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38339_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38339_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38339_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38339_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38339_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38340_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38340_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38340_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38340_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38340_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38340_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38340_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38340_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38340_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38340_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38340_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38340_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38340_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38340_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38340_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38340_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38340_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38340_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38340_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38340_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38340_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38340_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38340_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38340_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38340_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38340_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38340_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38340_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38340_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38340_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38340_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38340_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38341_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38341_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38341_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38341_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38341_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38341_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38341_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38341_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38341_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38341_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38341_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38341_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38341_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38341_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38341_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38341_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38341_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38341_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38341_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38341_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38341_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38341_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38341_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38341_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38341_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38341_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38341_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38341_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38341_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38341_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38341_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38341_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38342_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38342_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38342_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38342_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38342_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38342_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38342_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38342_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38342_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38342_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38342_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38342_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38342_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38342_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38342_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38342_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38342_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38342_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38342_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38342_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38342_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38342_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38342_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38342_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38342_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38342_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38342_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38342_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38342_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38342_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38342_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38342_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38343_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38343_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38343_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38343_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38343_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38343_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38343_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38343_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38343_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38343_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38343_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38343_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38343_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38343_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38343_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38343_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38343_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38343_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38343_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38343_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38343_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38343_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38343_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38343_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38343_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38343_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38343_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38343_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38343_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38343_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38343_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38343_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/housekeeping/_6920_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6920_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6920_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6920_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6920_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6920_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6920_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6921_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6921_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6921_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6921_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6921_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6921_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6921_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6712_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6712_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6712_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6712_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6712_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6712_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6712_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6922_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6922_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6922_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6922_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6922_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6922_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6922_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6713_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6713_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6713_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6713_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6713_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6713_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6713_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6923_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6923_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6923_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6923_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6923_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6923_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6923_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6715_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6715_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6715_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6715_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6715_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6715_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6715_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6718_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6718_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6718_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6718_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6718_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6718_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6718_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6719_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6719_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6719_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6719_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6719_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6719_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6719_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7130_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7130_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7130_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7130_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7130_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7130_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7130_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7131_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7131_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7131_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7131_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7131_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7131_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7131_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7132_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7132_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7132_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7132_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7132_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7132_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7132_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7133_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7133_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7133_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7133_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7133_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7133_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7133_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7137_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7137_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7137_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7137_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7137_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7137_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7137_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7139_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7139_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7139_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7139_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7139_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7139_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7139_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6722_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6722_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6722_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6722_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6722_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6722_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6722_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6723_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6723_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6723_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6723_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6723_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6723_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6723_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6726_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6726_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6726_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6726_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6726_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6726_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6726_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6727_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6727_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6727_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6727_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6727_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6727_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6727_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6728_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6728_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6728_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6728_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6728_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6728_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6728_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6729_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6729_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6729_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6729_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6729_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6729_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6729_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7142_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7142_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7142_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7142_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7142_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7142_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7142_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7143_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7143_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7143_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7143_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7143_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7143_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7143_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7144_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7144_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7144_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7144_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7144_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7144_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7144_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7145_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7145_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7145_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7145_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7145_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7145_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7145_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7146_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7146_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7146_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7146_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7146_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7146_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7146_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7147_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7147_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7147_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7147_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7147_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7147_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7147_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7148_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7148_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7148_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7148_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7148_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7148_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7148_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7149_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7149_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7149_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7149_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7149_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7149_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7149_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6940_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6940_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6940_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6940_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6940_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6940_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6940_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6941_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6941_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6941_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6941_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6941_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6941_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6941_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6942_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6942_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6942_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6942_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6942_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6942_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6942_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6943_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6943_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6943_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6943_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6943_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6943_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6943_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6944_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6944_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6944_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6944_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6944_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6944_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6944_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6945_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6945_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6945_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6945_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6945_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6945_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6945_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6946_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6946_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6946_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6946_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6946_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6946_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6946_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6947_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6947_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6947_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6947_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6947_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6947_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6947_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6956_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6956_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6956_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6956_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6956_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6956_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6956_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6957_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6957_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6957_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6957_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6957_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6957_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6957_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6958_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6958_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6958_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6958_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6958_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6958_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6958_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6959_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6959_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6959_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6959_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6959_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6959_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6959_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6960_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6960_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6960_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6960_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6960_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6960_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6960_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6961_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6961_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6961_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6961_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6961_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6961_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6961_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6962_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6962_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6962_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6962_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6962_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6962_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6962_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6963_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6963_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6963_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6963_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6963_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6963_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6963_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6988_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6988_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6988_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6988_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6988_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6988_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6988_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6989_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6989_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6989_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6989_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6989_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6989_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6989_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7198_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7198_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7198_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7198_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7198_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7198_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7198_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7199_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7199_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7199_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7199_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7199_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7199_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7199_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6990_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6990_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6990_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6990_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6990_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6990_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6990_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6991_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6991_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6991_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6991_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6991_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6991_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6991_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6992_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6992_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6992_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6992_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6992_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6992_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6992_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6993_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6993_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6993_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6993_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6993_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6993_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6993_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6994_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6994_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6994_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6994_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6994_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6994_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6994_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6995_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6995_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6995_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6995_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6995_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6995_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6995_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6787_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6787_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6787_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6787_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6787_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6787_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6787_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6788_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6788_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6788_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6788_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6788_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6788_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6788_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7200_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7200_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7200_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7200_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7200_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7200_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7200_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7201_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7201_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7201_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7201_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7201_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7201_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7201_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7202_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7202_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7202_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7202_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7202_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7202_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7202_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7203_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7203_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7203_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7203_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7203_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7203_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7203_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7204_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7204_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7204_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7204_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7204_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7204_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7204_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7205_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7205_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7205_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7205_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7205_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7205_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7205_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7206_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7206_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7206_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7206_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7206_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7206_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7206_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7207_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7207_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7207_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7207_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7207_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7207_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7207_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7209_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7209_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7209_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7209_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7209_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7209_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7209_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7210_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7210_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7210_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7210_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7210_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7210_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7210_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7211_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7211_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7211_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7211_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7211_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7211_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7211_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7212_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7212_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7212_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7212_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7212_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7212_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7212_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7213_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7213_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7213_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7213_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7213_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7213_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7213_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7242_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7242_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7242_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7242_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7242_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7242_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7242_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7243_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7243_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7243_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7243_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7243_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7243_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7243_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7247_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7247_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7247_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7247_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7247_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7247_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7247_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7250_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7250_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7250_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7250_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7250_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7250_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7250_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7259_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7259_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7259_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7259_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7259_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7259_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7259_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_6845_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6845_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6845_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6845_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6845_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6845_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6845_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6846_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6846_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6846_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6846_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6846_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6846_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6846_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6847_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6847_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6847_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6847_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6847_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6847_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6847_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6848_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6848_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6848_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6848_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6848_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6848_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6848_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6851_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6851_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6851_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6851_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6851_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6851_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6851_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6852_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6852_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6852_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6852_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6852_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6852_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6852_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6857_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6857_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6857_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6857_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6857_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6857_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6857_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6858_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6858_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6858_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6858_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6858_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6858_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6858_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7270_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7270_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7270_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7270_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7270_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7271_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7271_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7271_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7271_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7271_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7272_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7272_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7272_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7272_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7272_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7273_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7273_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7273_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7273_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7273_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7274_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7274_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7274_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7274_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7274_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7275_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7275_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7275_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7275_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7275_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7276_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7276_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7276_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7276_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7276_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7277_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7277_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7277_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7277_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7277_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7068_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7068_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7068_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7068_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7068_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7068_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7068_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7069_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7069_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7069_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7069_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7069_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7069_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7069_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7279_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7279_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7279_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7279_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7279_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7070_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7070_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7070_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7070_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7070_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7070_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7070_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7071_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7071_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7071_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7071_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7071_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7071_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7071_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7072_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7072_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7072_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7072_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7072_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7072_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7072_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7073_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7073_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7073_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7073_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7073_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7073_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7073_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7074_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7074_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7074_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7074_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7074_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7074_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7074_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7075_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7075_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7075_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7075_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7075_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7075_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7075_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7076_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7076_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7076_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7076_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7076_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7076_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7076_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7077_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7077_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7077_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7077_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7077_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7077_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7077_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7078_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7078_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7078_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7078_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7078_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7078_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7078_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7079_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7079_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7079_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7079_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7079_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7079_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7079_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7080_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7080_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7080_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7080_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7080_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7080_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7080_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7081_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7081_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7081_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7081_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7081_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7081_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7081_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7082_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7082_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7082_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7082_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7082_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7082_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7082_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7083_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7083_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7083_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7083_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7083_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7083_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7083_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7084_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7084_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7084_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7084_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7084_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7084_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7084_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7085_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7085_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7085_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7085_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7085_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7085_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7085_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7296_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7296_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7296_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7296_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7296_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7296_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7296_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7297_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7297_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7297_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7297_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7297_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7297_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7297_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6674_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6674_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6674_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6674_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6674_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6674_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6674_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6675_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6675_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6675_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6675_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6675_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6675_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6675_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6676_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6676_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6676_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6676_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6676_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6676_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6676_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6677_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6677_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6677_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6677_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6677_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6677_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6677_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6678_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6678_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6678_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6678_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6678_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6678_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6678_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6679_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6679_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6679_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6679_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6679_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6679_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6679_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6680_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6680_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6680_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6680_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6680_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6680_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6680_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6681_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6681_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6681_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6681_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6681_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6681_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6681_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7105_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7105_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7105_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7105_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7105_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7105_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7105_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6901_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6901_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6901_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6901_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6901_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6901_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6901_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6694_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6694_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6694_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6694_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6694_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6694_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6694_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6903_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6903_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6903_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6903_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6903_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6903_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6903_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6695_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6695_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6695_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6695_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6695_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6695_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6695_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6904_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6904_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6904_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6904_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6904_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6904_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6904_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6905_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6905_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6905_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6905_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6905_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6905_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6905_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6697_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6697_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6697_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6697_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6697_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6697_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6697_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6698_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6698_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6698_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6698_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6698_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6698_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6698_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6699_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6699_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6699_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6699_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6699_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6699_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6699_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7110_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7110_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7110_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7110_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7110_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7110_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7110_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7111_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7111_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7111_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7111_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7111_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7111_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7111_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7112_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7112_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7112_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7112_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7112_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7112_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7112_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7113_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7113_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7113_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7113_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7113_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7113_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7113_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7114_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7114_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7114_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7114_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7114_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7114_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7114_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7115_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7115_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7115_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7115_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7115_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7115_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7115_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7116_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7116_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7116_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7116_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7116_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7116_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7116_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7117_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7117_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7117_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7117_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7117_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7117_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7117_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6700_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6700_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6700_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6700_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6700_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6700_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6700_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6701_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6701_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6701_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6701_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6701_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6701_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6701_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6702_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6702_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6702_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6702_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6702_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6702_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6702_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6703_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6703_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6703_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6703_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6703_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6703_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6703_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6704_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6704_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6704_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6704_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6704_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6704_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6704_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6705_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6705_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6705_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6705_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6705_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6705_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6705_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6916_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6916_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6916_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6916_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6916_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6916_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6916_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6917_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6917_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6917_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6917_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6917_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6917_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6917_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6918_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6918_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6918_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6918_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6918_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6918_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6918_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6709_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6709_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6709_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6709_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6709_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6709_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6709_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6919_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6919_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6919_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6919_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6919_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6919_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6919_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7126_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7126_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7126_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7126_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7126_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7126_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7126_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7127_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7127_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7127_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7127_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7127_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7127_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7127_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7128_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7128_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7128_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7128_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7128_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7128_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7128_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7129_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7129_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7129_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7129_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7129_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7129_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7129_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_35178_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_35178_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_35178_/CLK -      -         min_period sdf_cond(ENABLE_D===1'b1) untested constant_disabled
chip_core/_35178_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D===1'b1) untested constant_disabled
chip_core/_35178_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D===1'b1) untested constant_disabled
chip_core/_38104_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38104_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38104_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38104_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38104_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38104_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38104_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38104_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38104_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38104_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38104_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38104_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38104_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38104_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38104_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38104_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38104_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38104_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38104_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38104_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38104_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38104_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38104_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38104_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38104_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38104_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38104_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38104_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38104_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38104_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38104_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38104_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38105_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38105_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38105_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38105_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38105_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38105_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38105_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38105_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38105_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38105_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38105_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38105_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38105_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38105_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38105_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38105_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38105_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38105_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38105_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38105_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38105_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38105_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38105_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38105_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38105_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38105_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38105_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38105_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38105_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38105_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38105_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38105_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38106_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38106_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38106_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38106_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38106_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38106_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38106_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38106_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38106_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38106_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38106_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38106_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38106_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38106_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38106_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38106_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38106_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38106_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38106_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38106_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38106_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38106_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38106_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38106_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38106_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38106_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38106_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38106_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38106_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38106_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38106_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38106_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38107_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38107_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38107_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38107_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38107_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38107_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38107_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38107_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38107_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38107_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38107_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38107_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38107_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38107_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38107_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38107_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38107_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38107_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38107_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38107_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38107_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38107_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38107_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38107_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38107_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38107_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38107_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38107_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38107_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38107_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38107_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38107_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38108_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38108_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38108_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38108_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38108_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38108_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38108_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38108_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38108_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38108_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38108_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38108_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38108_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38108_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38108_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38108_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38108_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38108_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38108_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38108_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38108_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38108_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38108_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38108_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38108_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38108_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38108_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38108_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38108_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38108_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38108_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38108_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38109_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38109_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38109_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38109_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38109_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38109_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38109_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38109_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38109_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38109_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38109_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38109_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38109_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38109_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38109_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38109_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38109_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38109_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38109_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38109_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38109_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38109_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38109_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38109_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38109_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38109_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38109_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38109_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38109_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38109_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38109_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38109_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38110_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38110_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38110_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38110_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38110_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38110_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38110_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38110_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38110_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38110_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38110_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38110_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38110_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38110_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38110_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38110_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38110_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38110_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38110_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38110_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38110_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38110_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38110_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38110_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38110_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38110_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38110_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38110_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38110_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38110_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38110_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38110_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38111_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38111_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38111_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38111_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38111_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38111_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38111_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38111_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38111_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38111_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38111_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38111_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38111_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38111_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38111_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38111_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38111_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38111_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38111_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38111_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38111_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38111_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38111_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38111_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38111_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38111_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38111_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38111_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38111_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38111_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38111_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38111_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38112_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38112_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38112_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38112_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38112_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38112_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38112_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38112_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38112_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38112_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38112_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38112_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38112_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38112_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38112_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38112_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38112_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38112_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38112_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38112_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38112_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38112_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38112_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38112_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38112_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38112_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38112_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38112_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38112_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38112_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38112_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38112_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38113_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38113_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38113_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38113_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38113_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38113_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38113_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38113_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38113_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38113_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38113_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38113_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38113_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38113_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38113_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38113_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38113_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38113_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38113_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38113_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38113_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38113_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38113_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38113_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38113_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38113_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38113_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38113_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38113_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38113_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38113_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38113_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
mprj_io[20]          -       clk       out_hold -          untested  false_paths
mprj_io[20]          -       clk       out_setup -         untested  false_paths
mprj_io[10]          -       clk       out_hold -          untested  false_paths
mprj_io[10]          -       clk       out_setup -         untested  false_paths
mprj_io[8]           -       clk       out_hold -          untested  false_paths
mprj_io[8]           -       clk       out_setup -         untested  false_paths
chip_core/_38125_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38125_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38125_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38125_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38125_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38125_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38125_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38125_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38125_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38125_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38125_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38125_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38125_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38125_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38125_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38125_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38125_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38125_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38125_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38125_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38125_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38125_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38125_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38125_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38125_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38125_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38125_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38125_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38125_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38125_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38125_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38125_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38126_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38126_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38126_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38126_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38126_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38126_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38126_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38126_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38126_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38126_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38126_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38126_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38126_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38126_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38126_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38126_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38126_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38126_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38126_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38126_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38126_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38126_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38126_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38126_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38126_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38126_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38126_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38126_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38126_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38126_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38126_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38126_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38127_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38127_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38127_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38127_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38127_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38127_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38127_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38127_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38127_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38127_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38127_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38127_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38127_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38127_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38127_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38127_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38127_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38127_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38127_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38127_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38127_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38127_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38127_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38127_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38127_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38127_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38127_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38127_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38127_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38127_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38127_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38127_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38128_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38128_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38128_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38128_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38128_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38128_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38128_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38128_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38128_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38128_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38128_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38128_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38128_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38128_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38128_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38128_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38128_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38128_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38128_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38128_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38128_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38128_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38128_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38128_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38128_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38128_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38128_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38128_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38128_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38128_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38128_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38128_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38129_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38129_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38129_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38129_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38129_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38129_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38129_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38129_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38129_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38129_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38129_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38129_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38129_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38129_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38129_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38129_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38129_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38129_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38129_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38129_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38129_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38129_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38129_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38129_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38129_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38129_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38129_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38129_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38129_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38129_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38129_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38129_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38130_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38130_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38130_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38130_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38130_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38130_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38130_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38130_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38130_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38130_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38130_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38130_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38130_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38130_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38130_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38130_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38130_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38130_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38130_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38130_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38130_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38130_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38130_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38130_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38130_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38130_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38130_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38130_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38130_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38130_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38130_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38130_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38131_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38131_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38131_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38131_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38131_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38131_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38131_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38131_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38131_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38131_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38131_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38131_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38131_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38131_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38131_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38131_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38131_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38131_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38131_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38131_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38131_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38131_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38131_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38131_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38131_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38131_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38131_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38131_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38131_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38131_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38131_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38131_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38132_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38132_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38132_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38132_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38132_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38132_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38132_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38132_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38132_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38132_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38132_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38132_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38132_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38132_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38132_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38132_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38132_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38132_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38132_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38132_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38132_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38132_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38132_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38132_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38132_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38132_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38132_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38132_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38132_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38132_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38132_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38132_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38133_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38133_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38133_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38133_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38133_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38133_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38133_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38133_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38133_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38133_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38133_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38133_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38133_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38133_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38133_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38133_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38133_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38133_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38133_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38133_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38133_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38133_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38133_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38133_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38133_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38133_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38133_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38133_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38133_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38133_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38133_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38133_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38134_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38134_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38134_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38134_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38134_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38134_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38134_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38134_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38134_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38134_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38134_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38134_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38134_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38134_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38134_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38134_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38134_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38134_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38134_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38134_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38134_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38134_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38134_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38134_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38134_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38134_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38134_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38134_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38134_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38134_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38134_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38134_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/housekeeping/_6714_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6714_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6714_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6714_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6714_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6714_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6714_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6924_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6924_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6924_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6924_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6924_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6924_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6924_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6925_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6925_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6925_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6925_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6925_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6925_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6925_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6926_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6926_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6926_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6926_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6926_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6926_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6926_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6927_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6927_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6927_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6927_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6927_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6927_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6927_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6928_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6928_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6928_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6928_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6928_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6928_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6928_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6929_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6929_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6929_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6929_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6929_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6929_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6929_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7134_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7134_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7134_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7134_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7134_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7134_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7134_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7135_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7135_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7135_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7135_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7135_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7135_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7135_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7136_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7136_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7136_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7136_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7136_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7136_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7136_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7138_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7138_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7138_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7138_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7138_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7138_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7138_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6930_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6930_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6930_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6930_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6930_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6930_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6930_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6931_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6931_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6931_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6931_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6931_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6931_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6931_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7140_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7140_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7140_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7140_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7140_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7140_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7140_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7141_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7141_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7141_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7141_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7141_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7141_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7141_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7158_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7158_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7158_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7158_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7158_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7158_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7158_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7159_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7159_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7159_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7159_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7159_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7159_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7159_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6951_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6951_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6951_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6951_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6951_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6951_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6951_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6952_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6952_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6952_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6952_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6952_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6952_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6952_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6953_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6953_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6953_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6953_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6953_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6953_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6953_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6954_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6954_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6954_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6954_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6954_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6954_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6954_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7160_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7160_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7160_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7160_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7160_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7160_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7160_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7161_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7161_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7161_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7161_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7161_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7161_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7161_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7162_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7162_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7162_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7162_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7162_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7162_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7162_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7163_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7163_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7163_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7163_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7163_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7163_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7163_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7164_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7164_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7164_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7164_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7164_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7164_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7164_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7165_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7165_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7165_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7165_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7165_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7165_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7165_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7166_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7166_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7166_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7166_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7166_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7166_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7166_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7167_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7167_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7167_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7167_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7167_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7167_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7167_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7168_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7168_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7168_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7168_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7168_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7168_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7168_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7169_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7169_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7169_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7169_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7169_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7169_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7169_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7170_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7170_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7170_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7170_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7170_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7170_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7170_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7171_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7171_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7171_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7171_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7171_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7171_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7171_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7172_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7172_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7172_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7172_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7172_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7172_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7172_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7173_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7173_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7173_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7173_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7173_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7173_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7173_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7174_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7174_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7174_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7174_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7174_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7174_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7174_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7175_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7175_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7175_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7175_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7175_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7175_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7175_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7176_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7176_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7176_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7176_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7176_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7176_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7176_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7177_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7177_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7177_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7177_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7177_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7177_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7177_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7178_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7178_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7178_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7178_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7178_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7178_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7178_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7179_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7179_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7179_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7179_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7179_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7179_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7179_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6972_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6972_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6972_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6972_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6972_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6972_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6972_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6973_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6973_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6973_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6973_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6973_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6973_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6973_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6974_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6974_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6974_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6974_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6974_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6974_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6974_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6975_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6975_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6975_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6975_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6975_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6975_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6975_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6976_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6976_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6976_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6976_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6976_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6976_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6976_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6977_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6977_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6977_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6977_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6977_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6977_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6977_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6978_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6978_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6978_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6978_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6978_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6978_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6978_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6769_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6769_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6769_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6769_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6769_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6769_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6769_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7180_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7180_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7180_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7180_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7180_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7180_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7180_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6979_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6979_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6979_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6979_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6979_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6979_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6979_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7181_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7181_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7181_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7181_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7181_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7181_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7181_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7182_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7182_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7182_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7182_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7182_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7182_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7182_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7183_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7183_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7183_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7183_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7183_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7183_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7183_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7184_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7184_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7184_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7184_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7184_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7184_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7184_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7185_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7185_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7185_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7185_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7185_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7185_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7185_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7186_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7186_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7186_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7186_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7186_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7186_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7186_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7187_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7187_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7187_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7187_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7187_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7187_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7187_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7188_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7188_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7188_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7188_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7188_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7188_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7188_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7189_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7189_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7189_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7189_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7189_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7189_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7189_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6770_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6770_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6770_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6770_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6770_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6770_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6770_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6980_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6980_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6980_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6980_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6980_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6980_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6980_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6771_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6771_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6771_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6771_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6771_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6771_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6771_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6981_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6981_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6981_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6981_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6981_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6981_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6981_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6772_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6772_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6772_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6772_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6772_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6772_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6772_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6982_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6982_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6982_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6982_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6982_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6982_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6982_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6773_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6773_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6773_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6773_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6773_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6773_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6773_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6983_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6983_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6983_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6983_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6983_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6983_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6983_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6774_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6774_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6774_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6774_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6774_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6774_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6774_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6984_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6984_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6984_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6984_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6984_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6984_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6984_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6775_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6775_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6775_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6775_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6775_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6775_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6775_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6985_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6985_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6985_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6985_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6985_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6985_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6985_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6776_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6776_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6776_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6776_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6776_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6776_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6776_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6986_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6986_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6986_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6986_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6986_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6986_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6986_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6987_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6987_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6987_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6987_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6987_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6987_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6987_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7190_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7190_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7190_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7190_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7190_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7190_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7190_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7191_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7191_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7191_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7191_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7191_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7191_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7191_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7192_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7192_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7192_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7192_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7192_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7192_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7192_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7193_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7193_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7193_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7193_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7193_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7193_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7193_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7194_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7194_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7194_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7194_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7194_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7194_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7194_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7195_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7195_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7195_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7195_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7195_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7195_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7195_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7196_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7196_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7196_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7196_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7196_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7196_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7196_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7197_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7197_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7197_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7197_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7197_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7197_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7197_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7208_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7208_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7208_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7208_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7208_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7208_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7208_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6799_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6799_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6799_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6799_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6799_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6799_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6799_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6800_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6800_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6800_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6800_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6800_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6800_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6800_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6809_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6809_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6809_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6809_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6809_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6809_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6809_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7012_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7012_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7012_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7012_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7012_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7012_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7012_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7013_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7013_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7013_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7013_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7013_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7013_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7013_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7014_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7014_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7014_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7014_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7014_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7014_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7014_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7015_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7015_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7015_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7015_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7015_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7015_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7015_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7016_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7016_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7016_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7016_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7016_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7016_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7016_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7017_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7017_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7017_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7017_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7017_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7017_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7017_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7018_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7018_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7018_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7018_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7018_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7018_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7018_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7019_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7019_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7019_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7019_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7019_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7019_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7019_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6810_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6810_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6810_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6810_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6810_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6810_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6810_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7020_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7020_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7020_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7020_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7020_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7020_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7020_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7021_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7021_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7021_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7021_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7021_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7021_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7021_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7022_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7022_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7022_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7022_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7022_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7022_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7022_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7023_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7023_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7023_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7023_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7023_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7023_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7023_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7024_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7024_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7024_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7024_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7024_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7024_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7024_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7025_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7025_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7025_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7025_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7025_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7025_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7025_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7026_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7026_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7026_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7026_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7026_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7026_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7026_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7027_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7027_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7027_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7027_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7027_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7027_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7027_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7036_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7036_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7036_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7036_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7036_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7036_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7036_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7037_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7037_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7037_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7037_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7037_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7037_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7037_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7038_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7038_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7038_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7038_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7038_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7038_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7038_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7039_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7039_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7039_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7039_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7039_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7039_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7039_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7040_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7040_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7040_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7040_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7040_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7040_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7040_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7041_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7041_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7041_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7041_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7041_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7041_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7041_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7042_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7042_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7042_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7042_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7042_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7042_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7042_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7252_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7252_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7252_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7252_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7252_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7252_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7252_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7043_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7043_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7043_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7043_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7043_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7043_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7043_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7253_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7253_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7253_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7253_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7253_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7253_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7253_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7044_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7044_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7044_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7044_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7044_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7044_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7044_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7254_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7254_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7254_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7254_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7254_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7254_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7254_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7045_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7045_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7045_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7045_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7045_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7045_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7045_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7255_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7255_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7255_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7255_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7255_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7255_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7255_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7046_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7046_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7046_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7046_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7046_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7046_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7046_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7256_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7256_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7256_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7256_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7256_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7256_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7256_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7047_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7047_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7047_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7047_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7047_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7047_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7047_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7257_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7257_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7257_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7257_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7257_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7257_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7257_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7048_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7048_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7048_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7048_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7048_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7048_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7048_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7258_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7258_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7258_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7258_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7258_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7258_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7258_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7049_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7049_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7049_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7049_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7049_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7049_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7049_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7050_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7050_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7050_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7050_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7050_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7050_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7050_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7260_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7260_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7260_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7260_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7260_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7260_/RN(rise) CLK(rise) clk recovery - untested no_paths
chip_core/housekeeping/_7260_/RN(rise) CLK(rise) clk removal - untested no_paths
chip_core/housekeeping/_7051_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7051_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7051_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7051_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7051_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7051_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7051_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7052_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7052_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7052_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7052_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7052_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7052_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7052_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7053_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7053_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7053_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7053_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7053_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7053_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7053_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7054_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7054_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7054_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7054_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7054_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7054_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7054_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7055_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7055_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7055_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7055_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7055_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7055_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7055_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7056_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7056_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7056_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7056_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7056_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7056_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7056_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7057_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7057_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7057_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7057_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7057_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7057_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7057_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7058_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7058_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7058_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7058_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7058_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7058_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7058_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7059_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7059_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7059_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7059_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7059_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7059_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7059_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6855_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6855_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6855_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6855_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6855_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6855_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6855_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6856_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6856_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6856_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6856_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6856_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6856_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6856_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6866_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6866_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6866_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6866_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6866_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6866_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6866_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6867_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6867_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6867_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6867_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6867_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6867_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6867_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7094_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7094_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7094_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7094_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7094_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7094_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7094_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7095_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7095_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7095_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7095_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7095_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7095_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7095_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7096_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7096_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7096_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7096_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7096_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7096_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7096_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7097_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7097_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7097_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7097_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7097_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7097_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7097_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7098_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7098_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7098_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7098_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7098_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7098_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7098_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7099_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7099_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7099_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7099_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7099_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7099_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7099_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6892_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6892_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6892_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6892_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6892_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6892_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6892_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7100_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7100_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7100_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7100_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7100_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7100_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7100_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7101_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7101_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7101_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7101_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7101_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7101_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7101_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7102_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7102_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7102_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7102_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7102_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7102_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7102_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7103_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7103_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7103_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7103_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7103_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7103_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7103_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7104_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7104_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7104_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7104_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7104_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7104_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7104_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7106_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7106_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7106_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7106_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7106_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7106_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7106_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7107_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7107_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7107_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7107_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7107_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7107_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7107_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7108_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7108_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7108_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7108_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7108_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7108_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7108_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7109_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7109_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7109_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7109_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7109_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7109_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7109_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6696_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6696_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6696_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6696_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6696_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6696_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6696_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6908_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6908_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6908_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6908_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6908_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6908_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6908_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6909_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6909_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6909_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6909_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6909_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6909_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6909_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6910_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6910_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6910_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6910_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6910_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6910_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6910_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6911_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6911_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6911_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6911_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6911_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6911_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6911_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6912_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6912_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6912_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6912_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6912_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6912_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6912_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6913_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6913_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6913_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6913_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6913_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6913_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6913_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6914_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6914_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6914_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6914_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6914_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6914_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6914_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6915_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6915_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6915_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6915_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6915_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6915_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6915_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6708_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6708_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6708_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6708_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6708_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6708_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6708_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_35462_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_35462_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_35462_/CLK -      -         min_period -        untested  no_clock
chip_core/_35462_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35462_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35462_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_35462_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35462_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35462_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_35462_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35462_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35462_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_35462_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_35462_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_35462_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_35462_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_35462_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_35462_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_35465_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_35465_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_35465_/CLK -      -         min_period -        untested  no_clock
chip_core/_35465_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35465_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35465_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_35465_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35465_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35465_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_35465_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35465_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35465_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_35465_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_35465_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_35465_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_35465_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_35465_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_35465_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_35176_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_35176_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_35176_/CLK -      -         min_period sdf_cond(ENABLE_D===1'b1) untested constant_disabled
chip_core/_35176_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D===1'b1) untested constant_disabled
chip_core/_35176_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D===1'b1) untested constant_disabled
chip_core/_38688_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38688_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38688_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38688_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38688_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38688_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38688_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38146_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38146_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38146_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38146_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38146_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38146_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38146_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38146_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38146_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38146_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38146_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38146_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38146_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38146_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38146_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38146_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38146_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38146_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38146_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38146_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38146_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38146_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38146_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38146_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38146_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38146_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38146_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38146_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38146_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38146_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38146_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38146_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38147_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38147_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38147_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38147_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38147_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38147_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38147_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38147_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38147_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38147_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38147_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38147_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38147_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38147_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38147_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38147_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38147_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38147_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38147_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38147_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38147_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38147_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38147_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38147_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38147_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38147_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38147_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38147_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38147_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38147_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38147_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38147_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38148_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38148_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38148_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38148_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38148_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38148_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38148_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38148_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38148_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38148_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38148_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38148_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38148_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38148_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38148_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38148_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38148_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38148_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38148_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38148_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38148_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38148_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38148_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38148_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38148_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38148_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38148_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38148_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38148_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38148_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38148_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38148_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38149_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38149_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38149_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38149_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38149_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38149_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38149_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38149_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38149_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38149_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38149_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38149_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38149_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38149_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38149_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38149_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38149_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38149_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38149_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38149_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38149_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38149_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38149_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38149_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38149_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38149_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38149_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38149_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38149_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38149_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38149_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38149_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38150_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38150_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38150_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38150_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38150_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38150_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38150_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38150_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38150_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38150_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38150_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38150_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38150_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38150_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38150_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38150_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38150_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38150_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38150_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38150_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38150_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38150_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38150_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38150_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38150_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38150_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38150_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38150_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38150_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38150_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38150_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38150_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38151_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38151_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38151_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38151_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38151_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38151_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38151_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38151_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38151_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38151_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38151_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38151_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38151_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38151_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38151_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38151_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38151_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38151_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38151_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38151_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38151_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38151_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38151_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38151_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38151_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38151_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38151_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38151_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38151_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38151_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38151_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38151_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38152_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38152_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38152_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38152_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38152_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38152_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38152_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38152_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38152_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38152_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38152_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38152_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38152_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38152_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38152_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38152_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38152_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38152_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38152_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38152_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38152_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38152_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38152_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38152_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38152_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38152_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38152_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38152_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38152_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38152_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38152_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38152_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38153_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38153_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38153_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38153_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38153_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38153_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38153_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38153_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38153_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38153_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38153_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38153_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38153_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38153_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38153_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38153_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38153_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38153_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38153_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38153_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38153_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38153_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38153_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38153_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38153_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38153_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38153_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38153_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38153_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38153_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38153_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38153_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38154_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38154_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38154_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38154_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38154_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38154_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38154_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38154_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38154_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38154_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38154_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38154_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38154_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38154_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38154_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38154_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38154_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38154_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38154_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38154_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38154_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38154_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38154_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38154_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38154_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38154_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38154_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38154_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38154_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38154_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38154_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38154_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38155_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38155_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38155_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38155_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38155_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38155_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38155_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38155_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38155_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38155_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38155_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38155_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38155_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38155_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38155_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38155_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38155_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38155_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38155_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38155_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38155_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38155_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38155_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38155_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38155_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38155_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38155_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38155_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38155_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38155_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38155_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38155_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38156_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38156_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38156_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38156_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38156_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38156_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38156_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38157_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38157_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38157_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38157_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38157_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38157_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38157_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38158_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38158_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38158_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38158_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38158_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38158_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38158_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38159_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38159_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38159_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38159_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38159_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38159_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38159_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38160_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38160_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38160_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38160_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38160_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38160_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38160_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38161_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38161_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38161_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38161_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38161_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38161_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38161_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38162_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38162_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38162_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38162_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38162_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38162_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38162_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38163_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38163_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38163_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38163_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38163_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38163_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38163_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38164_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38164_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38164_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38164_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38164_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38164_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38164_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38165_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38165_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38165_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38165_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38165_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38165_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38165_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38166_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38166_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38166_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38166_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38166_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38166_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38166_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38711_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38711_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38711_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38711_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38711_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38711_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38711_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38711_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38711_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38711_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38711_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38711_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38711_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38711_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38711_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38711_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38711_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38711_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38711_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38711_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38711_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38711_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38711_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38711_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38711_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38711_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38711_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38711_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38711_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38711_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38711_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38711_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38712_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38712_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38712_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38712_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38712_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38712_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38712_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38712_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38712_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38712_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38712_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38712_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38712_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38712_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38712_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38712_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38712_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38712_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38712_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38712_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38712_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38712_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38712_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38712_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38712_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38712_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38712_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38712_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38712_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38712_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38712_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38712_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38713_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38713_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38713_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38713_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38713_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38713_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38713_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38713_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38713_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38713_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38713_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38713_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38713_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38713_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38713_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38713_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38713_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38713_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38713_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38713_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38713_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38713_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38713_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38713_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38713_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38713_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38713_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38713_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38713_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38713_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38713_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38713_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38714_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38714_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38714_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38714_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38714_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38714_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38714_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38714_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38714_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38714_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38714_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38714_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38714_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38714_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38714_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38714_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38714_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38714_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38714_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38714_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38714_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38714_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38714_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38714_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38714_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38714_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38714_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38714_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38714_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38714_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38714_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38714_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38715_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38715_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38715_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38715_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38715_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38715_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38715_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38715_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38715_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38715_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38715_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38715_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38715_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38715_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38715_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38715_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38715_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38715_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38715_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38715_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38715_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38715_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38715_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38715_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38715_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38715_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38715_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38715_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38715_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38715_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38715_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38715_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38716_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38716_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38716_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38716_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38716_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38716_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38716_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38716_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38716_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38716_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38716_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38716_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38716_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38716_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38716_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38716_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38716_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38716_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38716_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38716_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38716_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38716_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38716_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38716_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38716_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38716_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38716_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38716_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38716_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38716_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38716_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38716_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38717_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38717_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38717_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38717_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38717_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38717_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38717_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38717_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38717_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38717_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38717_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38717_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38717_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38717_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38717_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38717_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38717_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38717_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38717_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38717_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38717_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38717_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38717_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38717_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38717_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38717_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38717_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38717_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38717_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38717_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38717_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38717_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38718_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38718_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38718_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38718_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38718_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38718_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38718_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38718_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38718_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38718_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38718_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38718_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38718_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38718_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38718_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38718_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38718_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38718_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38718_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38718_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38718_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38718_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38718_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38718_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38718_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38718_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38718_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38718_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38718_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38718_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38718_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38718_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38719_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38719_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38719_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38719_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38719_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38719_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38719_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38719_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38719_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38719_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38719_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38719_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38719_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38719_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38719_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38719_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38719_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38719_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38719_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38719_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38719_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38719_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38719_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38719_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38719_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38719_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38719_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38719_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38719_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38719_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38719_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38719_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38720_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38720_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38720_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38720_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38720_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38720_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38720_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38720_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38720_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38720_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38720_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38720_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38720_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38720_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38720_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38720_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38720_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38720_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38720_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38720_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38720_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38720_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38720_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38720_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38720_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38720_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38720_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38720_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38720_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38720_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38720_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38720_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/housekeeping/_6710_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6710_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6710_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6710_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6710_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6710_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6710_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6711_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6711_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6711_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6711_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6711_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6711_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6711_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6720_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6720_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6720_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6720_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6720_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6720_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6720_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6721_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6721_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6721_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6721_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6721_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6721_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6721_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6932_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6932_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6932_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6932_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6932_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6932_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6932_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6933_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6933_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6933_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6933_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6933_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6933_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6933_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6934_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6934_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6934_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6934_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6934_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6934_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6934_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6935_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6935_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6935_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6935_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6935_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6935_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6935_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6936_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6936_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6936_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6936_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6936_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6936_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6936_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6937_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6937_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6937_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6937_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6937_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6937_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6937_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6938_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6938_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6938_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6938_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6938_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6938_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6938_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6939_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6939_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6939_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6939_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6939_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6939_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6939_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6735_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6735_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6735_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6735_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6735_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6735_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6735_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6736_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6736_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6736_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6736_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6736_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6736_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6736_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6737_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6737_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6737_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6737_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6737_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6737_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6737_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6738_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6738_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6738_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6738_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6738_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6738_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6738_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6948_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6948_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6948_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6948_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6948_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6948_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6948_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6739_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6739_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6739_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6739_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6739_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6739_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6739_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7150_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7150_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7150_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7150_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7150_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7150_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7150_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6949_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6949_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6949_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6949_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6949_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6949_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6949_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7151_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7151_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7151_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7151_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7151_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7151_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7151_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7152_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7152_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7152_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7152_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7152_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7152_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7152_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7153_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7153_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7153_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7153_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7153_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7153_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7153_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7154_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7154_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7154_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7154_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7154_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7154_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7154_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7155_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7155_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7155_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7155_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7155_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7155_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7155_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7156_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7156_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7156_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7156_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7156_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7156_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7156_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7157_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7157_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7157_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7157_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7157_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7157_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7157_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6740_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6740_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6740_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6740_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6740_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6740_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6740_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6950_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6950_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6950_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6950_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6950_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6950_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6950_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6741_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6741_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6741_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6741_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6741_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6741_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6741_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6742_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6742_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6742_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6742_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6742_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6742_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6742_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6955_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6955_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6955_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6955_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6955_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6955_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6955_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6964_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6964_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6964_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6964_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6964_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6964_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6964_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6965_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6965_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6965_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6965_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6965_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6965_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6965_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6966_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6966_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6966_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6966_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6966_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6966_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6966_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6967_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6967_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6967_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6967_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6967_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6967_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6967_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6968_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6968_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6968_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6968_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6968_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6968_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6968_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6969_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6969_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6969_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6969_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6969_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6969_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6969_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6970_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6970_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6970_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6970_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6970_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6970_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6970_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6971_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6971_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6971_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6971_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6971_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6971_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6971_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6785_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6785_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6785_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6785_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6785_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6785_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6785_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6786_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6786_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6786_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6786_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6786_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6786_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6786_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7214_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7214_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7214_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7214_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7214_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7214_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7214_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7215_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7215_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7215_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7215_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7215_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7215_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7215_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7216_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7216_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7216_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7216_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7216_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7216_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7216_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7217_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7217_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7217_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7217_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7217_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7217_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7217_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7218_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7218_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7218_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7218_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7218_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7218_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7218_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7219_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7219_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7219_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7219_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7219_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7219_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7219_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7220_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7220_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7220_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7220_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7220_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7220_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7220_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7221_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7221_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7221_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7221_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7221_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7221_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7221_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6824_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6824_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6824_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6824_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6824_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6824_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6824_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6825_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6825_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6825_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6825_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6825_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6825_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6825_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6839_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6839_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6839_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6839_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6839_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6839_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6839_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6840_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6840_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6840_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6840_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6840_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6840_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6840_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6843_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6843_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6843_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6843_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6843_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6843_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6843_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6844_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6844_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6844_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6844_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6844_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6844_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6844_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6849_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6849_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6849_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6849_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6849_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6849_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6849_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6850_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6850_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6850_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6850_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6850_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6850_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6850_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6853_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6853_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6853_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6853_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6853_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6853_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6853_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6854_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6854_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6854_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6854_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6854_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6854_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6854_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7060_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7060_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7060_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7060_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7060_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7060_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7060_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7061_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7061_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7061_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7061_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7061_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7061_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7061_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7062_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7062_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7062_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7062_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7062_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7062_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7062_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7063_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7063_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7063_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7063_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7063_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7063_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7063_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7064_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7064_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7064_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7064_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7064_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7064_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7064_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7065_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7065_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7065_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7065_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7065_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7065_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7065_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7066_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7066_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7066_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7066_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7066_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7066_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7066_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7067_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7067_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7067_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7067_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7067_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7067_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7067_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6666_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6666_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6666_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6666_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6666_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6666_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6666_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6667_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6667_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6667_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6667_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6667_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6667_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6667_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6668_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6668_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6668_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6668_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6668_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6668_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6668_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6669_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6669_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6669_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6669_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6669_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6669_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6669_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7086_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7086_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7086_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7086_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7086_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7086_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7086_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7087_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7087_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7087_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7087_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7087_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7087_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7087_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7088_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7088_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7088_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7088_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7088_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7088_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7088_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7089_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7089_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7089_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7089_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7089_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7089_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7089_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6670_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6670_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6670_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6670_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6670_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6670_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6670_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6671_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6671_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6671_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6671_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6671_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6671_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6671_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6672_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6672_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6672_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6672_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6672_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6672_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6672_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6673_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6673_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6673_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6673_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6673_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6673_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6673_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7090_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7090_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7090_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7090_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7090_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7090_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7090_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6889_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6889_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6889_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6889_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6889_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6889_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6889_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7091_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7091_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7091_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7091_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7091_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7091_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7091_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7092_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7092_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7092_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7092_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7092_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7092_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7092_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7093_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7093_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7093_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7093_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7093_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7093_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7093_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6890_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6890_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6890_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6890_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6890_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6890_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6890_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6893_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6893_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6893_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6893_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6893_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6893_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6893_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6690_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6690_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6690_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6690_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6690_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6690_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6690_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6691_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6691_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6691_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6691_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6691_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6691_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6691_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6692_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6692_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6692_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6692_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6692_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6692_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6692_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6693_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6693_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6693_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6693_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6693_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6693_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6693_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6902_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6902_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6902_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6902_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6902_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6902_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6902_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6906_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6906_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6906_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6906_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6906_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6906_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6906_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6907_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6907_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6907_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6907_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6907_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6907_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6907_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7118_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7118_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7118_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7118_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7118_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7118_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7118_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7119_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7119_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7119_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7119_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7119_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7119_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7119_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6706_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6706_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6706_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6706_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6706_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6706_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6706_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6707_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6707_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6707_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6707_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6707_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6707_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6707_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7120_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7120_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7120_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7120_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7120_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7120_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7120_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7121_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7121_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7121_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7121_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7121_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7121_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7121_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7122_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7122_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7122_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7122_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7122_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7122_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7122_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7123_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7123_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7123_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7123_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7123_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7123_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7123_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7124_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7124_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7124_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7124_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7124_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7124_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7124_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7125_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7125_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7125_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7125_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7125_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7125_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7125_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_35466_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_35466_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_35466_/CLK -      -         min_period -        untested  no_clock
chip_core/_35466_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35466_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35466_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_35466_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35466_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35466_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_35466_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35466_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35466_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_35466_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_35466_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_35466_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_35466_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_35466_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_35466_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_38679_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38679_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38679_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38679_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38679_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38679_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38679_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38680_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38680_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38680_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38680_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38680_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38680_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38680_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38681_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38681_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38681_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38681_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38681_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38681_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38681_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38682_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38682_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38682_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38682_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38682_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38682_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38682_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38683_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38683_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38683_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38683_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38683_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38683_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38683_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38684_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38684_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38684_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38684_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38684_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38684_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38684_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38685_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38685_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38685_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38685_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38685_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38685_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38685_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38686_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38686_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38686_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38686_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38686_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38686_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38686_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38687_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38687_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38687_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38687_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38687_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38687_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38687_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38689_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38689_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38689_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38689_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38689_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38689_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38689_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
mprj_io[9]           -       clk       out_hold -          untested  false_paths
mprj_io[9]           -       clk       out_setup -         untested  false_paths
chip_core/_38177_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38177_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38177_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38177_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38177_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38177_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38177_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38178_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38178_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38178_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38178_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38178_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38178_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38178_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38179_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38179_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38179_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38179_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38179_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38179_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38179_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38180_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38180_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38180_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38180_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38180_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38180_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38180_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38181_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38181_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38181_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38181_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38181_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38181_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38181_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38182_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38182_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38182_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38182_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38182_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38182_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38182_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38183_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38183_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38183_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38183_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38183_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38183_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38183_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38184_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38184_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38184_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38184_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38184_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38184_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38184_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38185_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38185_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38185_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38185_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38185_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38185_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38185_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38186_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38186_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38186_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38186_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38186_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38186_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38186_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38187_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38187_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38187_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38187_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38187_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38187_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38187_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6717_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6717_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6717_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6717_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6717_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6717_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6717_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6724_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6724_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6724_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6724_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6724_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6724_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6724_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6725_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6725_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6725_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6725_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6725_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6725_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6725_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6747_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6747_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6747_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6747_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6747_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6747_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6747_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6748_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6748_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6748_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6748_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6748_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6748_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6748_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6753_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6753_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6753_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6753_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6753_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6753_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6753_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6755_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6755_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6755_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6755_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6755_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6755_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6755_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6756_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6756_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6756_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6756_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6756_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6756_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6756_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6757_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6757_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6757_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6757_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6757_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6757_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6757_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6758_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6758_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6758_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6758_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6758_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6758_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6758_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6759_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6759_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6759_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6759_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6759_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6759_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6759_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6760_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6760_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6760_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6760_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6760_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6760_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6760_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6761_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6761_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6761_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6761_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6761_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6761_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6761_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6762_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6762_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6762_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6762_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6762_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6762_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6762_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6763_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6763_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6763_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6763_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6763_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6763_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6763_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6764_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6764_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6764_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6764_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6764_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6764_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6764_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6765_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6765_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6765_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6765_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6765_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6765_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6765_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6766_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6766_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6766_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6766_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6766_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6766_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6766_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6767_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6767_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6767_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6767_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6767_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6767_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6767_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6768_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6768_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6768_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6768_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6768_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6768_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6768_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6777_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6777_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6777_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6777_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6777_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6777_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6777_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6778_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6778_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6778_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6778_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6778_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6778_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6778_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6779_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6779_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6779_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6779_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6779_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6779_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6779_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6780_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6780_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6780_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6780_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6780_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6780_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6780_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6781_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6781_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6781_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6781_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6781_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6781_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6781_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6782_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6782_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6782_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6782_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6782_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6782_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6782_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6783_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6783_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6783_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6783_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6783_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6783_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6783_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6784_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6784_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6784_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6784_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6784_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6784_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6784_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6996_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6996_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6996_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6996_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6996_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6996_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6996_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6997_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6997_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6997_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6997_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6997_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6997_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6997_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6998_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6998_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6998_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6998_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6998_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6998_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6998_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6789_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6789_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6789_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6789_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6789_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6789_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6789_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6999_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6999_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6999_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6999_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6999_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6999_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6999_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6790_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6790_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6790_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6790_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6790_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6790_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6790_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7000_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7000_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7000_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7000_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7000_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7000_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7000_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7001_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7001_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7001_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7001_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7001_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7001_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7001_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7002_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7002_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7002_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7002_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7002_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7002_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7002_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7003_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7003_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7003_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7003_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7003_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7003_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7003_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7004_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7004_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7004_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7004_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7004_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7004_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7004_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7007_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7007_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7007_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7007_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7007_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7007_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7007_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7010_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7010_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7010_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7010_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7010_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7010_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7010_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7028_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7028_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7028_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7028_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7028_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7028_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7028_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7029_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7029_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7029_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7029_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7029_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7029_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7029_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6822_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6822_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6822_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6822_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6822_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6822_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6822_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6823_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6823_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6823_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6823_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6823_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6823_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6823_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6826_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6826_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6826_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6826_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6826_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7030_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7030_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7030_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7030_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7030_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7030_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7030_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7031_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7031_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7031_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7031_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7031_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7031_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7031_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7032_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7032_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7032_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7032_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7032_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7032_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7032_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7033_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7033_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7033_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7033_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7033_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7033_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7033_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7034_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7034_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7034_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7034_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7034_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7034_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7034_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7035_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7035_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7035_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7035_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7035_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7035_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7035_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6837_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6837_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6837_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6837_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6837_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6837_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6837_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6838_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6838_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6838_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6838_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6838_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6838_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6838_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6841_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6841_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6841_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6841_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6841_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6841_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6841_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6842_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6842_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6842_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6842_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6842_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6842_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6842_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6876_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6876_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6876_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6876_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6876_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6876_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6876_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6877_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6877_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6877_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6877_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6877_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6877_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6877_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6878_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6878_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6878_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6878_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6878_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6878_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6878_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6879_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6879_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6879_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6879_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6879_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6879_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6879_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6880_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6880_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6880_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6880_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6880_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6880_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6880_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6881_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6881_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6881_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6881_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6881_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6881_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6881_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6882_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6882_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6882_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6882_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6882_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6882_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6882_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6883_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6883_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6883_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6883_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6883_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6883_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6883_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6884_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6884_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6884_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6884_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6884_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6884_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6884_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6885_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6885_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6885_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6885_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6885_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6885_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6885_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6886_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6886_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6886_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6886_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6886_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6886_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6886_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6887_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6887_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6887_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6887_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6887_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6887_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6887_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6888_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6888_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6888_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6888_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6888_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6888_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6888_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6891_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6891_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6891_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6891_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6891_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6891_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6891_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6682_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6682_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6682_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6682_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6682_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6682_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6682_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6683_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6683_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6683_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6683_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6683_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6683_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6683_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6684_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6684_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6684_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6684_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6684_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6684_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6684_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6894_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6894_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6894_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6894_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6894_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6894_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6894_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6685_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6685_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6685_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6685_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6685_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6685_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6685_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6895_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6895_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6895_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6895_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6895_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6895_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6895_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6686_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6686_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6686_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6686_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6686_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6686_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6686_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6896_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6896_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6896_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6896_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6896_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6896_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6896_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6687_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6687_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6687_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6687_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6687_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6687_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6687_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6897_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6897_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6897_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6897_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6897_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6897_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6897_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6688_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6688_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6688_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6688_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6688_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6688_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6688_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6898_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6898_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6898_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6898_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6898_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6898_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6898_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6689_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6689_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6689_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6689_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6689_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6689_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6689_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6899_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6899_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6899_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6899_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6899_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6899_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6899_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6900_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6900_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6900_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6900_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6900_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6900_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6900_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/_35467_/D  CLK(rise) -       hold    sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_35467_/D  CLK(rise) -       setup   sdf_cond(ENABLE_RN===1'b1) untested no_endpoint_clock
chip_core/_35467_/CLK -      -         min_period -        untested  no_clock
chip_core/_35467_/CLK -      -         min_period sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35467_/CLK -      -         min_period sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35467_/CLK(high) - -        min_pulse_width -   untested  no_clock
chip_core/_35467_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35467_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35467_/CLK(low) - -         min_pulse_width -   untested  no_clock
chip_core/_35467_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D_AND_RN===1'b1) untested no_clock
chip_core/_35467_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_NOT_D_AND_RN===1'b1) untested no_clock
chip_core/_35467_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_35467_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_35467_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_35467_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_35467_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_35467_/RN(rise) CLK(rise) - recovery -          untested  no_clock
chip_core/_35467_/RN(rise) CLK(rise) - removal -           untested  no_clock
chip_core/_36647_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36647_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36647_/CLK -      -         min_period sdf_cond(ENABLE_D===1'b1) untested constant_disabled
chip_core/_36647_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D===1'b1) untested constant_disabled
chip_core/_36647_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D===1'b1) untested constant_disabled
chip_core/_38167_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38167_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38167_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38167_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38167_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38167_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38167_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38167_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38167_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38167_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38167_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38167_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38167_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38167_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38167_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38167_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38167_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38167_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38167_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38167_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38167_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38167_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38167_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38167_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38167_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38167_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38167_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38167_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38167_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38167_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38167_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38167_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38168_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38168_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38168_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38168_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38168_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38168_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38168_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38168_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38168_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38168_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38168_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38168_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38168_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38168_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38168_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38168_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38168_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38168_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38168_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38168_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38168_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38168_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38168_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38168_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38168_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38168_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38168_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38168_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38168_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38168_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38168_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38168_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38169_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38169_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38169_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38169_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38169_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38169_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38169_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38169_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38169_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38169_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38169_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38169_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38169_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38169_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38169_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38169_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38169_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38169_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38169_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38169_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38169_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38169_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38169_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38169_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38169_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38169_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38169_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38169_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38169_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38169_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38169_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38169_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38170_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38170_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38170_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38170_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38170_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38170_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38170_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38170_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38170_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38170_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38170_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38170_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38170_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38170_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38170_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38170_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38170_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38170_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38170_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38170_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38170_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38170_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38170_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38170_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38170_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38170_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38170_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38170_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38170_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38170_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38170_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38170_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38171_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38171_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38171_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38171_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38171_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38171_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38171_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38171_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38171_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38171_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38171_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38171_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38171_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38171_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38171_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38171_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38171_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38171_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38171_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38171_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38171_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38171_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38171_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38171_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38171_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38171_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38171_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38171_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38171_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38171_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38171_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38171_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38172_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38172_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38172_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38172_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38172_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38172_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38172_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38172_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38172_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38172_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38172_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38172_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38172_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38172_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38172_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38172_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38172_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38172_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38172_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38172_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38172_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38172_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38172_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38172_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38172_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38172_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38172_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38172_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38172_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38172_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38172_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38172_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38173_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38173_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38173_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38173_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38173_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38173_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38173_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38173_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38173_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38173_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38173_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38173_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38173_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38173_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38173_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38173_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38173_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38173_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38173_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38173_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38173_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38173_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38173_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38173_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38173_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38173_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38173_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38173_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38173_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38173_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38173_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38173_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38174_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38174_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38174_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38174_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38174_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38174_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38174_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38174_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38174_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38174_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38174_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38174_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38174_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38174_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38174_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38174_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38174_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38174_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38174_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38174_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38174_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38174_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38174_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38174_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38174_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38174_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38174_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38174_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38174_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38174_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38174_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38174_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38175_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38175_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38175_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38175_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38175_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38175_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38175_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38175_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38175_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38175_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38175_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38175_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38175_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38175_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38175_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38175_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38175_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38175_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38175_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38175_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38175_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38175_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38175_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38175_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38175_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38175_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38175_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38175_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38175_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38175_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38175_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38175_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38176_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38176_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38176_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38176_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38176_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38176_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38176_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38176_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38176_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38176_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38176_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38176_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38176_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38176_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38176_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38176_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38176_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38176_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38176_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38176_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38176_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38176_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38176_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38176_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38176_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38176_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38176_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38176_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38176_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38176_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38176_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38176_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38198_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38198_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38198_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38198_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38198_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38198_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38198_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38199_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38199_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38199_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38199_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38199_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38199_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38199_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38200_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38200_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38200_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38200_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38200_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38200_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38200_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38201_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38201_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38201_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38201_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38201_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38201_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38201_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38202_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38202_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38202_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38202_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38202_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38202_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38202_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38203_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38203_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38203_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38203_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38203_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38203_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38203_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38204_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38204_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38204_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38204_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38204_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38204_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38204_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38205_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38205_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38205_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38205_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38205_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38205_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38205_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38206_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38206_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38206_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38206_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38206_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38206_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38206_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38207_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38207_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38207_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38207_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38207_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38207_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38207_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38208_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38208_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38208_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38208_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38208_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38208_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38208_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6716_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6716_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6716_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6716_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6716_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6716_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6716_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6749_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6749_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6749_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6749_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6749_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6749_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6749_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6750_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6750_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6750_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6750_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6750_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6750_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6750_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6751_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6751_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6751_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6751_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6751_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6751_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6751_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6752_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6752_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6752_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6752_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6752_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6752_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6752_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6754_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6754_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6754_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6754_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6754_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6754_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_6754_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7005_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7005_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7005_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7005_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7005_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7005_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7005_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7006_/SETN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7006_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7006_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7006_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7006_/SETN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7006_/SETN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7006_/SETN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7008_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7008_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7008_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7008_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7008_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7008_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7008_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7009_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7009_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7009_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7009_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7009_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7009_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7009_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_7011_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7011_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7011_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7011_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7011_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7011_/RN(rise) CLK(rise) hkspi_clk recovery - untested no_paths
chip_core/housekeeping/_7011_/RN(rise) CLK(rise) hkspi_clk removal - untested no_paths
chip_core/housekeeping/_6832_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6832_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6832_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6832_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6832_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_36840_/D  CLK(rise) -       hold    -           untested  constant_disabled
chip_core/_36840_/D  CLK(rise) -       setup   -           untested  constant_disabled
chip_core/_36840_/CLK -      -         min_period sdf_cond(ENABLE_D===1'b1) untested constant_disabled
chip_core/_36840_/CLK(high) - -        min_pulse_width sdf_cond(ENABLE_D===1'b1) untested constant_disabled
chip_core/_36840_/CLK(low) - -         min_pulse_width sdf_cond(ENABLE_D===1'b1) untested constant_disabled
chip_core/_38658_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38658_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38658_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38658_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38658_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38658_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38658_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38659_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38659_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38659_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38659_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38659_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38659_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38659_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38660_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38660_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38660_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38660_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38660_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38660_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38660_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38661_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38661_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38661_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38661_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38661_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38661_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38661_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38662_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38662_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38662_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38662_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38662_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38662_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38662_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38663_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38663_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38663_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38663_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38663_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38663_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38663_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38664_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38664_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38664_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38664_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38664_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38664_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38664_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38665_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38665_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38665_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38665_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38665_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38665_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38665_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38666_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38666_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38666_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38666_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38666_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38666_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38666_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38667_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38667_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38667_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38667_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38667_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38667_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38667_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38668_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38668_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38668_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38668_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38668_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38668_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38668_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38690_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38690_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38690_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38690_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38690_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38690_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38690_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38690_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38690_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38690_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38690_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38690_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38690_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38690_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38690_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38690_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38690_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38690_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38690_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38690_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38690_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38690_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38690_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38690_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38690_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38690_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38690_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38690_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38690_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38690_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38690_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38690_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38691_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38691_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38691_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38691_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38691_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38691_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38691_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38691_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38691_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38691_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38691_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38691_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38691_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38691_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38691_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38691_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38691_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38691_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38691_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38691_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38691_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38691_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38691_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38691_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38691_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38691_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38691_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38691_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38691_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38691_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38691_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38691_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38692_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38692_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38692_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38692_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38692_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38692_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38692_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38692_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38692_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38692_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38692_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38692_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38692_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38692_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38692_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38692_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38692_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38692_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38692_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38692_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38692_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38692_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38692_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38692_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38692_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38692_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38692_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38692_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38692_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38692_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38692_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38692_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38693_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38693_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38693_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38693_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38693_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38693_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38693_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38693_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38693_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38693_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38693_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38693_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38693_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38693_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38693_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38693_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38693_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38693_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38693_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38693_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38693_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38693_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38693_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38693_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38693_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38693_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38693_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38693_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38693_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38693_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38693_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38693_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38694_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38694_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38694_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38694_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38694_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38694_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38694_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38694_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38694_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38694_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38694_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38694_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38694_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38694_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38694_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38694_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38694_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38694_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38694_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38694_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38694_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38694_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38694_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38694_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38694_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38694_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38694_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38694_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38694_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38694_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38694_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38694_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38695_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38695_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38695_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38695_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38695_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38695_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38695_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38695_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38695_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38695_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38695_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38695_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38695_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38695_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38695_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38695_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38695_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38695_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38695_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38695_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38695_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38695_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38695_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38695_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38695_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38695_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38695_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38695_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38695_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38695_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38695_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38695_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38696_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38696_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38696_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38696_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38696_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38696_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38696_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38696_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38696_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38696_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38696_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38696_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38696_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38696_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38696_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38696_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38696_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38696_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38696_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38696_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38696_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38696_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38696_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38696_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38696_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38696_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38696_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38696_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38696_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38696_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38696_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38696_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38697_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38697_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38697_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38697_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38697_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38697_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38697_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38697_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38697_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38697_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38697_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38697_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38697_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38697_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38697_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38697_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38697_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38697_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38697_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38697_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38697_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38697_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38697_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38697_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38697_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38697_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38697_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38697_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38697_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38697_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38697_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38697_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38698_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38698_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38698_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38698_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38698_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38698_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38698_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38698_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38698_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38698_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38698_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38698_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38698_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38698_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38698_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38698_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38698_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38698_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38698_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38698_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38698_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38698_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38698_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38698_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38698_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38698_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38698_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38698_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38698_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38698_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38698_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38698_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38699_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38699_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38699_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38699_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38699_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38699_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38699_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38699_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38699_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38699_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38699_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38699_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38699_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38699_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38699_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38699_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38699_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38699_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38699_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38699_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38699_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38699_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38699_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38699_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38699_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38699_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38699_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38699_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38699_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38699_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38699_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38699_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38188_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38188_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38188_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38188_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38188_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38188_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38188_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38188_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38188_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38188_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38188_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38188_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38188_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38188_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38188_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38188_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38188_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38188_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38188_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38188_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38188_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38188_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38188_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38188_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38188_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38188_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38188_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38188_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38188_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38188_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38188_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38188_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38189_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38189_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38189_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38189_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38189_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38189_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38189_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38189_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38189_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38189_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38189_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38189_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38189_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38189_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38189_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38189_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38189_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38189_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38189_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38189_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38189_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38189_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38189_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38189_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38189_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38189_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38189_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38189_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38189_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38189_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38189_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38189_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38190_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38190_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38190_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38190_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38190_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38190_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38190_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38190_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38190_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38190_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38190_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38190_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38190_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38190_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38190_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38190_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38190_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38190_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38190_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38190_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38190_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38190_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38190_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38190_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38190_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38190_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38190_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38190_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38190_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38190_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38190_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38190_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38191_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38191_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38191_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38191_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38191_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38191_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38191_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38191_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38191_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38191_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38191_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38191_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38191_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38191_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38191_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38191_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38191_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38191_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38191_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38191_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38191_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38191_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38191_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38191_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38191_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38191_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38191_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38191_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38191_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38191_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38191_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38191_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38192_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38192_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38192_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38192_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38192_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38192_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38192_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38192_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38192_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38192_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38192_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38192_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38192_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38192_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38192_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38192_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38192_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38192_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38192_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38192_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38192_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38192_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38192_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38192_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38192_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38192_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38192_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38192_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38192_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38192_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38192_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38192_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38193_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38193_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38193_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38193_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38193_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38193_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38193_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38193_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38193_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38193_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38193_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38193_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38193_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38193_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38193_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38193_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38193_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38193_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38193_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38193_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38193_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38193_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38193_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38193_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38193_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38193_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38193_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38193_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38193_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38193_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38193_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38193_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38194_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38194_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38194_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38194_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38194_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38194_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38194_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38194_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38194_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38194_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38194_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38194_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38194_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38194_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38194_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38194_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38194_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38194_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38194_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38194_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38194_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38194_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38194_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38194_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38194_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38194_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38194_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38194_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38194_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38194_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38194_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38194_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38195_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38195_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38195_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38195_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38195_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38195_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38195_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38195_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38195_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38195_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38195_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38195_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38195_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38195_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38195_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38195_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38195_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38195_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38195_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38195_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38195_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38195_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38195_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38195_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38195_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38195_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38195_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38195_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38195_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38195_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38195_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38195_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38196_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38196_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38196_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38196_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38196_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38196_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38196_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38196_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38196_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38196_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38196_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38196_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38196_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38196_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38196_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38196_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38196_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38196_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38196_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38196_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38196_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38196_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38196_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38196_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38196_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38196_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38196_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38196_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38196_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38196_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38196_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38196_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38197_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38197_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38197_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38197_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38197_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38197_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38197_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38197_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38197_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38197_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38197_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38197_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38197_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38197_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38197_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38197_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38197_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38197_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38197_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38197_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38197_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38197_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38197_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38197_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38197_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38197_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38197_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38197_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38197_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38197_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38197_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38197_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38219_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38219_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38219_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38219_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38219_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38219_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38219_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38220_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38220_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38220_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38220_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38220_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38220_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38220_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38221_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38221_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38221_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38221_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38221_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38221_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38221_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38222_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38222_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38222_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38222_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38222_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38222_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38222_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38223_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38223_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38223_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38223_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38223_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38223_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38223_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38224_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38224_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38224_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38224_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38224_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38224_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38224_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38225_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38225_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38225_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38225_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38225_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38225_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38225_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38226_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38226_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38226_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38226_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38226_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38226_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38226_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38227_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38227_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38227_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38227_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38227_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38227_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38227_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38228_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38228_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38228_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38228_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38228_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38228_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38228_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38229_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38229_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38229_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38229_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38229_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38229_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38229_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38250_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38250_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38250_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38250_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38250_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38250_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38250_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_7261_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_7261_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7261_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_7261_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_7261_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38624_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38624_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38624_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38624_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38624_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38624_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38624_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38637_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38637_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38637_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38637_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38637_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38637_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38637_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38638_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38638_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38638_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38638_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38638_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38638_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38638_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38639_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38639_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38639_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38639_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38639_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38639_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38639_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38640_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38640_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38640_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38640_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38640_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38640_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38640_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38641_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38641_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38641_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38641_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38641_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38641_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38641_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38642_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38642_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38642_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38642_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38642_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38642_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38642_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38643_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38643_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38643_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38643_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38643_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38643_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38643_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38644_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38644_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38644_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38644_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38644_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38644_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38644_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38645_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38645_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38645_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38645_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38645_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38645_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38645_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38646_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38646_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38646_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38646_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38646_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38646_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38646_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38647_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38647_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38647_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38647_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38647_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38647_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38647_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38209_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38209_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38209_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38209_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38209_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38209_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38209_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38209_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38209_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38209_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38209_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38209_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38209_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38209_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38209_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38209_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38209_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38209_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38209_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38209_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38209_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38209_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38209_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38209_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38209_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38209_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38209_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38209_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38209_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38209_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38209_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38209_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38210_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38210_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38210_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38210_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38210_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38210_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38210_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38210_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38210_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38210_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38210_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38210_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38210_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38210_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38210_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38210_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38210_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38210_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38210_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38210_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38210_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38210_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38210_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38210_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38210_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38210_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38210_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38210_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38210_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38210_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38210_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38210_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38211_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38211_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38211_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38211_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38211_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38211_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38211_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38211_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38211_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38211_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38211_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38211_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38211_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38211_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38211_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38211_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38211_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38211_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38211_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38211_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38211_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38211_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38211_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38211_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38211_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38211_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38211_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38211_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38211_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38211_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38211_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38211_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38212_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38212_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38212_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38212_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38212_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38212_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38212_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38212_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38212_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38212_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38212_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38212_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38212_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38212_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38212_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38212_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38212_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38212_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38212_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38212_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38212_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38212_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38212_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38212_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38212_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38212_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38212_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38212_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38212_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38212_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38212_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38212_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38213_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38213_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38213_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38213_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38213_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38213_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38213_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38213_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38213_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38213_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38213_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38213_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38213_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38213_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38213_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38213_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38213_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38213_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38213_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38213_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38213_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38213_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38213_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38213_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38213_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38213_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38213_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38213_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38213_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38213_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38213_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38213_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38214_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38214_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38214_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38214_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38214_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38214_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38214_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38214_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38214_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38214_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38214_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38214_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38214_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38214_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38214_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38214_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38214_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38214_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38214_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38214_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38214_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38214_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38214_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38214_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38214_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38214_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38214_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38214_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38214_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38214_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38214_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38214_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38215_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38215_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38215_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38215_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38215_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38215_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38215_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38215_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38215_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38215_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38215_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38215_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38215_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38215_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38215_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38215_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38215_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38215_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38215_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38215_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38215_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38215_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38215_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38215_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38215_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38215_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38215_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38215_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38215_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38215_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38215_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38215_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38216_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38216_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38216_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38216_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38216_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38216_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38216_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38216_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38216_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38216_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38216_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38216_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38216_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38216_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38216_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38216_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38216_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38216_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38216_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38216_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38216_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38216_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38216_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38216_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38216_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38216_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38216_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38216_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38216_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38216_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38216_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38216_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38217_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38217_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38217_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38217_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38217_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38217_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38217_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38217_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38217_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38217_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38217_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38217_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38217_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38217_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38217_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38217_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38217_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38217_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38217_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38217_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38217_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38217_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38217_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38217_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38217_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38217_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38217_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38217_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38217_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38217_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38217_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38217_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38218_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38218_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38218_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38218_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38218_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38218_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38218_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38218_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38218_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38218_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38218_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38218_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38218_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38218_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38218_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38218_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38218_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38218_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38218_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38218_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38218_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38218_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38218_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38218_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38218_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38218_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38218_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38218_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38218_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38218_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38218_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38218_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38240_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38240_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38240_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38240_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38240_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38240_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38240_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38241_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38241_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38241_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38241_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38241_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38241_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38241_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38242_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38242_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38242_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38242_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38242_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38242_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38242_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38243_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38243_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38243_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38243_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38243_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38243_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38243_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38244_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38244_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38244_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38244_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38244_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38244_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38244_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38245_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38245_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38245_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38245_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38245_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38245_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38245_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38246_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38246_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38246_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38246_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38246_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38246_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38246_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38247_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38247_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38247_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38247_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38247_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38247_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38247_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38248_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38248_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38248_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38248_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38248_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38248_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38248_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38249_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38249_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38249_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38249_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38249_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38249_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38249_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38616_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38616_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38616_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38616_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38616_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38616_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38616_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38617_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38617_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38617_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38617_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38617_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38617_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38617_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38618_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38618_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38618_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38618_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38618_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38618_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38618_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38619_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38619_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38619_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38619_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38619_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38619_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38619_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38620_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38620_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38620_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38620_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38620_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38620_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38620_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38621_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38621_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38621_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38621_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38621_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38621_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38621_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38622_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38622_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38622_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38622_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38622_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38622_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38622_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38623_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38623_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38623_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38623_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38623_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38623_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38623_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38625_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38625_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38625_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38625_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38625_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38625_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38625_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38626_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38626_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38626_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38626_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38626_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38626_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38626_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38669_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38669_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38669_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38669_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38669_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38669_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38669_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38669_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38669_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38669_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38669_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38669_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38669_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38669_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38669_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38669_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38669_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38669_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38669_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38669_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38669_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38669_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38669_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38669_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38669_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38669_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38669_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38669_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38669_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38669_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38669_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38669_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38670_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38670_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38670_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38670_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38670_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38670_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38670_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38670_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38670_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38670_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38670_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38670_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38670_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38670_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38670_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38670_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38670_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38670_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38670_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38670_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38670_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38670_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38670_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38670_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38670_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38670_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38670_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38670_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38670_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38670_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38670_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38670_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38671_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38671_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38671_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38671_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38671_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38671_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38671_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38671_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38671_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38671_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38671_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38671_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38671_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38671_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38671_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38671_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38671_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38671_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38671_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38671_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38671_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38671_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38671_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38671_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38671_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38671_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38671_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38671_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38671_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38671_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38671_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38671_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38672_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38672_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38672_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38672_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38672_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38672_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38672_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38672_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38672_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38672_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38672_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38672_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38672_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38672_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38672_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38672_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38672_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38672_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38672_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38672_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38672_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38672_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38672_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38672_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38672_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38672_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38672_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38672_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38672_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38672_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38672_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38672_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38673_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38673_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38673_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38673_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38673_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38673_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38673_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38673_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38673_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38673_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38673_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38673_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38673_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38673_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38673_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38673_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38673_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38673_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38673_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38673_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38673_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38673_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38673_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38673_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38673_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38673_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38673_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38673_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38673_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38673_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38673_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38673_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38674_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38674_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38674_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38674_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38674_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38674_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38674_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38674_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38674_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38674_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38674_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38674_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38674_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38674_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38674_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38674_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38674_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38674_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38674_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38674_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38674_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38674_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38674_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38674_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38674_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38674_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38674_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38674_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38674_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38674_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38674_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38674_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38675_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38675_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38675_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38675_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38675_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38675_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38675_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38675_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38675_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38675_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38675_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38675_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38675_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38675_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38675_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38675_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38675_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38675_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38675_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38675_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38675_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38675_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38675_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38675_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38675_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38675_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38675_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38675_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38675_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38675_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38675_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38675_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38676_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38676_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38676_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38676_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38676_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38676_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38676_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38676_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38676_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38676_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38676_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38676_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38676_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38676_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38676_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38676_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38676_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38676_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38676_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38676_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38676_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38676_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38676_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38676_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38676_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38676_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38676_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38676_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38676_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38676_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38676_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38676_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38677_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38677_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38677_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38677_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38677_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38677_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38677_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38677_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38677_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38677_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38677_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38677_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38677_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38677_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38677_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38677_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38677_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38677_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38677_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38677_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38677_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38677_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38677_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38677_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38677_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38677_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38677_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38677_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38677_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38677_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38677_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38677_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38678_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38678_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38678_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38678_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38678_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38678_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38678_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38678_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38678_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38678_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38678_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38678_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38678_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38678_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38678_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38678_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38678_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38678_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38678_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38678_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38678_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38678_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38678_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38678_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38678_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38678_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38678_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38678_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38678_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38678_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38678_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38678_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38230_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38230_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38230_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38230_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38230_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38230_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38230_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38230_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38230_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38230_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38230_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38230_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38230_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38230_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38230_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38230_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38230_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38230_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38230_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38230_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38230_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38230_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38230_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38230_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38230_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38230_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38230_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38230_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38230_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38230_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38230_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38230_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38231_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38231_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38231_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38231_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38231_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38231_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38231_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38231_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38231_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38231_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38231_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38231_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38231_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38231_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38231_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38231_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38231_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38231_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38231_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38231_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38231_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38231_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38231_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38231_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38231_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38231_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38231_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38231_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38231_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38231_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38231_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38231_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38232_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38232_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38232_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38232_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38232_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38232_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38232_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38232_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38232_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38232_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38232_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38232_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38232_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38232_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38232_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38232_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38232_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38232_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38232_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38232_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38232_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38232_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38232_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38232_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38232_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38232_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38232_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38232_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38232_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38232_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38232_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38232_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38233_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38233_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38233_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38233_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38233_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38233_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38233_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38233_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38233_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38233_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38233_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38233_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38233_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38233_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38233_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38233_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38233_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38233_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38233_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38233_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38233_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38233_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38233_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38233_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38233_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38233_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38233_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38233_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38233_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38233_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38233_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38233_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38234_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38234_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38234_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38234_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38234_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38234_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38234_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38234_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38234_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38234_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38234_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38234_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38234_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38234_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38234_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38234_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38234_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38234_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38234_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38234_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38234_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38234_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38234_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38234_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38234_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38234_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38234_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38234_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38234_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38234_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38234_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38234_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38235_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38235_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38235_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38235_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38235_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38235_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38235_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38235_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38235_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38235_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38235_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38235_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38235_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38235_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38235_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38235_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38235_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38235_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38235_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38235_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38235_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38235_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38235_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38235_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38235_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38235_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38235_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38235_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38235_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38235_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38235_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38235_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38236_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38236_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38236_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38236_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38236_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38236_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38236_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38236_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38236_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38236_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38236_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38236_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38236_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38236_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38236_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38236_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38236_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38236_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38236_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38236_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38236_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38236_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38236_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38236_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38236_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38236_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38236_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38236_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38236_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38236_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38236_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38236_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38237_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38237_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38237_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38237_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38237_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38237_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38237_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38237_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38237_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38237_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38237_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38237_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38237_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38237_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38237_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38237_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38237_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38237_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38237_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38237_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38237_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38237_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38237_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38237_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38237_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38237_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38237_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38237_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38237_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38237_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38237_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38237_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38238_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38238_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38238_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38238_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38238_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38238_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38238_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38238_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38238_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38238_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38238_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38238_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38238_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38238_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38238_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38238_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38238_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38238_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38238_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38238_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38238_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38238_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38238_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38238_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38238_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38238_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38238_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38238_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38238_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38238_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38238_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38238_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38239_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38239_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38239_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38239_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38239_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38239_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38239_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38239_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38239_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38239_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38239_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38239_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38239_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38239_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38239_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38239_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38239_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38239_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38239_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38239_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38239_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38239_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38239_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38239_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38239_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38239_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38239_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38239_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38239_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38239_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38239_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38239_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/housekeeping/_6870_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6870_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6870_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6870_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6870_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6871_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6871_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6871_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6871_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6871_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6875_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6875_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6875_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6875_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6875_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38604_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38604_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38604_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38604_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38604_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38604_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38604_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38648_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38648_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38648_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38648_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38648_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38648_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38648_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38648_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38648_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38648_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38648_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38648_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38648_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38648_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38648_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38648_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38648_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38648_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38648_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38648_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38648_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38648_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38648_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38648_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38648_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38648_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38648_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38648_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38648_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38648_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38648_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38648_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38649_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38649_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38649_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38649_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38649_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38649_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38649_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38649_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38649_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38649_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38649_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38649_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38649_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38649_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38649_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38649_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38649_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38649_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38649_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38649_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38649_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38649_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38649_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38649_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38649_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38649_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38649_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38649_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38649_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38649_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38649_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38649_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38650_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38650_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38650_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38650_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38650_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38650_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38650_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38650_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38650_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38650_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38650_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38650_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38650_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38650_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38650_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38650_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38650_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38650_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38650_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38650_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38650_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38650_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38650_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38650_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38650_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38650_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38650_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38650_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38650_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38650_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38650_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38650_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38651_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38651_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38651_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38651_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38651_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38651_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38651_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38651_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38651_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38651_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38651_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38651_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38651_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38651_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38651_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38651_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38651_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38651_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38651_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38651_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38651_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38651_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38651_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38651_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38651_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38651_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38651_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38651_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38651_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38651_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38651_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38651_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38652_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38652_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38652_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38652_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38652_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38652_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38652_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38652_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38652_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38652_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38652_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38652_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38652_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38652_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38652_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38652_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38652_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38652_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38652_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38652_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38652_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38652_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38652_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38652_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38652_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38652_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38652_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38652_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38652_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38652_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38652_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38652_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38653_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38653_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38653_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38653_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38653_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38653_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38653_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38653_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38653_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38653_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38653_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38653_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38653_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38653_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38653_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38653_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38653_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38653_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38653_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38653_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38653_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38653_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38653_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38653_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38653_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38653_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38653_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38653_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38653_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38653_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38653_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38653_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38654_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38654_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38654_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38654_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38654_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38654_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38654_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38654_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38654_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38654_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38654_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38654_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38654_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38654_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38654_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38654_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38654_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38654_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38654_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38654_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38654_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38654_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38654_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38654_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38654_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38654_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38654_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38654_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38654_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38654_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38654_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38654_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38655_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38655_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38655_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38655_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38655_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38655_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38655_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38655_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38655_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38655_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38655_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38655_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38655_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38655_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38655_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38655_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38655_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38655_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38655_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38655_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38655_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38655_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38655_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38655_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38655_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38655_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38655_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38655_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38655_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38655_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38655_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38655_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38656_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38656_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38656_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38656_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38656_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38656_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38656_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38656_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38656_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38656_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38656_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38656_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38656_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38656_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38656_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38656_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38656_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38656_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38656_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38656_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38656_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38656_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38656_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38656_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38656_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38656_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38656_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38656_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38656_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38656_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38656_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38656_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38657_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38657_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38657_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38657_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38657_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38657_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38657_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38657_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38657_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38657_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38657_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38657_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38657_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38657_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38657_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38657_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38657_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38657_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38657_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38657_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38657_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38657_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38657_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38657_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38657_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38657_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38657_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38657_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38657_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38657_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38657_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38657_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38251_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38251_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38251_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38251_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38251_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38251_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38251_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38251_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38251_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38251_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38251_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38251_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38251_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38251_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38251_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38251_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38251_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38251_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38251_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38251_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38251_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38251_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38251_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38251_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38251_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38251_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38251_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38251_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38251_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38251_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38251_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38251_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38252_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38252_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38252_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38252_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38252_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38252_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38252_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38252_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38252_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38252_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38252_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38252_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38252_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38252_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38252_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38252_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38252_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38252_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38252_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38252_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38252_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38252_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38252_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38252_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38252_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38252_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38252_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38252_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38252_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38252_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38252_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38252_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38253_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38253_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38253_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38253_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38253_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38253_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38253_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38253_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38253_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38253_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38253_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38253_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38253_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38253_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38253_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38253_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38253_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38253_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38253_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38253_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38253_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38253_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38253_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38253_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38253_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38253_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38253_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38253_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38253_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38253_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38253_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38253_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38254_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38254_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38254_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38254_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38254_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38254_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38254_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38254_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38254_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38254_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38254_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38254_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38254_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38254_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38254_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38254_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38254_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38254_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38254_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38254_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38254_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38254_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38254_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38254_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38254_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38254_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38254_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38254_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38254_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38254_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38254_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38254_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38255_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38255_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38255_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38255_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38255_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38255_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38255_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38255_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38255_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38255_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38255_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38255_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38255_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38255_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38255_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38255_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38255_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38255_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38255_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38255_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38255_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38255_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38255_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38255_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38255_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38255_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38255_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38255_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38255_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38255_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38255_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38255_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38256_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38256_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38256_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38256_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38256_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38256_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38256_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38256_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38256_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38256_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38256_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38256_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38256_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38256_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38256_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38256_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38256_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38256_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38256_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38256_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38256_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38256_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38256_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38256_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38256_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38256_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38256_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38256_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38256_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38256_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38256_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38256_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38257_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38257_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38257_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38257_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38257_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38257_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38257_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38257_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38257_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38257_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38257_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38257_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38257_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38257_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38257_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38257_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38257_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38257_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38257_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38257_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38257_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38257_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38257_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38257_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38257_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38257_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38257_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38257_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38257_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38257_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38257_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38257_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38258_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38258_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38258_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38258_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38258_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38258_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38258_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38258_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38258_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38258_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38258_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38258_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38258_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38258_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38258_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38258_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38258_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38258_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38258_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38258_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38258_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38258_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38258_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38258_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38258_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38258_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38258_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38258_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38258_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38258_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38258_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38258_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38259_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38259_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38259_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38259_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38259_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38259_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38259_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38259_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38259_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38259_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38259_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38259_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38259_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38259_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38259_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38259_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38259_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38259_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38259_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38259_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38259_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38259_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38259_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38259_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38259_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38259_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38259_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38259_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38259_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38259_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38259_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38259_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38260_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38260_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38260_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38260_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38260_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38260_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38260_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38260_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38260_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38260_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38260_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38260_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38260_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38260_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38260_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38260_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38260_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38260_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38260_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38260_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38260_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38260_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38260_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38260_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38260_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38260_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38260_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38260_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38260_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38260_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38260_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38260_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38261_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38261_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38261_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38261_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38261_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38261_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38261_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38262_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38262_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38262_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38262_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38262_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38262_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38262_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38263_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38263_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38263_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38263_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38263_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38263_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38263_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38264_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38264_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38264_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38264_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38264_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38264_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38264_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38265_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38265_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38265_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38265_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38265_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38265_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38265_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38266_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38266_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38266_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38266_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38266_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38266_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38266_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38267_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38267_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38267_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38267_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38267_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38267_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38267_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38268_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38268_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38268_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38268_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38268_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38268_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38268_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38269_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38269_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38269_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38269_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38269_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38269_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38269_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38270_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38270_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38270_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38270_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38270_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38270_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38270_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38271_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38271_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38271_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38271_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38271_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38271_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38271_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6868_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6868_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6868_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6868_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6868_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6873_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6873_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6873_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6873_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6873_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38595_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38595_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38595_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38595_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38595_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38595_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38595_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38596_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38596_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38596_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38596_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38596_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38596_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38596_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38597_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38597_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38597_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38597_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38597_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38597_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38597_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38598_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38598_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38598_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38598_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38598_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38598_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38598_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38599_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38599_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38599_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38599_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38599_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38599_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38599_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38600_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38600_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38600_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38600_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38600_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38600_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38600_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38601_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38601_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38601_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38601_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38601_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38601_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38601_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38602_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38602_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38602_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38602_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38602_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38602_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38602_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38603_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38603_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38603_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38603_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38603_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38603_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38603_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38605_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38605_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38605_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38605_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38605_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38605_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38605_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38627_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38627_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38627_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38627_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38627_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38627_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38627_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38627_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38627_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38627_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38627_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38627_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38627_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38627_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38627_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38627_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38627_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38627_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38627_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38627_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38627_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38627_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38627_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38627_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38627_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38627_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38627_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38627_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38627_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38627_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38627_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38627_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38628_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38628_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38628_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38628_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38628_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38628_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38628_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38628_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38628_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38628_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38628_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38628_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38628_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38628_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38628_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38628_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38628_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38628_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38628_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38628_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38628_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38628_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38628_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38628_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38628_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38628_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38628_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38628_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38628_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38628_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38628_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38628_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38629_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38629_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38629_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38629_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38629_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38629_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38629_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38629_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38629_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38629_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38629_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38629_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38629_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38629_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38629_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38629_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38629_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38629_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38629_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38629_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38629_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38629_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38629_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38629_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38629_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38629_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38629_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38629_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38629_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38629_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38629_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38629_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38630_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38630_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38630_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38630_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38630_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38630_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38630_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38630_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38630_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38630_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38630_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38630_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38630_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38630_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38630_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38630_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38630_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38630_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38630_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38630_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38630_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38630_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38630_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38630_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38630_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38630_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38630_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38630_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38630_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38630_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38630_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38630_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38631_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38631_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38631_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38631_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38631_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38631_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38631_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38631_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38631_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38631_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38631_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38631_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38631_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38631_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38631_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38631_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38631_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38631_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38631_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38631_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38631_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38631_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38631_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38631_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38631_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38631_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38631_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38631_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38631_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38631_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38631_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38631_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38632_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38632_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38632_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38632_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38632_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38632_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38632_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38632_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38632_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38632_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38632_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38632_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38632_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38632_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38632_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38632_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38632_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38632_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38632_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38632_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38632_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38632_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38632_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38632_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38632_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38632_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38632_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38632_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38632_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38632_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38632_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38632_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38633_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38633_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38633_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38633_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38633_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38633_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38633_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38633_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38633_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38633_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38633_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38633_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38633_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38633_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38633_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38633_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38633_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38633_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38633_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38633_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38633_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38633_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38633_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38633_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38633_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38633_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38633_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38633_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38633_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38633_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38633_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38633_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38634_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38634_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38634_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38634_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38634_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38634_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38634_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38634_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38634_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38634_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38634_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38634_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38634_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38634_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38634_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38634_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38634_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38634_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38634_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38634_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38634_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38634_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38634_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38634_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38634_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38634_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38634_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38634_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38634_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38634_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38634_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38634_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38635_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38635_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38635_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38635_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38635_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38635_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38635_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38635_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38635_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38635_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38635_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38635_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38635_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38635_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38635_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38635_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38635_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38635_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38635_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38635_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38635_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38635_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38635_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38635_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38635_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38635_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38635_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38635_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38635_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38635_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38635_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38635_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38636_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38636_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38636_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38636_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38636_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38636_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38636_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38636_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38636_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38636_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38636_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38636_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38636_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38636_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38636_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38636_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38636_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38636_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38636_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38636_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38636_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38636_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38636_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38636_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38636_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38636_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38636_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38636_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38636_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38636_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38636_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38636_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38284_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38284_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38284_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38284_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38284_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38284_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38284_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6869_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6869_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6869_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6869_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6869_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6874_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6874_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6874_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6874_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6874_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38582_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38582_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38582_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38582_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38582_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38582_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38582_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38272_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38272_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38272_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38272_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38272_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38272_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38272_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38272_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38272_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38272_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38272_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38272_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38272_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38272_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38272_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38272_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38272_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38272_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38272_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38272_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38272_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38272_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38272_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38272_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38272_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38272_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38272_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38272_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38272_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38272_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38272_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38272_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38273_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38273_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38273_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38273_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38273_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38273_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38273_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38273_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38273_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38273_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38273_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38273_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38273_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38273_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38273_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38273_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38273_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38273_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38273_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38273_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38273_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38273_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38273_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38273_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38273_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38273_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38273_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38273_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38273_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38273_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38273_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38273_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38274_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38274_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38274_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38274_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38274_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38274_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38274_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38274_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38274_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38274_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38274_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38274_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38274_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38274_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38274_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38274_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38274_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38274_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38274_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38274_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38274_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38274_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38274_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38274_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38274_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38274_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38274_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38274_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38274_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38274_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38274_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38274_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38275_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38275_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38275_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38275_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38275_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38275_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38275_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38275_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38275_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38275_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38275_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38275_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38275_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38275_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38275_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38275_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38275_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38275_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38275_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38275_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38275_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38275_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38275_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38275_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38275_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38275_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38275_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38275_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38275_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38275_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38275_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38275_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38276_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38276_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38276_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38276_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38276_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38276_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38276_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38276_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38276_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38276_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38276_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38276_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38276_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38276_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38276_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38276_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38276_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38276_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38276_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38276_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38276_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38276_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38276_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38276_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38276_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38276_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38276_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38276_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38276_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38276_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38276_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38276_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38277_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38277_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38277_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38277_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38277_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38277_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38277_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38277_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38277_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38277_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38277_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38277_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38277_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38277_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38277_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38277_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38277_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38277_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38277_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38277_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38277_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38277_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38277_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38277_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38277_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38277_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38277_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38277_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38277_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38277_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38277_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38277_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38278_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38278_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38278_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38278_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38278_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38278_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38278_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38278_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38278_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38278_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38278_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38278_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38278_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38278_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38278_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38278_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38278_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38278_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38278_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38278_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38278_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38278_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38278_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38278_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38278_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38278_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38278_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38278_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38278_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38278_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38278_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38278_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38279_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38279_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38279_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38279_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38279_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38279_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38279_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38279_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38279_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38279_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38279_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38279_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38279_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38279_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38279_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38279_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38279_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38279_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38279_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38279_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38279_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38279_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38279_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38279_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38279_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38279_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38279_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38279_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38279_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38279_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38279_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38279_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38280_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38280_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38280_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38280_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38280_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38280_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38280_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38280_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38280_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38280_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38280_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38280_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38280_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38280_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38280_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38280_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38280_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38280_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38280_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38280_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38280_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38280_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38280_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38280_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38280_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38280_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38280_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38280_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38280_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38280_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38280_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38280_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38281_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38281_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38281_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38281_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38281_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38281_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38281_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38281_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38281_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38281_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38281_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38281_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38281_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38281_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38281_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38281_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38281_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38281_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38281_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38281_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38281_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38281_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38281_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38281_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38281_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38281_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38281_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38281_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38281_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38281_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38281_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38281_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38282_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38282_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38282_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38282_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38282_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38282_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38282_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38283_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38283_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38283_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38283_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38283_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38283_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38283_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38285_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38285_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38285_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38285_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38285_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38285_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38285_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38286_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38286_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38286_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38286_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38286_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38286_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38286_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38287_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38287_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38287_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38287_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38287_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38287_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38287_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38288_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38288_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38288_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38288_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38288_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38288_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38288_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38289_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38289_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38289_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38289_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38289_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38289_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38289_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38290_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38290_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38290_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38290_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38290_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38290_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38290_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38291_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38291_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38291_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38291_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38291_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38291_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38291_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38292_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38292_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38292_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38292_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38292_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38292_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38292_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6872_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6872_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6872_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6872_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6872_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38574_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38574_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38574_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38574_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38574_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38574_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38574_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38575_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38575_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38575_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38575_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38575_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38575_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38575_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38576_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38576_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38576_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38576_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38576_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38576_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38576_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38577_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38577_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38577_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38577_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38577_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38577_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38577_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38578_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38578_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38578_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38578_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38578_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38578_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38578_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38579_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38579_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38579_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38579_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38579_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38579_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38579_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38580_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38580_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38580_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38580_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38580_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38580_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38580_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38581_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38581_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38581_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38581_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38581_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38581_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38581_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38583_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38583_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38583_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38583_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38583_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38583_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38583_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38584_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38584_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38584_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38584_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38584_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38584_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38584_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38606_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38606_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38606_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38606_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38606_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38606_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38606_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38606_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38606_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38606_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38606_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38606_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38606_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38606_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38606_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38606_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38606_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38606_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38606_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38606_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38606_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38606_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38606_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38606_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38606_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38606_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38606_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38606_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38606_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38606_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38606_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38606_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38607_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38607_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38607_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38607_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38607_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38607_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38607_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38607_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38607_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38607_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38607_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38607_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38607_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38607_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38607_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38607_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38607_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38607_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38607_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38607_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38607_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38607_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38607_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38607_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38607_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38607_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38607_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38607_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38607_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38607_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38607_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38607_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38608_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38608_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38608_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38608_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38608_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38608_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38608_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38608_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38608_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38608_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38608_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38608_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38608_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38608_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38608_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38608_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38608_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38608_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38608_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38608_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38608_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38608_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38608_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38608_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38608_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38608_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38608_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38608_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38608_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38608_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38608_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38608_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38609_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38609_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38609_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38609_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38609_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38609_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38609_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38609_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38609_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38609_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38609_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38609_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38609_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38609_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38609_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38609_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38609_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38609_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38609_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38609_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38609_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38609_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38609_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38609_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38609_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38609_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38609_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38609_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38609_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38609_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38609_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38609_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38610_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38610_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38610_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38610_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38610_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38610_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38610_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38610_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38610_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38610_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38610_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38610_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38610_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38610_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38610_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38610_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38610_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38610_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38610_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38610_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38610_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38610_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38610_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38610_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38610_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38610_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38610_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38610_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38610_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38610_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38610_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38610_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38611_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38611_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38611_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38611_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38611_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38611_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38611_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38611_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38611_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38611_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38611_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38611_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38611_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38611_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38611_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38611_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38611_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38611_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38611_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38611_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38611_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38611_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38611_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38611_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38611_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38611_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38611_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38611_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38611_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38611_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38611_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38611_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38612_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38612_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38612_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38612_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38612_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38612_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38612_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38612_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38612_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38612_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38612_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38612_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38612_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38612_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38612_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38612_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38612_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38612_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38612_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38612_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38612_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38612_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38612_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38612_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38612_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38612_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38612_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38612_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38612_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38612_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38612_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38612_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38613_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38613_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38613_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38613_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38613_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38613_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38613_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38613_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38613_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38613_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38613_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38613_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38613_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38613_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38613_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38613_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38613_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38613_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38613_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38613_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38613_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38613_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38613_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38613_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38613_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38613_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38613_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38613_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38613_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38613_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38613_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38613_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38614_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38614_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38614_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38614_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38614_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38614_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38614_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38614_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38614_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38614_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38614_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38614_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38614_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38614_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38614_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38614_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38614_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38614_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38614_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38614_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38614_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38614_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38614_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38614_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38614_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38614_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38614_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38614_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38614_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38614_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38614_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38614_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38615_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38615_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38615_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38615_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38615_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38615_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38615_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38615_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38615_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38615_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38615_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38615_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38615_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38615_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38615_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38615_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38615_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38615_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38615_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38615_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38615_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38615_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38615_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38615_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38615_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38615_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38615_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38615_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38615_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38615_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38615_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38615_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38303_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38303_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38303_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38303_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38303_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38303_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38303_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38304_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38304_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38304_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38304_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38304_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38304_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38304_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38305_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38305_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38305_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38305_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38305_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38305_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38305_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38306_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38306_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38306_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38306_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38306_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38306_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38306_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38307_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38307_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38307_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38307_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38307_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38307_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38307_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38308_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38308_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38308_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38308_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38308_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38308_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38308_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38309_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38309_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38309_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38309_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38309_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38309_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38309_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38310_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38310_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38310_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38310_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38310_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38310_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38310_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38311_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38311_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38311_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38311_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38311_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38311_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38311_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38312_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38312_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38312_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38312_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38312_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38312_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38312_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38562_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38562_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38562_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38562_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38562_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38562_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38562_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38293_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38293_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38293_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38293_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38293_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38293_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38293_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38293_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38293_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38293_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38293_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38293_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38293_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38293_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38293_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38293_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38293_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38293_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38293_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38293_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38293_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38293_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38293_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38293_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38293_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38293_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38293_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38293_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38293_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38293_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38293_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38293_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38294_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38294_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38294_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38294_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38294_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38294_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38294_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38294_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38294_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38294_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38294_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38294_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38294_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38294_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38294_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38294_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38294_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38294_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38294_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38294_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38294_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38294_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38294_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38294_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38294_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38294_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38294_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38294_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38294_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38294_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38294_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38294_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38295_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38295_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38295_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38295_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38295_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38295_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38295_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38295_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38295_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38295_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38295_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38295_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38295_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38295_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38295_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38295_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38295_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38295_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38295_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38295_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38295_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38295_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38295_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38295_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38295_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38295_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38295_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38295_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38295_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38295_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38295_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38295_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38296_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38296_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38296_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38296_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38296_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38296_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38296_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38296_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38296_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38296_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38296_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38296_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38296_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38296_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38296_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38296_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38296_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38296_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38296_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38296_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38296_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38296_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38296_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38296_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38296_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38296_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38296_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38296_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38296_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38296_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38296_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38296_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38297_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38297_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38297_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38297_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38297_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38297_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38297_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38297_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38297_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38297_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38297_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38297_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38297_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38297_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38297_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38297_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38297_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38297_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38297_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38297_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38297_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38297_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38297_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38297_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38297_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38297_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38297_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38297_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38297_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38297_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38297_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38297_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38298_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38298_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38298_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38298_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38298_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38298_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38298_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38298_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38298_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38298_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38298_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38298_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38298_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38298_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38298_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38298_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38298_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38298_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38298_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38298_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38298_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38298_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38298_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38298_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38298_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38298_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38298_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38298_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38298_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38298_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38298_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38298_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38299_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38299_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38299_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38299_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38299_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38299_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38299_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38299_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38299_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38299_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38299_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38299_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38299_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38299_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38299_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38299_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38299_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38299_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38299_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38299_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38299_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38299_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38299_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38299_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38299_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38299_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38299_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38299_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38299_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38299_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38299_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38299_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38300_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38300_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38300_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38300_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38300_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38300_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38300_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38300_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38300_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38300_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38300_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38300_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38300_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38300_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38300_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38300_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38300_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38300_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38300_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38300_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38300_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38300_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38300_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38300_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38300_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38300_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38300_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38300_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38300_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38300_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38300_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38300_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38301_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38301_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38301_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38301_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38301_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38301_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38301_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38301_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38301_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38301_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38301_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38301_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38301_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38301_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38301_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38301_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38301_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38301_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38301_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38301_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38301_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38301_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38301_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38301_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38301_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38301_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38301_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38301_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38301_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38301_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38301_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38301_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38302_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38302_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38302_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38302_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38302_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38302_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38302_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38302_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38302_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38302_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38302_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38302_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38302_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38302_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38302_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38302_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38302_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38302_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38302_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38302_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38302_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38302_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38302_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38302_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38302_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38302_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38302_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38302_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38302_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38302_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38302_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38302_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38553_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38553_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38553_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38553_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38553_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38553_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38553_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38554_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38554_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38554_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38554_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38554_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38554_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38554_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38555_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38555_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38555_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38555_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38555_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38555_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38555_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38556_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38556_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38556_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38556_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38556_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38556_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38556_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38557_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38557_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38557_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38557_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38557_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38557_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38557_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38558_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38558_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38558_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38558_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38558_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38558_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38558_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38559_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38559_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38559_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38559_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38559_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38559_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38559_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38560_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38560_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38560_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38560_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38560_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38560_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38560_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38561_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38561_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38561_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38561_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38561_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38561_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38561_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38563_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38563_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38563_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38563_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38563_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38563_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38563_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38585_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38585_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38585_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38585_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38585_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38585_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38585_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38585_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38585_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38585_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38585_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38585_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38585_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38585_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38585_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38585_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38585_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38585_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38585_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38585_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38585_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38585_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38585_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38585_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38585_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38585_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38585_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38585_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38585_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38585_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38585_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38585_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38586_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38586_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38586_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38586_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38586_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38586_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38586_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38586_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38586_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38586_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38586_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38586_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38586_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38586_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38586_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38586_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38586_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38586_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38586_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38586_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38586_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38586_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38586_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38586_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38586_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38586_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38586_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38586_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38586_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38586_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38586_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38586_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38587_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38587_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38587_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38587_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38587_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38587_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38587_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38587_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38587_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38587_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38587_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38587_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38587_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38587_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38587_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38587_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38587_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38587_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38587_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38587_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38587_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38587_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38587_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38587_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38587_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38587_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38587_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38587_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38587_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38587_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38587_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38587_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38588_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38588_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38588_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38588_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38588_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38588_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38588_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38588_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38588_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38588_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38588_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38588_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38588_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38588_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38588_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38588_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38588_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38588_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38588_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38588_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38588_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38588_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38588_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38588_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38588_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38588_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38588_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38588_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38588_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38588_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38588_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38588_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38589_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38589_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38589_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38589_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38589_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38589_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38589_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38589_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38589_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38589_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38589_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38589_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38589_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38589_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38589_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38589_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38589_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38589_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38589_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38589_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38589_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38589_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38589_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38589_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38589_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38589_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38589_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38589_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38589_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38589_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38589_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38589_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38590_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38590_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38590_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38590_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38590_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38590_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38590_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38590_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38590_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38590_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38590_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38590_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38590_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38590_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38590_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38590_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38590_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38590_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38590_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38590_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38590_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38590_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38590_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38590_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38590_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38590_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38590_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38590_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38590_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38590_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38590_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38590_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38591_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38591_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38591_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38591_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38591_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38591_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38591_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38591_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38591_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38591_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38591_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38591_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38591_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38591_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38591_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38591_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38591_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38591_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38591_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38591_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38591_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38591_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38591_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38591_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38591_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38591_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38591_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38591_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38591_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38591_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38591_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38591_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38592_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38592_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38592_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38592_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38592_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38592_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38592_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38592_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38592_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38592_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38592_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38592_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38592_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38592_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38592_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38592_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38592_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38592_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38592_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38592_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38592_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38592_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38592_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38592_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38592_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38592_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38592_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38592_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38592_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38592_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38592_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38592_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38593_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38593_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38593_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38593_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38593_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38593_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38593_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38593_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38593_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38593_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38593_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38593_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38593_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38593_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38593_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38593_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38593_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38593_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38593_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38593_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38593_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38593_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38593_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38593_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38593_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38593_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38593_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38593_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38593_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38593_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38593_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38593_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38594_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38594_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38594_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38594_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38594_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38594_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38594_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38594_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38594_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38594_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38594_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38594_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38594_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38594_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38594_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38594_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38594_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38594_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38594_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38594_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38594_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38594_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38594_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38594_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38594_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38594_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38594_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38594_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38594_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38594_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38594_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38594_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38313_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38313_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38313_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38313_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38313_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38313_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38313_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38313_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38313_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38313_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38313_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38313_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38313_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38313_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38313_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38313_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38313_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38313_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38313_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38313_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38313_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38313_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38313_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38313_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38313_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38313_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38313_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38313_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38313_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38313_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38313_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38313_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38314_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38314_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38314_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38314_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38314_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38314_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38314_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38314_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38314_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38314_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38314_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38314_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38314_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38314_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38314_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38314_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38314_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38314_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38314_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38314_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38314_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38314_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38314_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38314_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38314_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38314_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38314_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38314_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38314_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38314_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38314_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38314_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38315_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38315_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38315_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38315_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38315_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38315_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38315_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38315_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38315_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38315_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38315_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38315_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38315_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38315_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38315_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38315_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38315_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38315_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38315_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38315_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38315_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38315_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38315_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38315_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38315_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38315_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38315_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38315_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38315_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38315_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38315_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38315_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38316_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38316_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38316_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38316_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38316_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38316_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38316_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38316_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38316_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38316_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38316_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38316_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38316_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38316_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38316_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38316_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38316_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38316_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38316_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38316_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38316_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38316_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38316_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38316_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38316_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38316_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38316_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38316_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38316_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38316_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38316_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38316_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38317_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38317_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38317_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38317_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38317_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38317_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38317_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38317_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38317_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38317_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38317_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38317_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38317_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38317_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38317_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38317_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38317_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38317_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38317_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38317_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38317_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38317_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38317_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38317_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38317_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38317_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38317_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38317_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38317_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38317_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38317_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38317_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38318_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38318_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38318_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38318_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38318_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38318_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38318_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38318_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38318_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38318_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38318_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38318_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38318_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38318_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38318_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38318_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38318_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38318_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38318_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38318_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38318_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38318_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38318_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38318_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38318_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38318_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38318_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38318_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38318_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38318_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38318_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38318_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38319_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38319_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38319_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38319_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38319_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38319_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38319_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38319_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38319_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38319_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38319_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38319_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38319_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38319_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38319_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38319_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38319_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38319_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38319_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38319_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38319_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38319_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38319_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38319_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38319_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38319_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38319_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38319_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38319_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38319_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38319_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38319_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38320_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38320_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38320_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38320_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38320_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38320_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38320_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38320_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38320_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38320_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38320_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38320_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38320_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38320_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38320_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38320_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38320_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38320_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38320_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38320_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38320_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38320_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38320_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38320_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38320_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38320_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38320_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38320_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38320_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38320_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38320_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38320_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38321_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38321_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38321_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38321_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38321_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38321_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38321_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38321_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38321_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38321_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38321_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38321_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38321_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38321_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38321_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38321_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38321_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38321_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38321_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38321_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38321_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38321_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38321_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38321_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38321_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38321_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38321_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38321_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38321_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38321_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38321_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38321_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38322_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38322_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38322_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38322_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38322_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38322_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38322_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38322_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38322_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38322_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38322_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38322_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38322_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38322_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38322_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38322_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38322_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38322_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38322_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38322_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38322_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38322_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38322_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38322_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38322_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38322_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38322_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38322_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38322_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38322_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38322_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38322_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/housekeeping/_6864_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6864_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6864_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6864_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6864_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38541_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38541_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38541_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38541_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38541_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38541_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38541_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38532_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38532_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38532_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38532_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38532_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38532_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38532_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38533_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38533_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38533_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38533_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38533_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38533_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38533_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38534_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38534_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38534_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38534_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38534_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38534_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38534_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38535_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38535_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38535_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38535_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38535_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38535_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38535_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38536_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38536_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38536_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38536_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38536_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38536_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38536_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38537_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38537_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38537_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38537_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38537_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38537_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38537_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38538_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38538_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38538_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38538_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38538_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38538_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38538_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38539_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38539_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38539_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38539_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38539_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38539_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38539_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38540_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38540_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38540_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38540_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38540_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38540_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38540_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38542_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38542_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38542_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38542_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38542_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38542_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38542_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38564_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38564_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38564_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38564_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38564_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38564_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38564_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38564_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38564_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38564_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38564_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38564_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38564_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38564_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38564_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38564_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38564_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38564_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38564_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38564_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38564_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38564_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38564_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38564_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38564_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38564_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38564_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38564_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38564_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38564_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38564_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38564_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38565_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38565_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38565_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38565_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38565_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38565_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38565_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38565_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38565_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38565_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38565_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38565_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38565_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38565_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38565_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38565_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38565_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38565_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38565_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38565_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38565_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38565_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38565_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38565_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38565_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38565_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38565_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38565_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38565_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38565_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38565_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38565_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38566_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38566_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38566_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38566_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38566_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38566_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38566_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38566_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38566_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38566_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38566_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38566_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38566_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38566_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38566_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38566_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38566_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38566_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38566_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38566_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38566_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38566_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38566_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38566_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38566_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38566_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38566_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38566_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38566_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38566_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38566_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38566_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38567_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38567_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38567_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38567_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38567_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38567_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38567_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38567_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38567_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38567_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38567_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38567_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38567_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38567_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38567_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38567_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38567_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38567_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38567_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38567_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38567_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38567_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38567_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38567_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38567_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38567_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38567_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38567_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38567_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38567_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38567_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38567_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38568_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38568_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38568_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38568_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38568_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38568_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38568_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38568_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38568_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38568_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38568_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38568_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38568_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38568_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38568_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38568_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38568_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38568_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38568_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38568_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38568_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38568_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38568_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38568_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38568_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38568_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38568_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38568_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38568_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38568_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38568_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38568_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38569_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38569_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38569_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38569_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38569_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38569_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38569_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38569_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38569_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38569_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38569_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38569_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38569_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38569_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38569_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38569_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38569_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38569_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38569_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38569_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38569_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38569_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38569_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38569_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38569_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38569_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38569_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38569_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38569_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38569_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38569_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38569_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38570_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38570_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38570_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38570_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38570_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38570_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38570_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38570_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38570_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38570_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38570_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38570_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38570_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38570_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38570_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38570_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38570_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38570_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38570_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38570_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38570_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38570_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38570_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38570_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38570_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38570_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38570_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38570_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38570_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38570_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38570_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38570_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38571_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38571_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38571_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38571_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38571_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38571_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38571_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38571_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38571_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38571_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38571_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38571_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38571_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38571_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38571_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38571_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38571_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38571_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38571_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38571_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38571_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38571_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38571_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38571_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38571_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38571_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38571_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38571_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38571_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38571_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38571_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38571_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38572_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38572_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38572_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38572_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38572_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38572_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38572_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38572_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38572_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38572_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38572_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38572_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38572_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38572_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38572_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38572_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38572_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38572_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38572_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38572_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38572_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38572_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38572_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38572_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38572_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38572_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38572_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38572_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38572_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38572_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38572_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38572_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38573_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38573_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38573_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38573_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38573_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38573_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38573_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38573_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38573_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38573_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38573_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38573_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38573_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38573_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38573_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38573_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38573_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38573_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38573_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38573_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38573_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38573_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38573_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38573_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38573_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38573_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38573_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38573_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38573_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38573_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38573_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38573_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/housekeeping/_6863_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6863_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6863_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6863_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6863_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38521_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38521_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38521_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38521_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38521_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38521_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38521_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38511_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38511_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38511_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38511_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38511_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38511_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38511_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38512_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38512_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38512_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38512_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38512_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38512_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38512_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38513_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38513_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38513_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38513_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38513_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38513_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38513_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38514_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38514_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38514_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38514_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38514_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38514_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38514_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38515_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38515_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38515_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38515_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38515_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38515_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38515_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38516_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38516_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38516_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38516_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38516_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38516_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38516_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38517_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38517_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38517_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38517_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38517_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38517_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38517_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38518_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38518_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38518_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38518_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38518_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38518_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38518_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38519_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38519_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38519_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38519_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38519_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38519_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38519_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38520_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38520_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38520_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38520_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38520_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38520_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38520_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38543_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38543_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38543_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38543_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38543_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38543_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38543_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38543_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38543_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38543_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38543_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38543_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38543_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38543_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38543_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38543_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38543_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38543_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38543_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38543_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38543_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38543_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38543_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38543_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38543_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38543_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38543_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38543_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38543_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38543_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38543_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38543_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38544_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38544_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38544_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38544_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38544_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38544_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38544_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38544_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38544_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38544_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38544_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38544_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38544_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38544_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38544_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38544_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38544_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38544_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38544_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38544_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38544_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38544_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38544_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38544_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38544_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38544_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38544_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38544_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38544_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38544_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38544_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38544_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38545_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38545_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38545_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38545_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38545_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38545_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38545_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38545_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38545_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38545_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38545_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38545_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38545_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38545_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38545_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38545_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38545_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38545_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38545_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38545_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38545_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38545_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38545_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38545_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38545_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38545_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38545_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38545_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38545_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38545_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38545_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38545_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38546_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38546_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38546_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38546_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38546_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38546_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38546_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38546_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38546_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38546_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38546_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38546_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38546_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38546_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38546_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38546_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38546_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38546_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38546_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38546_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38546_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38546_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38546_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38546_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38546_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38546_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38546_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38546_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38546_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38546_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38546_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38546_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38547_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38547_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38547_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38547_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38547_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38547_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38547_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38547_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38547_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38547_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38547_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38547_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38547_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38547_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38547_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38547_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38547_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38547_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38547_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38547_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38547_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38547_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38547_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38547_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38547_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38547_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38547_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38547_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38547_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38547_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38547_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38547_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38548_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38548_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38548_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38548_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38548_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38548_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38548_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38548_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38548_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38548_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38548_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38548_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38548_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38548_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38548_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38548_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38548_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38548_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38548_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38548_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38548_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38548_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38548_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38548_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38548_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38548_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38548_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38548_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38548_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38548_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38548_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38548_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38549_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38549_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38549_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38549_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38549_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38549_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38549_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38549_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38549_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38549_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38549_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38549_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38549_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38549_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38549_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38549_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38549_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38549_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38549_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38549_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38549_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38549_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38549_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38549_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38549_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38549_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38549_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38549_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38549_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38549_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38549_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38549_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38550_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38550_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38550_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38550_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38550_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38550_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38550_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38550_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38550_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38550_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38550_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38550_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38550_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38550_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38550_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38550_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38550_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38550_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38550_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38550_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38550_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38550_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38550_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38550_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38550_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38550_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38550_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38550_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38550_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38550_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38550_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38550_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38551_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38551_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38551_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38551_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38551_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38551_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38551_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38551_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38551_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38551_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38551_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38551_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38551_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38551_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38551_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38551_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38551_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38551_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38551_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38551_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38551_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38551_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38551_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38551_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38551_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38551_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38551_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38551_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38551_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38551_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38551_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38551_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38552_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38552_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38552_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38552_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38552_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38552_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38552_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38552_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38552_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38552_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38552_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38552_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38552_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38552_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38552_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38552_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38552_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38552_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38552_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38552_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38552_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38552_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38552_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38552_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38552_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38552_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38552_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38552_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38552_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38552_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38552_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38552_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/housekeeping/_6865_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6865_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6865_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6865_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6865_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38522_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38522_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38522_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38522_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38522_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38522_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38522_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38522_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38522_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38522_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38522_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38522_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38522_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38522_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38522_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38522_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38522_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38522_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38522_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38522_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38522_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38522_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38522_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38522_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38522_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38522_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38522_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38522_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38522_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38522_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38522_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38522_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38523_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38523_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38523_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38523_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38523_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38523_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38523_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38523_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38523_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38523_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38523_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38523_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38523_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38523_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38523_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38523_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38523_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38523_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38523_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38523_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38523_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38523_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38523_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38523_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38523_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38523_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38523_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38523_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38523_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38523_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38523_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38523_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38524_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38524_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38524_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38524_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38524_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38524_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38524_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38524_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38524_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38524_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38524_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38524_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38524_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38524_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38524_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38524_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38524_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38524_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38524_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38524_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38524_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38524_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38524_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38524_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38524_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38524_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38524_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38524_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38524_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38524_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38524_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38524_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38525_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38525_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38525_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38525_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38525_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38525_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38525_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38525_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38525_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38525_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38525_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38525_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38525_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38525_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38525_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38525_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38525_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38525_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38525_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38525_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38525_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38525_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38525_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38525_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38525_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38525_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38525_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38525_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38525_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38525_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38525_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38525_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38526_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38526_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38526_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38526_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38526_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38526_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38526_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38526_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38526_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38526_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38526_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38526_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38526_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38526_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38526_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38526_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38526_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38526_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38526_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38526_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38526_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38526_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38526_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38526_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38526_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38526_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38526_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38526_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38526_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38526_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38526_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38526_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38527_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38527_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38527_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38527_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38527_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38527_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38527_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38527_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38527_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38527_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38527_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38527_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38527_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38527_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38527_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38527_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38527_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38527_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38527_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38527_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38527_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38527_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38527_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38527_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38527_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38527_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38527_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38527_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38527_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38527_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38527_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38527_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38528_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38528_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38528_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38528_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38528_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38528_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38528_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38528_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38528_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38528_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38528_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38528_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38528_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38528_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38528_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38528_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38528_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38528_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38528_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38528_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38528_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38528_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38528_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38528_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38528_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38528_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38528_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38528_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38528_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38528_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38528_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38528_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38529_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38529_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38529_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38529_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38529_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38529_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38529_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38529_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38529_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38529_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38529_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38529_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38529_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38529_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38529_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38529_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38529_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38529_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38529_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38529_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38529_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38529_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38529_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38529_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38529_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38529_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38529_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38529_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38529_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38529_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38529_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38529_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38530_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38530_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38530_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38530_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38530_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38530_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38530_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38530_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38530_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38530_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38530_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38530_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38530_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38530_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38530_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38530_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38530_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38530_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38530_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38530_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38530_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38530_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38530_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38530_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38530_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38530_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38530_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38530_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38530_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38530_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38530_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38530_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38531_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38531_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38531_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38531_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38531_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38531_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38531_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38531_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38531_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38531_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38531_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38531_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38531_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38531_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38531_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38531_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38531_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38531_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38531_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38531_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38531_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38531_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38531_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38531_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38531_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38531_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38531_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38531_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38531_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38531_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38531_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38531_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/housekeeping/_6861_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6861_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6861_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6861_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6861_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6862_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6862_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6862_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6862_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6862_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38479_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38479_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38479_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38479_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38479_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38479_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38479_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38490_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38490_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38490_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38490_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38490_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38490_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38490_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38491_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38491_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38491_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38491_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38491_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38491_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38491_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38492_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38492_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38492_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38492_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38492_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38492_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38492_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38493_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38493_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38493_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38493_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38493_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38493_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38493_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38494_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38494_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38494_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38494_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38494_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38494_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38494_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38495_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38495_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38495_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38495_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38495_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38495_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38495_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38496_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38496_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38496_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38496_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38496_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38496_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38496_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38497_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38497_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38497_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38497_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38497_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38497_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38497_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38498_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38498_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38498_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38498_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38498_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38498_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38498_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38499_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38499_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38499_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38499_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38499_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38499_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38499_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38500_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38500_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38500_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38500_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38500_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38500_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38500_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38469_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38469_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38469_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38469_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38469_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38469_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38469_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38470_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38470_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38470_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38470_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38470_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38470_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38470_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38471_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38471_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38471_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38471_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38471_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38471_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38471_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38472_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38472_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38472_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38472_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38472_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38472_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38472_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38473_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38473_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38473_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38473_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38473_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38473_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38473_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38474_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38474_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38474_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38474_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38474_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38474_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38474_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38475_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38475_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38475_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38475_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38475_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38475_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38475_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38476_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38476_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38476_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38476_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38476_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38476_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38476_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38477_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38477_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38477_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38477_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38477_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38477_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38477_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38478_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38478_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38478_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38478_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38478_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38478_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38478_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6860_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6860_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6860_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6860_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6860_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38458_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38458_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38458_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38458_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38458_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38458_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38458_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38501_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38501_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38501_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38501_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38501_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38501_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38501_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38501_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38501_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38501_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38501_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38501_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38501_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38501_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38501_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38501_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38501_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38501_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38501_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38501_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38501_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38501_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38501_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38501_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38501_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38501_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38501_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38501_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38501_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38501_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38501_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38501_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38502_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38502_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38502_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38502_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38502_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38502_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38502_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38502_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38502_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38502_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38502_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38502_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38502_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38502_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38502_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38502_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38502_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38502_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38502_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38502_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38502_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38502_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38502_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38502_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38502_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38502_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38502_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38502_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38502_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38502_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38502_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38502_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38503_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38503_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38503_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38503_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38503_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38503_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38503_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38503_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38503_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38503_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38503_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38503_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38503_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38503_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38503_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38503_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38503_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38503_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38503_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38503_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38503_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38503_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38503_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38503_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38503_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38503_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38503_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38503_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38503_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38503_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38503_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38503_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38504_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38504_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38504_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38504_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38504_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38504_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38504_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38504_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38504_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38504_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38504_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38504_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38504_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38504_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38504_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38504_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38504_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38504_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38504_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38504_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38504_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38504_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38504_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38504_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38504_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38504_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38504_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38504_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38504_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38504_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38504_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38504_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38505_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38505_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38505_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38505_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38505_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38505_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38505_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38505_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38505_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38505_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38505_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38505_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38505_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38505_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38505_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38505_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38505_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38505_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38505_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38505_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38505_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38505_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38505_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38505_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38505_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38505_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38505_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38505_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38505_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38505_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38505_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38505_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38506_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38506_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38506_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38506_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38506_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38506_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38506_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38506_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38506_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38506_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38506_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38506_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38506_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38506_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38506_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38506_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38506_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38506_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38506_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38506_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38506_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38506_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38506_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38506_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38506_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38506_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38506_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38506_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38506_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38506_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38506_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38506_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38507_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38507_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38507_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38507_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38507_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38507_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38507_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38507_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38507_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38507_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38507_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38507_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38507_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38507_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38507_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38507_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38507_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38507_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38507_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38507_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38507_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38507_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38507_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38507_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38507_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38507_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38507_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38507_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38507_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38507_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38507_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38507_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38508_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38508_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38508_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38508_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38508_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38508_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38508_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38508_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38508_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38508_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38508_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38508_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38508_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38508_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38508_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38508_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38508_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38508_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38508_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38508_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38508_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38508_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38508_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38508_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38508_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38508_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38508_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38508_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38508_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38508_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38508_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38508_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38509_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38509_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38509_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38509_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38509_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38509_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38509_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38509_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38509_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38509_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38509_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38509_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38509_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38509_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38509_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38509_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38509_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38509_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38509_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38509_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38509_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38509_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38509_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38509_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38509_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38509_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38509_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38509_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38509_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38509_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38509_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38509_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38510_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38510_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38510_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38510_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38510_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38510_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38510_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38510_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38510_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38510_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38510_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38510_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38510_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38510_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38510_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38510_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38510_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38510_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38510_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38510_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38510_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38510_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38510_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38510_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38510_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38510_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38510_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38510_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38510_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38510_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38510_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38510_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38448_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38448_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38448_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38448_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38448_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38448_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38448_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38449_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38449_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38449_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38449_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38449_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38449_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38449_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38450_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38450_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38450_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38450_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38450_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38450_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38450_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38451_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38451_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38451_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38451_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38451_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38451_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38451_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38452_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38452_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38452_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38452_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38452_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38452_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38452_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38453_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38453_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38453_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38453_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38453_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38453_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38453_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38454_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38454_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38454_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38454_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38454_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38454_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38454_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38455_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38455_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38455_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38455_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38455_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38455_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38455_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38456_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38456_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38456_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38456_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38456_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38456_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38456_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38457_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38457_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38457_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38457_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38457_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38457_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38457_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38480_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38480_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38480_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38480_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38480_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38480_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38480_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38480_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38480_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38480_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38480_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38480_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38480_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38480_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38480_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38480_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38480_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38480_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38480_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38480_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38480_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38480_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38480_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38480_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38480_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38480_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38480_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38480_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38480_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38480_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38480_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38480_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38481_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38481_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38481_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38481_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38481_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38481_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38481_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38481_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38481_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38481_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38481_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38481_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38481_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38481_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38481_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38481_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38481_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38481_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38481_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38481_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38481_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38481_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38481_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38481_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38481_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38481_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38481_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38481_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38481_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38481_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38481_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38481_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38482_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38482_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38482_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38482_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38482_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38482_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38482_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38482_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38482_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38482_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38482_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38482_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38482_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38482_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38482_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38482_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38482_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38482_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38482_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38482_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38482_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38482_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38482_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38482_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38482_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38482_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38482_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38482_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38482_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38482_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38482_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38482_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38483_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38483_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38483_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38483_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38483_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38483_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38483_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38483_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38483_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38483_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38483_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38483_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38483_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38483_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38483_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38483_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38483_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38483_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38483_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38483_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38483_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38483_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38483_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38483_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38483_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38483_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38483_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38483_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38483_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38483_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38483_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38483_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38484_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38484_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38484_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38484_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38484_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38484_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38484_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38484_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38484_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38484_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38484_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38484_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38484_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38484_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38484_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38484_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38484_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38484_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38484_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38484_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38484_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38484_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38484_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38484_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38484_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38484_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38484_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38484_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38484_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38484_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38484_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38484_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38485_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38485_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38485_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38485_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38485_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38485_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38485_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38485_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38485_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38485_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38485_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38485_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38485_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38485_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38485_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38485_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38485_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38485_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38485_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38485_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38485_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38485_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38485_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38485_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38485_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38485_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38485_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38485_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38485_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38485_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38485_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38485_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38486_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38486_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38486_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38486_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38486_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38486_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38486_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38486_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38486_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38486_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38486_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38486_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38486_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38486_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38486_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38486_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38486_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38486_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38486_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38486_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38486_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38486_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38486_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38486_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38486_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38486_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38486_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38486_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38486_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38486_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38486_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38486_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38487_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38487_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38487_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38487_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38487_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38487_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38487_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38487_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38487_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38487_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38487_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38487_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38487_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38487_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38487_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38487_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38487_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38487_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38487_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38487_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38487_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38487_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38487_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38487_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38487_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38487_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38487_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38487_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38487_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38487_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38487_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38487_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38488_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38488_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38488_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38488_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38488_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38488_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38488_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38488_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38488_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38488_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38488_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38488_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38488_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38488_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38488_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38488_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38488_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38488_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38488_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38488_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38488_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38488_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38488_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38488_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38488_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38488_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38488_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38488_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38488_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38488_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38488_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38488_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38489_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38489_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38489_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38489_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38489_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38489_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38489_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38489_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38489_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38489_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38489_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38489_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38489_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38489_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38489_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38489_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38489_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38489_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38489_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38489_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38489_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38489_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38489_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38489_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38489_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38489_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38489_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38489_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38489_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38489_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38489_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38489_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38427_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38427_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38427_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38427_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38427_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38427_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38427_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38428_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38428_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38428_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38428_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38428_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38428_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38428_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38429_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38429_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38429_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38429_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38429_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38429_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38429_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38430_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38430_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38430_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38430_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38430_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38430_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38430_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38431_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38431_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38431_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38431_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38431_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38431_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38431_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38432_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38432_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38432_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38432_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38432_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38432_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38432_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38433_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38433_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38433_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38433_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38433_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38433_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38433_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38434_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38434_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38434_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38434_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38434_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38434_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38434_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38435_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38435_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38435_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38435_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38435_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38435_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38435_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38436_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38436_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38436_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38436_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38436_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38436_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38436_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38437_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38437_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38437_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38437_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38437_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38437_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38437_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38459_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38459_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38459_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38459_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38459_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38459_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38459_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38459_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38459_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38459_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38459_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38459_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38459_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38459_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38459_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38459_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38459_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38459_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38459_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38459_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38459_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38459_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38459_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38459_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38459_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38459_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38459_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38459_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38459_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38459_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38459_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38459_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38460_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38460_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38460_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38460_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38460_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38460_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38460_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38460_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38460_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38460_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38460_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38460_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38460_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38460_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38460_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38460_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38460_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38460_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38460_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38460_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38460_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38460_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38460_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38460_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38460_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38460_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38460_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38460_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38460_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38460_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38460_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38460_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38461_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38461_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38461_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38461_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38461_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38461_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38461_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38461_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38461_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38461_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38461_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38461_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38461_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38461_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38461_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38461_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38461_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38461_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38461_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38461_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38461_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38461_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38461_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38461_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38461_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38461_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38461_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38461_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38461_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38461_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38461_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38461_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38462_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38462_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38462_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38462_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38462_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38462_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38462_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38462_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38462_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38462_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38462_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38462_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38462_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38462_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38462_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38462_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38462_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38462_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38462_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38462_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38462_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38462_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38462_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38462_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38462_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38462_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38462_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38462_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38462_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38462_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38462_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38462_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38463_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38463_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38463_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38463_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38463_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38463_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38463_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38463_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38463_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38463_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38463_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38463_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38463_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38463_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38463_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38463_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38463_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38463_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38463_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38463_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38463_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38463_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38463_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38463_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38463_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38463_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38463_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38463_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38463_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38463_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38463_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38463_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38464_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38464_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38464_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38464_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38464_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38464_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38464_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38464_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38464_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38464_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38464_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38464_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38464_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38464_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38464_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38464_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38464_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38464_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38464_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38464_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38464_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38464_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38464_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38464_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38464_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38464_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38464_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38464_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38464_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38464_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38464_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38464_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38465_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38465_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38465_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38465_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38465_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38465_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38465_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38465_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38465_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38465_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38465_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38465_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38465_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38465_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38465_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38465_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38465_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38465_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38465_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38465_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38465_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38465_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38465_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38465_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38465_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38465_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38465_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38465_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38465_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38465_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38465_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38465_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38466_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38466_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38466_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38466_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38466_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38466_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38466_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38466_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38466_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38466_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38466_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38466_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38466_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38466_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38466_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38466_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38466_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38466_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38466_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38466_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38466_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38466_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38466_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38466_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38466_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38466_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38466_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38466_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38466_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38466_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38466_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38466_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38467_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38467_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38467_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38467_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38467_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38467_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38467_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38467_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38467_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38467_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38467_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38467_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38467_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38467_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38467_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38467_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38467_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38467_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38467_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38467_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38467_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38467_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38467_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38467_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38467_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38467_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38467_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38467_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38467_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38467_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38467_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38467_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38468_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38468_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38468_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38468_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38468_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38468_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38468_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38468_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38468_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38468_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38468_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38468_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38468_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38468_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38468_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38468_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38468_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38468_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38468_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38468_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38468_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38468_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38468_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38468_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38468_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38468_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38468_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38468_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38468_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38468_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38468_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38468_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38416_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38416_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38416_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38416_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38416_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38416_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38416_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/housekeeping/_6859_/RN(low) - - min_pulse_width - untested no_clock
chip_core/housekeeping/_6859_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6859_/RN(low) - - min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/housekeeping/_6859_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/housekeeping/_6859_/RN(low) - - min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38406_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38406_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38406_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38406_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_D===1'b1) untested no_clock
chip_core/_38406_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLKN_AND_NOT_D===1'b1) untested no_clock
chip_core/_38406_/RN(rise) CLKN(fall) hk_serial_clk recovery - untested false_paths
chip_core/_38406_/RN(rise) CLKN(fall) hk_serial_clk removal - untested false_paths
chip_core/_38407_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38407_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38407_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38407_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38407_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38407_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38407_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38408_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38408_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38408_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38408_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38408_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38408_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38408_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38409_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38409_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38409_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38409_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38409_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38409_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38409_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38410_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38410_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38410_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38410_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38410_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38410_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38410_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38411_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38411_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38411_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38411_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38411_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38411_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38411_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38412_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38412_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38412_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38412_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38412_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38412_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38412_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38413_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38413_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38413_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38413_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38413_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38413_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38413_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38414_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38414_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38414_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38414_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38414_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38414_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38414_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38415_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38415_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38415_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38415_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38415_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38415_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38415_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38438_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38438_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38438_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38438_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38438_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38438_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38438_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38438_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38438_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38438_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38438_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38438_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38438_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38438_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38438_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38438_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38438_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38438_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38438_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38438_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38438_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38438_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38438_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38438_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38438_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38438_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38438_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38438_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38438_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38438_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38438_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38438_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38439_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38439_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38439_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38439_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38439_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38439_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38439_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38439_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38439_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38439_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38439_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38439_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38439_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38439_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38439_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38439_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38439_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38439_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38439_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38439_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38439_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38439_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38439_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38439_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38439_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38439_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38439_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38439_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38439_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38439_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38439_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38439_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38440_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38440_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38440_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38440_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38440_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38440_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38440_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38440_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38440_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38440_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38440_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38440_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38440_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38440_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38440_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38440_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38440_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38440_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38440_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38440_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38440_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38440_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38440_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38440_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38440_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38440_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38440_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38440_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38440_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38440_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38440_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38440_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38441_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38441_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38441_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38441_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38441_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38441_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38441_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38441_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38441_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38441_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38441_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38441_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38441_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38441_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38441_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38441_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38441_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38441_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38441_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38441_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38441_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38441_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38441_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38441_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38441_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38441_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38441_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38441_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38441_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38441_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38441_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38441_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38442_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38442_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38442_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38442_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38442_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38442_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38442_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38442_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38442_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38442_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38442_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38442_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38442_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38442_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38442_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38442_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38442_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38442_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38442_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38442_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38442_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38442_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38442_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38442_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38442_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38442_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38442_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38442_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38442_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38442_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38442_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38442_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38443_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38443_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38443_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38443_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38443_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38443_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38443_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38443_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38443_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38443_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38443_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38443_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38443_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38443_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38443_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38443_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38443_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38443_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38443_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38443_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38443_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38443_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38443_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38443_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38443_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38443_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38443_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38443_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38443_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38443_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38443_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38443_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38444_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38444_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38444_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38444_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38444_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38444_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38444_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38444_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38444_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38444_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38444_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38444_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38444_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38444_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38444_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38444_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38444_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38444_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38444_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38444_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38444_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38444_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38444_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38444_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38444_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38444_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38444_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38444_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38444_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38444_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38444_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38444_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38445_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38445_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38445_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38445_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38445_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38445_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38445_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38445_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38445_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38445_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38445_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38445_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38445_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38445_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38445_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38445_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38445_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38445_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38445_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38445_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38445_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38445_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38445_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38445_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38445_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38445_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38445_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38445_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38445_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38445_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38445_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38445_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38446_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38446_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38446_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38446_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38446_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38446_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38446_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38446_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38446_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38446_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38446_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38446_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38446_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38446_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38446_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38446_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38446_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38446_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38446_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38446_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38446_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38446_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38446_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38446_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38446_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38446_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38446_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38446_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38446_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38446_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38446_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38446_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38447_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38447_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38447_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38447_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38447_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38447_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38447_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38447_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38447_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38447_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38447_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38447_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38447_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38447_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38447_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38447_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38447_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38447_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38447_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38447_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38447_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38447_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38447_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38447_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38447_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38447_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38447_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38447_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38447_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38447_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38447_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38447_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38386_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38386_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38386_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38386_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38386_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38386_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38386_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38387_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38387_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38387_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38387_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38387_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38387_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38387_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38388_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38388_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38388_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38388_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38388_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38388_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38388_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38389_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38389_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38389_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38389_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38389_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38389_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38389_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38390_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38390_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38390_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38390_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38390_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38390_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38390_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38391_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38391_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38391_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38391_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38391_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38391_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38391_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38392_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38392_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38392_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38392_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38392_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38392_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38392_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38393_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38393_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38393_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38393_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38393_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38393_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38393_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38394_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38394_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38394_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38394_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38394_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38394_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38394_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38395_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38395_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D===1'b1) untested no_clock
chip_core/_38395_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38395_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested no_clock
chip_core/_38395_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested no_clock
chip_core/_38395_/RN(rise) CLK(rise) hk_serial_clk recovery - untested false_paths
chip_core/_38395_/RN(rise) CLK(rise) hk_serial_clk removal - untested false_paths
chip_core/_38417_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38417_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38417_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38417_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38417_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38417_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38417_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38417_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38417_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38417_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38417_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38417_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38417_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38417_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38417_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38417_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38417_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38417_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38417_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38417_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38417_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38417_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38417_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38417_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38417_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38417_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38417_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38417_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38417_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38417_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38417_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38417_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38418_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38418_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38418_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38418_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38418_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38418_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38418_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38418_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38418_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38418_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38418_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38418_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38418_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38418_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38418_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38418_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38418_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38418_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38418_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38418_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38418_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38418_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38418_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38418_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38418_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38418_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38418_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38418_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38418_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38418_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38418_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38418_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38419_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38419_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38419_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38419_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38419_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38419_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38419_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38419_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38419_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38419_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38419_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38419_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38419_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38419_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38419_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38419_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38419_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38419_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38419_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38419_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38419_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38419_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38419_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38419_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38419_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38419_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38419_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38419_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38419_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38419_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38419_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38419_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38420_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38420_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38420_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38420_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38420_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38420_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38420_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38420_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38420_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38420_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38420_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38420_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38420_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38420_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38420_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38420_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38420_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38420_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38420_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38420_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38420_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38420_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38420_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38420_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38420_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38420_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38420_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38420_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38420_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38420_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38420_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38420_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38421_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38421_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38421_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38421_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38421_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38421_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38421_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38421_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38421_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38421_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38421_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38421_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38421_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38421_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38421_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38421_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38421_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38421_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38421_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38421_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38421_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38421_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38421_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38421_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38421_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38421_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38421_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38421_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38421_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38421_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38421_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38421_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38422_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38422_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38422_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38422_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38422_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38422_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38422_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38422_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38422_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38422_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38422_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38422_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38422_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38422_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38422_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38422_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38422_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38422_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38422_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38422_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38422_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38422_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38422_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38422_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38422_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38422_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38422_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38422_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38422_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38422_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38422_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38422_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38423_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38423_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38423_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38423_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38423_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38423_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38423_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38423_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38423_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38423_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38423_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38423_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38423_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38423_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38423_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38423_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38423_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38423_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38423_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38423_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38423_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38423_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38423_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38423_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38423_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38423_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38423_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38423_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38423_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38423_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38423_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38423_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38424_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38424_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38424_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38424_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38424_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38424_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38424_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38424_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38424_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38424_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38424_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38424_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38424_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38424_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38424_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38424_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38424_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38424_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38424_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38424_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38424_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38424_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38424_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38424_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38424_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38424_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38424_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38424_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38424_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38424_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38424_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38424_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38425_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38425_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38425_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38425_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38425_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38425_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38425_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38425_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38425_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38425_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38425_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38425_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38425_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38425_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38425_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38425_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38425_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38425_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38425_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38425_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38425_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38425_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38425_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38425_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38425_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38425_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38425_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38425_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38425_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38425_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38425_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38425_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38426_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38426_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38426_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38426_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38426_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38426_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38426_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38426_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38426_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38426_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38426_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38426_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38426_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38426_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38426_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38426_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38426_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38426_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38426_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38426_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38426_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38426_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38426_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38426_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38426_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38426_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38426_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38426_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38426_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38426_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38426_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38426_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_21454_/A2 A1      clk       clock_gating_hold - untested  false_paths
chip_core/_21454_/A2 A1      clk       clock_gating_setup - untested false_paths
chip_core/_38396_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38396_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38396_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38396_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38396_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38396_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38396_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38396_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38396_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38396_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38396_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38396_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38396_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38396_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38396_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38396_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38396_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38396_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38396_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38396_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38396_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38396_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38396_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38396_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38396_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38396_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38396_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38396_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38396_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38396_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38396_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38396_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38397_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38397_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38397_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38397_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38397_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38397_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38397_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38397_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38397_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38397_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38397_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38397_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38397_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38397_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38397_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38397_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38397_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38397_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38397_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38397_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38397_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38397_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38397_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38397_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38397_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38397_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38397_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38397_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38397_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38397_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38397_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38397_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38398_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38398_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38398_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38398_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38398_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38398_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38398_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38398_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38398_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38398_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38398_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38398_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38398_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38398_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38398_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38398_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38398_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38398_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38398_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38398_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38398_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38398_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38398_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38398_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38398_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38398_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38398_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38398_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38398_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38398_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38398_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38398_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38399_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38399_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38399_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38399_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38399_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38399_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38399_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38399_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38399_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38399_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38399_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38399_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38399_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38399_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38399_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38399_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38399_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38399_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38399_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38399_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38399_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38399_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38399_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38399_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38399_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38399_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38399_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38399_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38399_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38399_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38399_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38399_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38400_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38400_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38400_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38400_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38400_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38400_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38400_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38400_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38400_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38400_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38400_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38400_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38400_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38400_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38400_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38400_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38400_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38400_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38400_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38400_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38400_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38400_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38400_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38400_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38400_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38400_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38400_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38400_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38400_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38400_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38400_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38400_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38401_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38401_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38401_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38401_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38401_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38401_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38401_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38401_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38401_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38401_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38401_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38401_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38401_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38401_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38401_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38401_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38401_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38401_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38401_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38401_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38401_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38401_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38401_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38401_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38401_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38401_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38401_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38401_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38401_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38401_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38401_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38401_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38402_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38402_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38402_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38402_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38402_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38402_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38402_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38402_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38402_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38402_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38402_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38402_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38402_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38402_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38402_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38402_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38402_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38402_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38402_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38402_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38402_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38402_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38402_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38402_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38402_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38402_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38402_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38402_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38402_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38402_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38402_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38402_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38403_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38403_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38403_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38403_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38403_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38403_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38403_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38403_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38403_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38403_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38403_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38403_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38403_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38403_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38403_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38403_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38403_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38403_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38403_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38403_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38403_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38403_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38403_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38403_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38403_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38403_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38403_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38403_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38403_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38403_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38403_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38403_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38404_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38404_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38404_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38404_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38404_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38404_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38404_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38404_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38404_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38404_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38404_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38404_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38404_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38404_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38404_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38404_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38404_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38404_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38404_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38404_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38404_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38404_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38404_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38404_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38404_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38404_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38404_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38404_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38404_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38404_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38404_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38404_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38405_/D  CLK(rise) hk_serial_load hold sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38405_/D  CLK(rise) hk_serial_load setup sdf_cond(ENABLE_RN_AND_SETN===1'b1) untested false_paths
chip_core/_38405_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38405_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38405_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38405_/RN(rise) SETN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38405_/RN(low) -  -         min_pulse_width -   untested  no_clock
chip_core/_38405_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38405_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38405_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_SETN===1'b1) untested no_clock
chip_core/_38405_/RN(low) -  -         min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_SETN===1'b1) untested no_clock
chip_core/_38405_/RN(rise) CLK(rise) hk_serial_load recovery sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38405_/RN(rise) CLK(rise) hk_serial_load removal sdf_cond(ENABLE_SETN===1'b1) untested false_paths
chip_core/_38405_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38405_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38405_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38405_/RN(rise) SETN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38405_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38405_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38405_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38405_/SETN(rise) RN(rise) - hold   sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38405_/SETN(low) - -        min_pulse_width -   untested  constant_disabled
chip_core/_38405_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38405_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38405_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38405_/SETN(low) - -        min_pulse_width sdf_cond(ENABLE_NOT_CLK_AND_NOT_D_AND_RN===1'b1) untested constant_disabled
chip_core/_38405_/SETN(rise) CLK(rise) - recovery sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38405_/SETN(rise) CLK(rise) - removal sdf_cond(ENABLE_RN===1'b1) untested constant_disabled
chip_core/_38405_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38405_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_CLK_AND_NOT_D===1'b1) untested constant_disabled
chip_core/_38405_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_D===1'b1) untested constant_disabled
chip_core/_38405_/SETN(rise) RN(rise) - setup  sdf_cond(ENABLE_NOT_CLK_AND_NOT_D===1'b1) untested constant_disabled
mprj_io[14]          -       clk       out_hold -          untested  false_paths
mprj_io[14]          -       clk       out_setup -         untested  false_paths
mprj_io[15]          -       clk       out_hold -          untested  false_paths
mprj_io[15]          -       clk       out_setup -         untested  false_paths
1
