[
  {
    "code": "define void @\"main\"()\\n{\\nentry:\\n%\"0\" = mul i32 0, 0\\n%\"1\" = icmp sgt i32 0, %\"0\"\\n%\"1.1\" = zext i1 %\"1\" to i32\\nret void\\n}",
    "task": "validity task",
    "architecture": "llvm_ir"
  },
  {
    "code": "define void @\"main\"()\\n{\\nentry:\\n%\"0\" = icmp sgt i32 0, 0\\n%\"0.1\" = zext i1 %\"0\" to i32\\n%\"1\" = mul i32 0, %\"0.1\"\\nret void\\n}",
    "task": "validity task",
    "architecture": "llvm_ir"
  },
  {
    "code": "define void @\"main\"()\\n{\\nentry:\\n%\"0\" = add i32 0, 0\\n%\"1\" = mul i32 0, %\"0\"\\n%\"2\" = mul i32 %\"0\", %\"1\"\\nret void\\n}",
    "task": "validity task",
    "architecture": "llvm_ir"
  },
  {
    "code": "define void @\"main\"()\\n{\\nentry:\\n%\"0\" = sub i32 0, 0\\nret void\\n}",
    "task": "validity task",
    "architecture": "llvm_ir"
  },
  {
    "code": "define void @\"main\"()\\n{\\nentry:\\nret void\\n}",
    "task": "validity task",
    "architecture": "llvm_ir"
  },
  {
    "code": "define void @\"main\"()\\n{\\nentry:\\n%\"0\" = mul i32 0, 0\\n%\"1\" = icmp sgt i32 0, %\"0\"\\n%\"1.1\" = zext i1 %\"1\" to i32\\n%\"2\" = icmp sgt i32 %\"0\", %\"1.1\"\\n%\"2.1\" = zext i1 %\"2\" to i32\\n%\"3\" = sub i32 %\"1.1\", %\"2.1\"\\n%\"4\" = sub i32 %\"2.1\", %\"3\"\\n%\"5\" = add i32 %\"3\", %\"4\"\\nret void\\n}",
    "task": "validity task",
    "architecture": "llvm_ir"
  },
  {
    "code": "define void @\"main\"()\\n{\\nentry:\\n%\"0\" = add i32 0, 0\\n%\"1\" = mul i32 0, %\"0\"\\n%\"2\" = icmp sgt i32 %\"0\", %\"1\"\\n%\"2.1\" = zext i1 %\"2\" to i32\\n%\"3\" = icmp sgt i32 %\"1\", %\"2.1\"\\n%\"3.1\" = zext i1 %\"3\" to i32\\nret void\\n}",
    "task": "validity task",
    "architecture": "llvm_ir"
  },
  {
    "code": "define void @\"main\"()\\n{\\nentry:\\n%\"0\" = mul i32 0, 0\\n%\"1\" = icmp sgt i32 0, %\"0\"\\n%\"1.1\" = zext i1 %\"1\" to i32\\n%\"2\" = icmp sgt i32 %\"0\", %\"1.1\"\\n%\"2.1\" = zext i1 %\"2\" to i32\\n%\"3\" = mul i32 %\"1.1\", %\"2.1\"\\n%\"4\" = sub i32 %\"2.1\", %\"3\"\\n%\"5\" = mul i32 %\"3\", %\"4\"\\n%\"6\" = mul i32 %\"4\", %\"5\"\\n%\"7\" = sub i32 %\"5\", %\"6\"\\nret void\\n}",
    "task": "validity task",
    "architecture": "llvm_ir"
  },
  {
    "code": "define void @\"main\"()\\n{\\nentry:\\n%\"0\" = sub i32 0, 0\\n%\"1\" = sub i32 0, %\"0\"\\n%\"2\" = mul i32 %\"0\", %\"1\"\\n%\"3\" = add i32 %\"1\", %\"2\"\\n%\"4\" = sub i32 %\"2\", %\"3\"\\n%\"5\" = mul i32 %\"3\", %\"4\"\\n%\"6\" = sub i32 %\"4\", %\"5\"\\n%\"7\" = mul i32 %\"5\", %\"6\"\\n%\"8\" = mul i32 %\"6\", %\"7\"\\nret void\\n}",
    "task": "validity task",
    "architecture": "llvm_ir"
  },
  {
    "code": "define void @\"main\"()\\n{\\nentry:\\n%\"0\" = add i32 0, 0\\n%\"1\" = mul i32 0, %\"0\"\\nret void\\n}",
    "task": "validity task",
    "architecture": "llvm_ir"
  }
]