--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.887ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y11.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X62Y11.BX      net (fanout=2)        1.054   ftop/clkN210/unlock2
    SLICE_X62Y11.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (0.833ns logic, 1.054ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y10.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X62Y11.G1      net (fanout=1)        0.386   ftop/clkN210/locked_d
    SLICE_X62Y11.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.653ns (1.267ns logic, 0.386ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y10.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X62Y11.G1      net (fanout=1)        0.309   ftop/clkN210/locked_d
    SLICE_X62Y11.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (0.927ns logic, 0.309ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.422ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y11.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X62Y11.BX      net (fanout=2)        0.843   ftop/clkN210/unlock2
    SLICE_X62Y11.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.422ns (0.579ns logic, 0.843ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X62Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X62Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X62Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X62Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X62Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X87Y53.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X87Y53.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X87Y53.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13684 paths analyzed, 2002 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.917ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.814ns (Levels of Logic = 8)
  Clock Path Skew:      -0.103ns (0.269 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y192.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X103Y192.G3    net (fanout=5)        0.431   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y194.G3     net (fanout=11)       0.640   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X96Y196.G2     net (fanout=4)        0.334   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X96Y196.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X96Y196.F4     net (fanout=3)        0.076   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X96Y196.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X94Y196.F3     net (fanout=1)        0.285   ftop/gbe0/gmac/gmac/txRS_crc/N42
    SLICE_X94Y196.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.814ns (5.259ns logic, 2.555ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.791ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.269 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X103Y192.G2    net (fanout=5)        0.411   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y194.G3     net (fanout=11)       0.640   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X96Y196.G2     net (fanout=4)        0.334   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X96Y196.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X96Y196.F4     net (fanout=3)        0.076   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X96Y196.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X94Y196.F3     net (fanout=1)        0.285   ftop/gbe0/gmac/gmac/txRS_crc/N42
    SLICE_X94Y196.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.791ns (5.256ns logic, 2.535ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.783ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.269 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X103Y192.G4    net (fanout=5)        0.328   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y194.G3     net (fanout=11)       0.640   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X96Y196.G2     net (fanout=4)        0.334   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X96Y196.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X96Y196.F4     net (fanout=3)        0.076   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X96Y196.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N42
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X94Y196.F3     net (fanout=1)        0.285   ftop/gbe0/gmac/gmac/txRS_crc/N42
    SLICE_X94Y196.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.783ns (5.331ns logic, 2.452ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.796ns (Levels of Logic = 8)
  Clock Path Skew:      -0.098ns (0.274 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y192.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X103Y192.G3    net (fanout=5)        0.431   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y195.G3     net (fanout=11)       0.384   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y199.G3     net (fanout=2)        0.496   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y199.F3     net (fanout=10)       0.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y199.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X96Y198.F2     net (fanout=4)        0.303   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X96Y198.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.796ns (5.259ns logic, 2.537ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.773ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.274 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X103Y192.G2    net (fanout=5)        0.411   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y195.G3     net (fanout=11)       0.384   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y199.G3     net (fanout=2)        0.496   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y199.F3     net (fanout=10)       0.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y199.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X96Y198.F2     net (fanout=4)        0.303   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X96Y198.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.773ns (5.256ns logic, 2.517ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.778ns (Levels of Logic = 8)
  Clock Path Skew:      -0.103ns (0.269 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y192.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X103Y192.G3    net (fanout=5)        0.431   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y195.G3     net (fanout=11)       0.384   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y199.G3     net (fanout=2)        0.496   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y199.F3     net (fanout=10)       0.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y199.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X95Y196.F2     net (fanout=4)        0.339   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X95Y196.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.778ns (5.205ns logic, 2.573ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.765ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.274 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X103Y192.G4    net (fanout=5)        0.328   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y195.G3     net (fanout=11)       0.384   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y199.G3     net (fanout=2)        0.496   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y199.F3     net (fanout=10)       0.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y199.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X96Y198.F2     net (fanout=4)        0.303   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X96Y198.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.765ns (5.331ns logic, 2.434ns route)
                                                       (68.7% logic, 31.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.755ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.269 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X103Y192.G2    net (fanout=5)        0.411   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y195.G3     net (fanout=11)       0.384   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y199.G3     net (fanout=2)        0.496   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y199.F3     net (fanout=10)       0.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y199.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X95Y196.F2     net (fanout=4)        0.339   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X95Y196.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (5.202ns logic, 2.553ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.764ns (Levels of Logic = 8)
  Clock Path Skew:      -0.103ns (0.269 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y192.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X103Y192.G3    net (fanout=5)        0.431   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y195.G3     net (fanout=11)       0.384   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y199.G3     net (fanout=2)        0.496   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y199.F3     net (fanout=10)       0.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y199.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X95Y196.G2     net (fanout=4)        0.326   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X95Y196.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.764ns (5.204ns logic, 2.560ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.747ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.269 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X103Y192.G4    net (fanout=5)        0.328   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y195.G3     net (fanout=11)       0.384   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y199.G3     net (fanout=2)        0.496   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y199.F3     net (fanout=10)       0.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y199.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X95Y196.F2     net (fanout=4)        0.339   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X95Y196.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.747ns (5.277ns logic, 2.470ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.269 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X103Y192.G2    net (fanout=5)        0.411   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y195.G3     net (fanout=11)       0.384   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y199.G3     net (fanout=2)        0.496   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y199.F3     net (fanout=10)       0.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y199.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X95Y196.G2     net (fanout=4)        0.326   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X95Y196.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (5.201ns logic, 2.540ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.743ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.259 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y192.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X103Y192.G3    net (fanout=5)        0.431   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X94Y197.G3     net (fanout=11)       0.353   ftop/gbe0/gmac/gmac/N2
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X94Y202.G3     net (fanout=7)        0.578   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X94Y202.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X94Y202.F4     net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X94Y202.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X94Y201.F4     net (fanout=1)        0.278   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X94Y201.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.743ns (5.259ns logic, 2.484ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.733ns (Levels of Logic = 8)
  Clock Path Skew:      -0.118ns (0.269 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X103Y192.G4    net (fanout=5)        0.328   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y195.G3     net (fanout=11)       0.384   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y199.G3     net (fanout=2)        0.496   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y199.F3     net (fanout=10)       0.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y199.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X95Y196.G2     net (fanout=4)        0.326   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X95Y196.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.733ns (5.276ns logic, 2.457ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.720ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.259 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X103Y192.G2    net (fanout=5)        0.411   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X94Y197.G3     net (fanout=11)       0.353   ftop/gbe0/gmac/gmac/N2
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X94Y202.G3     net (fanout=7)        0.578   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X94Y202.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X94Y202.F4     net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X94Y202.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X94Y201.F4     net (fanout=1)        0.278   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X94Y201.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.720ns (5.256ns logic, 2.464ns route)
                                                       (68.1% logic, 31.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.754ns (Levels of Logic = 7)
  Clock Path Skew:      -0.093ns (0.279 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y192.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X103Y192.G3    net (fanout=5)        0.431   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y194.G3     net (fanout=11)       0.640   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X97Y200.G2     net (fanout=4)        0.559   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X97Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X96Y197.G1     net (fanout=7)        0.717   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X96Y197.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<6>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.754ns (4.618ns logic, 3.136ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.748ns (Levels of Logic = 8)
  Clock Path Skew:      -0.098ns (0.274 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y192.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X103Y192.G3    net (fanout=5)        0.431   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y195.G3     net (fanout=11)       0.384   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y199.G3     net (fanout=2)        0.496   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y199.F3     net (fanout=10)       0.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y199.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X97Y198.F4     net (fanout=4)        0.309   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X97Y198.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.748ns (5.205ns logic, 2.543ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.712ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.259 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X103Y192.G4    net (fanout=5)        0.328   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X94Y197.G3     net (fanout=11)       0.353   ftop/gbe0/gmac/gmac/N2
    SLICE_X94Y197.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X94Y202.G3     net (fanout=7)        0.578   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X94Y202.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X94Y202.F4     net (fanout=2)        0.055   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X94Y202.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X94Y201.F4     net (fanout=1)        0.278   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X94Y201.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.712ns (5.331ns logic, 2.381ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.731ns (Levels of Logic = 7)
  Clock Path Skew:      -0.108ns (0.279 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X103Y192.G2    net (fanout=5)        0.411   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y194.G3     net (fanout=11)       0.640   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X97Y200.G2     net (fanout=4)        0.559   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X97Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X96Y197.G1     net (fanout=7)        0.717   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X96Y197.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<6>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.731ns (4.615ns logic, 3.116ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 8)
  Clock Path Skew:      -0.113ns (0.274 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X103Y192.G2    net (fanout=5)        0.411   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y195.G3     net (fanout=11)       0.384   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y199.G3     net (fanout=2)        0.496   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y199.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X94Y199.F3     net (fanout=10)       0.134   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X94Y199.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X97Y198.F4     net (fanout=4)        0.309   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X97Y198.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (5.202ns logic, 2.523ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.723ns (Levels of Logic = 7)
  Clock Path Skew:      -0.108ns (0.279 - 0.387)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y193.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X103Y192.G4    net (fanout=5)        0.328   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X103Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X103Y192.F3    net (fanout=2)        0.062   ftop/gbe0/gmac/gmac/N40
    SLICE_X103Y192.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y193.F2    net (fanout=10)       0.127   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X97Y197.G3     net (fanout=4)        0.600   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X97Y197.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X96Y194.G3     net (fanout=11)       0.640   ftop/gbe0/gmac/gmac/N2
    SLICE_X96Y194.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X97Y200.G2     net (fanout=4)        0.559   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X97Y200.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rw_ETC___d362<26>1
    SLICE_X96Y197.G1     net (fanout=7)        0.717   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<0>
    SLICE_X96Y197.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<6>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      7.723ns (4.690ns logic, 3.033ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_27 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.118ns (0.746 - 0.628)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_27 to ftop/gbe0/gmac/rxfun_outF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y72.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<27>
                                                       ftop/gbe0/gmac/rxfun_sr_27
    SLICE_X101Y71.BX     net (fanout=2)        0.324   ftop/gbe0/gmac/rxfun_sr<27>
    SLICE_X101Y71.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.479ns logic, 0.324ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.726ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.762 - 0.659)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5 to ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y192.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_5
    SLICE_X111Y191.BY    net (fanout=2)        0.311   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<5>
    SLICE_X111Y191.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<4>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.518ns logic, 0.311ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.442 - 0.378)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_19 to ftop/gbe0/gmac/rxfun_outF/data1_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y80.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    SLICE_X107Y80.BX     net (fanout=3)        0.316   ftop/gbe0/gmac/rxfun_sr<19>
    SLICE_X107Y80.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<19>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (0.485 - 0.420)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_7 to ftop/gbe0/gmac/rxfun_sr_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y75.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<7>
                                                       ftop/gbe0/gmac/rxfun_sr_7
    SLICE_X101Y74.BX     net (fanout=3)        0.328   ftop/gbe0/gmac/rxfun_sr<7>
    SLICE_X101Y74.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<17>
                                                       ftop/gbe0/gmac/rxfun_sr_17
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.479ns logic, 0.328ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.004 - 0.003)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y56.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_3
    SLICE_X107Y57.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<3>
    SLICE_X107Y57.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.746ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_15 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 0)
  Clock Path Skew:      0.122ns (0.491 - 0.369)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_15 to ftop/gbe0/gmac/rxfun_sr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y73.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<15>
                                                       ftop/gbe0/gmac/rxfun_sr_15
    SLICE_X100Y73.BX     net (fanout=3)        0.349   ftop/gbe0/gmac/rxfun_sr<15>
    SLICE_X100Y73.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_sr<25>
                                                       ftop/gbe0/gmac/rxfun_sr_25
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.519ns logic, 0.349ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.048 - 0.041)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y160.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X113Y160.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X113Y160.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.075 - 0.064)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y105.XQ    Tcko                  0.396   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr1_3
    SLICE_X107Y104.BX    net (fanout=2)        0.314   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
    SLICE_X107Y104.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.458ns logic, 0.314ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y187.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X107Y186.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X107Y186.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.021 - 0.028)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y62.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X104Y61.G3     net (fanout=43)       0.341   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X104Y61.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.418ns logic, 0.341ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.021 - 0.028)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y62.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X104Y61.G3     net (fanout=43)       0.341   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X104Y61.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.418ns logic, 0.341ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.076 - 0.040)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_1 to ftop/gbe0/gmac/rxfun_sr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y82.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<1>
                                                       ftop/gbe0/gmac/rxfun_sr_1
    SLICE_X101Y81.BX     net (fanout=3)        0.324   ftop/gbe0/gmac/rxfun_sr<1>
    SLICE_X101Y81.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<11>
                                                       ftop/gbe0/gmac/rxfun_sr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.479ns logic, 0.324ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.103ns (0.762 - 0.659)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_4 to ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y192.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_4
    SLICE_X110Y191.BX    net (fanout=3)        0.354   ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<4>
    SLICE_X110Y191.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.875ns (0.521ns logic, 0.354ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.015 - 0.013)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y197.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X110Y196.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X110Y196.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_12 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.902ns (Levels of Logic = 0)
  Clock Path Skew:      0.114ns (0.459 - 0.345)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_12 to ftop/gbe0/gmac/rxfun_sr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y79.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_12
    SLICE_X101Y78.BY     net (fanout=3)        0.361   ftop/gbe0/gmac/rxfun_sr<12>
    SLICE_X101Y78.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxfun_sr<23>
                                                       ftop/gbe0/gmac/rxfun_sr_22
    -------------------------------------------------  ---------------------------
    Total                                      0.902ns (0.541ns logic, 0.361ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.790ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.848ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.478 - 0.420)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_7 to ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y75.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<7>
                                                       ftop/gbe0/gmac/rxfun_sr_7
    SLICE_X104Y75.BX     net (fanout=3)        0.329   ftop/gbe0/gmac/rxfun_sr<7>
    SLICE_X104Y75.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<27>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.848ns (0.519ns logic, 0.329ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_11 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.076 - 0.064)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_11 to ftop/gbe0/gmac/rxfun_sr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y81.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<11>
                                                       ftop/gbe0/gmac/rxfun_sr_11
    SLICE_X101Y80.BX     net (fanout=3)        0.346   ftop/gbe0/gmac/rxfun_sr<11>
    SLICE_X101Y80.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.458ns logic, 0.346ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.800ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.053 - 0.046)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_9 to ftop/gbe0/gmac/rxfun_sr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y81.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<9>
                                                       ftop/gbe0/gmac/rxfun_sr_9
    SLICE_X104Y80.BX     net (fanout=3)        0.302   ftop/gbe0/gmac/rxfun_sr<9>
    SLICE_X104Y80.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (0.498ns logic, 0.302ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.411 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y62.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X102Y60.G3     net (fanout=43)       0.431   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X102Y60.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<16>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.418ns logic, 0.431ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.411 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y62.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X102Y60.G3     net (fanout=43)       0.431   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X102Y60.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<16>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.418ns logic, 0.431ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3/SR
  Location pin: SLICE_X110Y190.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3/SR
  Location pin: SLICE_X110Y190.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_2/SR
  Location pin: SLICE_X110Y190.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_2/SR
  Location pin: SLICE_X110Y190.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_4/SR
  Location pin: SLICE_X108Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_4/SR
  Location pin: SLICE_X108Y188.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X112Y156.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_4/SR
  Location pin: SLICE_X112Y156.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y65.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X104Y65.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y65.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X104Y65.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_tx_put/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sNotFullReg/SR
  Location pin: SLICE_X110Y192.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac_RDY_tx_put/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sNotFullReg/SR
  Location pin: SLICE_X110Y192.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_1/SR
  Location pin: SLICE_X100Y64.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_1/SR
  Location pin: SLICE_X100Y64.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_0/SR
  Location pin: SLICE_X100Y64.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sSyncReg1_0/SR
  Location pin: SLICE_X100Y64.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X104Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3/SR
  Location pin: SLICE_X104Y187.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.583ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.569ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.036 - 0.050)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X107Y173.G1    net (fanout=4)        0.488   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X107Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y173.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23/O
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y168.G4    net (fanout=1)        0.694   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X106Y174.G3    net (fanout=15)       0.827   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X106Y174.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X106Y174.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X107Y174.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X107Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.569ns (3.551ns logic, 3.018ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.411ns (Levels of Logic = 4)
  Clock Path Skew:      -0.101ns (0.650 - 0.751)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y159.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X108Y167.G1    net (fanout=4)        0.929   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X108Y167.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X108Y167.F1    net (fanout=25)       0.418   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X108Y167.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X107Y169.G1    net (fanout=1)        0.398   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X107Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y174.F1    net (fanout=2)        0.584   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X107Y174.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X107Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.411ns (3.130ns logic, 3.281ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.370ns (Levels of Logic = 4)
  Clock Path Skew:      -0.131ns (0.650 - 0.781)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y161.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X108Y167.G4    net (fanout=5)        0.960   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X108Y167.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X108Y167.F1    net (fanout=25)       0.418   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X108Y167.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X107Y169.G1    net (fanout=1)        0.398   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X107Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y174.F1    net (fanout=2)        0.584   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X107Y174.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X107Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.370ns (3.058ns logic, 3.312ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.472ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.036 - 0.050)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y172.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_2
    SLICE_X107Y173.G4    net (fanout=3)        0.362   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<2>
    SLICE_X107Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23
    SLICE_X107Y173.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame23/O
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y168.G4    net (fanout=1)        0.694   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X106Y174.G3    net (fanout=15)       0.827   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X106Y174.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X106Y174.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X107Y174.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X107Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.472ns (3.580ns logic, 2.892ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.383ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.381 - 0.434)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.G2    net (fanout=2)        0.555   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.G1    net (fanout=2)        0.649   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y169.G4    net (fanout=34)       0.935   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y179.CE    net (fanout=17)       1.064   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y179.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      6.383ns (3.145ns logic, 3.238ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.383ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.381 - 0.434)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.G2    net (fanout=2)        0.555   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.G1    net (fanout=2)        0.649   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y169.G4    net (fanout=34)       0.935   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y179.CE    net (fanout=17)       1.064   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y179.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      6.383ns (3.145ns logic, 3.238ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.404ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.416 - 0.434)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.G2    net (fanout=2)        0.555   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.G1    net (fanout=2)        0.649   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y169.G4    net (fanout=34)       0.935   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y176.CE    net (fanout=17)       1.085   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (3.145ns logic, 3.259ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.404ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.416 - 0.434)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.G2    net (fanout=2)        0.555   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.G1    net (fanout=2)        0.649   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y169.G4    net (fanout=34)       0.935   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y176.CE    net (fanout=17)       1.085   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      6.404ns (3.145ns logic, 3.259ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.262ns (Levels of Logic = 3)
  Clock Path Skew:      -0.114ns (0.650 - 0.764)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_1 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y153.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxData<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_1
    SLICE_X108Y167.F4    net (fanout=2)        1.889   ftop/gbe0/gmac/gmac/rxRS_rxData<1>
    SLICE_X108Y167.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X107Y169.G1    net (fanout=1)        0.398   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X107Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y174.F1    net (fanout=2)        0.584   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X107Y174.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X107Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.262ns (2.439ns logic, 3.823ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.297ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.378 - 0.454)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y170.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X108Y167.G3    net (fanout=20)       0.887   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X108Y167.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X108Y167.F1    net (fanout=25)       0.418   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X108Y167.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X107Y169.G1    net (fanout=1)        0.398   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X107Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y174.F1    net (fanout=2)        0.584   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X107Y174.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X107Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (3.058ns logic, 3.239ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.370ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.446 - 0.434)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.G2    net (fanout=2)        0.555   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.G1    net (fanout=2)        0.649   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y169.G4    net (fanout=34)       0.935   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y172.CE    net (fanout=17)       1.051   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y172.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      6.370ns (3.145ns logic, 3.225ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.370ns (Levels of Logic = 4)
  Clock Path Skew:      0.012ns (0.446 - 0.434)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.G2    net (fanout=2)        0.555   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.G1    net (fanout=2)        0.649   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y169.G4    net (fanout=34)       0.935   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X111Y172.CE    net (fanout=17)       1.051   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X111Y172.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      6.370ns (3.145ns logic, 3.225ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.118ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (0.650 - 0.777)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_5 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y159.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_5
    SLICE_X112Y167.F2    net (fanout=2)        1.219   ftop/gbe0/gmac/gmac/rxRS_rxData<5>
    SLICE_X112Y167.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X107Y169.G2    net (fanout=1)        0.924   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X107Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y174.F1    net (fanout=2)        0.584   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X107Y174.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X107Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.118ns (2.439ns logic, 3.679ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.160ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.381 - 0.452)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X106Y172.G4    net (fanout=4)        0.433   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.G1    net (fanout=2)        0.649   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y169.G4    net (fanout=34)       0.935   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y179.CE    net (fanout=17)       1.064   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y179.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (3.044ns logic, 3.116ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.160ns (Levels of Logic = 4)
  Clock Path Skew:      -0.071ns (0.381 - 0.452)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X106Y172.G4    net (fanout=4)        0.433   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.G1    net (fanout=2)        0.649   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y169.G4    net (fanout=34)       0.935   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y179.CE    net (fanout=17)       1.064   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y179.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      6.160ns (3.044ns logic, 3.116ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.181ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.416 - 0.452)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X106Y172.G4    net (fanout=4)        0.433   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.G1    net (fanout=2)        0.649   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y169.G4    net (fanout=34)       0.935   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y176.CE    net (fanout=17)       1.085   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      6.181ns (3.044ns logic, 3.137ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.155ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.372 - 0.434)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.G2    net (fanout=2)        0.555   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.G1    net (fanout=2)        0.649   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y169.G4    net (fanout=34)       0.935   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y182.CE    net (fanout=17)       0.836   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y182.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      6.155ns (3.145ns logic, 3.010ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.155ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.372 - 0.434)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y177.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.G2    net (fanout=2)        0.555   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.G1    net (fanout=2)        0.649   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y169.G4    net (fanout=34)       0.935   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y182.CE    net (fanout=17)       0.836   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y182.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.155ns (3.145ns logic, 3.010ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.181ns (Levels of Logic = 4)
  Clock Path Skew:      -0.036ns (0.416 - 0.452)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X106Y172.G4    net (fanout=4)        0.433   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X106Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y172.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y172.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.G1    net (fanout=2)        0.649   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X108Y172.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X109Y169.G4    net (fanout=34)       0.935   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X109Y169.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N25
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X110Y176.CE    net (fanout=17)       1.085   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X110Y176.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.181ns (3.044ns logic, 3.137ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.111ns (Levels of Logic = 4)
  Clock Path Skew:      -0.088ns (0.650 - 0.738)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y167.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    SLICE_X107Y173.F2    net (fanout=4)        0.613   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
    SLICE_X107Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y168.G4    net (fanout=1)        0.694   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y168.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X106Y174.G3    net (fanout=15)       0.827   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X106Y174.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X106Y174.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X106Y174.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X107Y174.CE    net (fanout=1)        0.952   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X107Y174.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.111ns (2.990ns logic, 3.121ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.543 - 0.438)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_1 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y168.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_1
    SLICE_X110Y168.BX    net (fanout=2)        0.314   ftop/gbe0/gmac/gmac/rxRS_rxPipe<1>
    SLICE_X110Y168.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.519ns logic, 0.314ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.114 - 0.097)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y168.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X111Y169.BX    net (fanout=2)        0.314   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X111Y169.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.458ns logic, 0.314ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.062 - 0.052)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y167.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_3
    SLICE_X111Y166.BX    net (fanout=2)        0.314   ftop/gbe0/gmac/gmac/rxRS_rxPipe<3>
    SLICE_X111Y166.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.479ns logic, 0.314ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.428 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y170.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X104Y171.BX    net (fanout=2)        0.329   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X104Y171.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.498ns logic, 0.329ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.793ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.029 - 0.025)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y177.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X105Y177.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X105Y177.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.062 - 0.052)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y166.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_11
    SLICE_X110Y166.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
    SLICE_X110Y166.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.805ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.114 - 0.090)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y171.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X110Y169.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X110Y169.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.041 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y158.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X110Y160.BX    net (fanout=1)        0.302   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X110Y160.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.519ns logic, 0.302ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.926ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.543 - 0.438)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_0 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y168.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_0
    SLICE_X110Y168.BY    net (fanout=2)        0.312   ftop/gbe0/gmac/gmac/rxRS_rxPipe<0>
    SLICE_X110Y168.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_8
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.614ns logic, 0.312ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.822ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.079 - 0.062)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y172.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X103Y170.BY    net (fanout=1)        0.298   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X103Y170.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.541ns logic, 0.298ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y170.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_5
    SLICE_X112Y171.BX    net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
    SLICE_X112Y171.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.498ns logic, 0.346ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.034 - 0.029)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y159.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X109Y158.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X109Y158.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.114 - 0.097)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y168.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    SLICE_X111Y169.BY    net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<16>
    SLICE_X111Y169.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.541ns logic, 0.328ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.072 - 0.062)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y167.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X108Y166.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X108Y166.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.877ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.061 - 0.052)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y174.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_38
    SLICE_X103Y175.BY    net (fanout=2)        0.345   ftop/gbe0/gmac/gmac/rxRS_rxPipe<38>
    SLICE_X103Y175.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.541ns logic, 0.345ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.889ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.899ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.062 - 0.052)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y166.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_10
    SLICE_X110Y166.BY    net (fanout=2)        0.343   ftop/gbe0/gmac/gmac/rxRS_rxPipe<10>
    SLICE_X110Y166.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.899ns (0.556ns logic, 0.343ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.903ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.114 - 0.090)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y171.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    SLICE_X110Y169.BY    net (fanout=2)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxPipe<20>
    SLICE_X110Y169.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.904ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.919ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.041 - 0.026)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y158.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X110Y160.BY    net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X110Y160.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.614ns logic, 0.305ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.062 - 0.052)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y166.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    SLICE_X111Y167.BY    net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<18>
    SLICE_X111Y167.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.599ns logic, 0.328ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.924ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.953ns (Levels of Logic = 1)
  Clock Path Skew:      0.029ns (0.406 - 0.377)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y166.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y164.G1    net (fanout=10)       0.535   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y164.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.953ns (0.418ns logic, 0.535ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X110Y158.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X110Y158.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X110Y158.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X110Y158.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X106Y166.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X106Y166.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X108Y164.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X108Y164.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X108Y164.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X108Y164.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X108Y166.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X108Y166.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X108Y166.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X108Y166.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X110Y160.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X110Y160.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X110Y160.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X110Y160.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X107Y167.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X107Y167.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.252ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.362ns (Levels of Logic = 0)
  Clock Path Skew:      -3.890ns (-1.312 - 2.578)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y53.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y52.SR      net (fanout=3)        2.405   ftop/clkN210/rstInD
    SLICE_X71Y52.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      3.362ns (0.957ns logic, 2.405ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.633ns (Levels of Logic = 0)
  Clock Path Skew:      -2.597ns (-0.534 - 2.063)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y53.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y52.SR      net (fanout=3)        1.924   ftop/clkN210/rstInD
    SLICE_X71Y52.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.633ns (0.709ns logic, 1.924ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y52.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106066489 paths analyzed, 51653 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.780ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_554 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.770ns (Levels of Logic = 11)
  Clock Path Skew:      -0.010ns (0.608 - 0.618)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_554
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y86.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X32Y90.F2      net (fanout=4)        0.626   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X32Y90.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X32Y91.F4      net (fanout=2)        0.331   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X32Y91.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
    SLICE_X33Y88.F4      net (fanout=67)       0.377   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
    SLICE_X33Y88.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X25Y75.G2      net (fanout=39)       2.480   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X25Y75.Y       Tilo                  0.561   ftop/edp0/N152
                                                       ftop/edp0/x__h55198_and0010<1>11_2
    SLICE_X28Y74.G2      net (fanout=5)        0.732   ftop/edp0/x__h55198_and0010<1>111
    SLICE_X28Y74.Y       Tilo                  0.616   ftop/edp0/N2706
                                                       ftop/edp0/x__h55198_and0010<1>61
    SLICE_X32Y78.G4      net (fanout=8)        1.125   ftop/edp0/N208
    SLICE_X32Y78.Y       Tilo                  0.616   ftop/edp0/x__h55198<51>
                                                       ftop/edp0/x__h55198_and0010<1>13_SW0_SW0
    SLICE_X24Y83.F1      net (fanout=4)        1.512   ftop/edp0/N2708
    SLICE_X24Y83.X       Tif5x                 0.853   ftop/edp0/Sh4054
                                                       ftop/edp0/Sh405431_G
                                                       ftop/edp0/Sh405431
    SLICE_X17Y82.F3      net (fanout=4)        1.264   ftop/edp0/Sh4054
    SLICE_X17Y82.X       Tif5x                 0.791   ftop/edp0/Sh4858
                                                       ftop/edp0/Sh485831_G
                                                       ftop/edp0/Sh485831
    SLICE_X9Y86.F2       net (fanout=4)        1.080   ftop/edp0/Sh4858
    SLICE_X9Y86.X        Tif5x                 0.791   ftop/edp0/Sh5706
                                                       ftop/edp0/Sh570631_G
                                                       ftop/edp0/Sh570631
    SLICE_X5Y100.G1      net (fanout=7)        1.919   ftop/edp0/Sh5706
    SLICE_X5Y100.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<554>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>23
    SLICE_X5Y100.F1      net (fanout=1)        0.573   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>23/O
    SLICE_X5Y100.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<554>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>431
                                                       ftop/edp0/edp_dgdpTx_vec_554
    -------------------------------------------------  ---------------------------
    Total                                     19.770ns (7.751ns logic, 12.019ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_426 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.702ns (Levels of Logic = 12)
  Clock Path Skew:      -0.028ns (0.590 - 0.618)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_426
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y86.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X32Y90.F2      net (fanout=4)        0.626   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X32Y90.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X32Y91.F4      net (fanout=2)        0.331   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X32Y91.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
    SLICE_X33Y88.F4      net (fanout=67)       0.377   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
    SLICE_X33Y88.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X25Y75.G2      net (fanout=39)       2.480   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X25Y75.Y       Tilo                  0.561   ftop/edp0/N152
                                                       ftop/edp0/x__h55198_and0010<1>11_2
    SLICE_X28Y74.G2      net (fanout=5)        0.732   ftop/edp0/x__h55198_and0010<1>111
    SLICE_X28Y74.Y       Tilo                  0.616   ftop/edp0/N2706
                                                       ftop/edp0/x__h55198_and0010<1>61
    SLICE_X32Y78.G4      net (fanout=8)        1.125   ftop/edp0/N208
    SLICE_X32Y78.Y       Tilo                  0.616   ftop/edp0/x__h55198<51>
                                                       ftop/edp0/x__h55198_and0010<1>13_SW0_SW0
    SLICE_X24Y83.F1      net (fanout=4)        1.512   ftop/edp0/N2708
    SLICE_X24Y83.X       Tif5x                 0.853   ftop/edp0/Sh4054
                                                       ftop/edp0/Sh405431_G
                                                       ftop/edp0/Sh405431
    SLICE_X17Y82.F3      net (fanout=4)        1.264   ftop/edp0/Sh4054
    SLICE_X17Y82.X       Tif5x                 0.791   ftop/edp0/Sh4858
                                                       ftop/edp0/Sh485831_G
                                                       ftop/edp0/Sh485831
    SLICE_X9Y86.F2       net (fanout=4)        1.080   ftop/edp0/Sh4858
    SLICE_X9Y86.X        Tif5x                 0.791   ftop/edp0/Sh5706
                                                       ftop/edp0/Sh570631_G
                                                       ftop/edp0/Sh570631
    SLICE_X7Y97.G1       net (fanout=7)        1.411   ftop/edp0/Sh5706
    SLICE_X7Y97.Y        Tilo                  0.561   ftop/edp0/Sh6570
                                                       ftop/edp0/Sh6570_SW0
    SLICE_X7Y97.F4       net (fanout=1)        0.022   ftop/edp0/Sh6570_SW0/O
    SLICE_X7Y97.X        Tilo                  0.562   ftop/edp0/Sh6570
                                                       ftop/edp0/Sh6570
    SLICE_X6Y94.G4       net (fanout=3)        0.360   ftop/edp0/Sh6570
    SLICE_X6Y94.CLK      Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<426>
                                                       ftop/edp0/edp_dgdpTx_vec_426_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_426
    -------------------------------------------------  ---------------------------
    Total                                     19.702ns (8.382ns logic, 11.320ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_554 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.720ns (Levels of Logic = 14)
  Clock Path Skew:      0.009ns (0.608 - 0.599)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_554
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X32Y88.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X32Y88.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X32Y88.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X32Y88.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X32Y86.G1      net (fanout=2)        0.369   ftop/edp0/N1937
    SLICE_X32Y86.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X32Y86.F4      net (fanout=3)        0.066   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X32Y86.X       Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X26Y76.G4      net (fanout=13)       1.253   ftop/edp0/N2337
    SLICE_X26Y76.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_31
    SLICE_X29Y83.F3      net (fanout=40)       0.891   ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_3
    SLICE_X29Y83.X       Tilo                  0.562   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X31Y77.G4      net (fanout=47)       0.726   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<6>15
                                                       ftop/edp0/x__h55198_and0010<1>41
    SLICE_X29Y77.G4      net (fanout=4)        0.332   ftop/edp0/N151
    SLICE_X29Y77.Y       Tilo                  0.561   ftop/edp0/x__h55198<53>
                                                       ftop/edp0/x__h55198_and0010<3>26
    SLICE_X29Y77.F2      net (fanout=1)        0.402   ftop/edp0/x__h55198_and0010<3>26/O
    SLICE_X29Y77.X       Tilo                  0.562   ftop/edp0/x__h55198<53>
                                                       ftop/edp0/x__h55198_and0010<3>28
    SLICE_X24Y83.F3      net (fanout=4)        0.964   ftop/edp0/x__h55198<53>
    SLICE_X24Y83.X       Tif5x                 0.853   ftop/edp0/Sh4054
                                                       ftop/edp0/Sh405431_G
                                                       ftop/edp0/Sh405431
    SLICE_X17Y82.F3      net (fanout=4)        1.264   ftop/edp0/Sh4054
    SLICE_X17Y82.X       Tif5x                 0.791   ftop/edp0/Sh4858
                                                       ftop/edp0/Sh485831_G
                                                       ftop/edp0/Sh485831
    SLICE_X9Y86.F2       net (fanout=4)        1.080   ftop/edp0/Sh4858
    SLICE_X9Y86.X        Tif5x                 0.791   ftop/edp0/Sh5706
                                                       ftop/edp0/Sh570631_G
                                                       ftop/edp0/Sh570631
    SLICE_X5Y100.G1      net (fanout=7)        1.919   ftop/edp0/Sh5706
    SLICE_X5Y100.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<554>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>23
    SLICE_X5Y100.F1      net (fanout=1)        0.573   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>23/O
    SLICE_X5Y100.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<554>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>431
                                                       ftop/edp0/edp_dgdpTx_vec_554
    -------------------------------------------------  ---------------------------
    Total                                     19.720ns (9.490ns logic, 10.230ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_522 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.728ns (Levels of Logic = 11)
  Clock Path Skew:      0.026ns (0.644 - 0.618)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_522
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y86.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X32Y90.F2      net (fanout=4)        0.626   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X32Y90.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X32Y91.F4      net (fanout=2)        0.331   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X32Y91.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
    SLICE_X33Y88.F4      net (fanout=67)       0.377   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
    SLICE_X33Y88.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X25Y75.G2      net (fanout=39)       2.480   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X25Y75.Y       Tilo                  0.561   ftop/edp0/N152
                                                       ftop/edp0/x__h55198_and0010<1>11_2
    SLICE_X28Y74.G2      net (fanout=5)        0.732   ftop/edp0/x__h55198_and0010<1>111
    SLICE_X28Y74.Y       Tilo                  0.616   ftop/edp0/N2706
                                                       ftop/edp0/x__h55198_and0010<1>61
    SLICE_X32Y78.G4      net (fanout=8)        1.125   ftop/edp0/N208
    SLICE_X32Y78.Y       Tilo                  0.616   ftop/edp0/x__h55198<51>
                                                       ftop/edp0/x__h55198_and0010<1>13_SW0_SW0
    SLICE_X24Y83.F1      net (fanout=4)        1.512   ftop/edp0/N2708
    SLICE_X24Y83.X       Tif5x                 0.853   ftop/edp0/Sh4054
                                                       ftop/edp0/Sh405431_G
                                                       ftop/edp0/Sh405431
    SLICE_X17Y82.F3      net (fanout=4)        1.264   ftop/edp0/Sh4054
    SLICE_X17Y82.X       Tif5x                 0.791   ftop/edp0/Sh4858
                                                       ftop/edp0/Sh485831_G
                                                       ftop/edp0/Sh485831
    SLICE_X5Y91.F1       net (fanout=4)        1.822   ftop/edp0/Sh4858
    SLICE_X5Y91.X        Tif5x                 0.791   ftop/edp0/Sh5674
                                                       ftop/edp0/Sh567432_G
                                                       ftop/edp0/Sh567432
    SLICE_X4Y93.G1       net (fanout=5)        0.442   ftop/edp0/Sh5674
    SLICE_X4Y93.X        Tif5x                 0.853   ftop/edp0/Sh6666
                                                       ftop/edp0/Sh6666_F
                                                       ftop/edp0/Sh6666
    SLICE_X3Y95.BX       net (fanout=3)        0.909   ftop/edp0/Sh6666
    SLICE_X3Y95.CLK      Tdick                 0.667   ftop/edp0/edp_dgdpTx_vec<522>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7871<2>361
                                                       ftop/edp0/edp_dgdpTx_vec_522
    -------------------------------------------------  ---------------------------
    Total                                     19.728ns (8.108ns logic, 11.620ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_522 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.723ns (Levels of Logic = 11)
  Clock Path Skew:      0.026ns (0.644 - 0.618)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_522
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y86.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X32Y90.F2      net (fanout=4)        0.626   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X32Y90.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X32Y91.F4      net (fanout=2)        0.331   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X32Y91.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
    SLICE_X33Y88.F4      net (fanout=67)       0.377   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
    SLICE_X33Y88.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X25Y75.G2      net (fanout=39)       2.480   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X25Y75.Y       Tilo                  0.561   ftop/edp0/N152
                                                       ftop/edp0/x__h55198_and0010<1>11_2
    SLICE_X28Y74.G2      net (fanout=5)        0.732   ftop/edp0/x__h55198_and0010<1>111
    SLICE_X28Y74.Y       Tilo                  0.616   ftop/edp0/N2706
                                                       ftop/edp0/x__h55198_and0010<1>61
    SLICE_X32Y78.G4      net (fanout=8)        1.125   ftop/edp0/N208
    SLICE_X32Y78.Y       Tilo                  0.616   ftop/edp0/x__h55198<51>
                                                       ftop/edp0/x__h55198_and0010<1>13_SW0_SW0
    SLICE_X24Y83.F1      net (fanout=4)        1.512   ftop/edp0/N2708
    SLICE_X24Y83.X       Tif5x                 0.853   ftop/edp0/Sh4054
                                                       ftop/edp0/Sh405431_G
                                                       ftop/edp0/Sh405431
    SLICE_X17Y82.F3      net (fanout=4)        1.264   ftop/edp0/Sh4054
    SLICE_X17Y82.X       Tif5x                 0.791   ftop/edp0/Sh4858
                                                       ftop/edp0/Sh485831_G
                                                       ftop/edp0/Sh485831
    SLICE_X5Y91.F1       net (fanout=4)        1.822   ftop/edp0/Sh4858
    SLICE_X5Y91.X        Tif5x                 0.791   ftop/edp0/Sh5674
                                                       ftop/edp0/Sh567432_G
                                                       ftop/edp0/Sh567432
    SLICE_X4Y93.F1       net (fanout=5)        0.437   ftop/edp0/Sh5674
    SLICE_X4Y93.X        Tif5x                 0.853   ftop/edp0/Sh6666
                                                       ftop/edp0/Sh6666_G
                                                       ftop/edp0/Sh6666
    SLICE_X3Y95.BX       net (fanout=3)        0.909   ftop/edp0/Sh6666
    SLICE_X3Y95.CLK      Tdick                 0.667   ftop/edp0/edp_dgdpTx_vec<522>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7871<2>361
                                                       ftop/edp0/edp_dgdpTx_vec_522
    -------------------------------------------------  ---------------------------
    Total                                     19.723ns (8.108ns logic, 11.615ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_554 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.688ns (Levels of Logic = 14)
  Clock Path Skew:      0.009ns (0.608 - 0.599)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_554
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X32Y88.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X32Y88.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X32Y88.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X32Y88.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X32Y86.G1      net (fanout=2)        0.369   ftop/edp0/N1937
    SLICE_X32Y86.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X32Y86.F4      net (fanout=3)        0.066   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X32Y86.X       Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X26Y76.G4      net (fanout=13)       1.253   ftop/edp0/N2337
    SLICE_X26Y76.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_31
    SLICE_X29Y83.F3      net (fanout=40)       0.891   ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_3
    SLICE_X29Y83.X       Tilo                  0.562   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X29Y76.G3      net (fanout=47)       0.732   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X29Y76.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<2>4
                                                       ftop/edp0/x__h55198_and0010<1>71
    SLICE_X28Y75.G2      net (fanout=9)        0.411   ftop/edp0/N218
    SLICE_X28Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198<50>
                                                       ftop/edp0/x__h55198_and0010<0>4
    SLICE_X28Y75.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0010<0>4/O
    SLICE_X28Y75.X       Tilo                  0.601   ftop/edp0/x__h55198<50>
                                                       ftop/edp0/x__h55198_and0010<0>17
    SLICE_X26Y83.G4      net (fanout=4)        1.539   ftop/edp0/x__h55198<50>
    SLICE_X26Y83.Y       Tilo                  0.616   ftop/edp0/Sh4051
                                                       ftop/edp0/Sh40501
    SLICE_X17Y82.G3      net (fanout=4)        1.096   ftop/edp0/Sh4050
    SLICE_X17Y82.X       Tif5x                 0.791   ftop/edp0/Sh4858
                                                       ftop/edp0/Sh485831_F
                                                       ftop/edp0/Sh485831
    SLICE_X9Y86.F2       net (fanout=4)        1.080   ftop/edp0/Sh4858
    SLICE_X9Y86.X        Tif5x                 0.791   ftop/edp0/Sh5706
                                                       ftop/edp0/Sh570631_G
                                                       ftop/edp0/Sh570631
    SLICE_X5Y100.G1      net (fanout=7)        1.919   ftop/edp0/Sh5706
    SLICE_X5Y100.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<554>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>23
    SLICE_X5Y100.F1      net (fanout=1)        0.573   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>23/O
    SLICE_X5Y100.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<554>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>431
                                                       ftop/edp0/edp_dgdpTx_vec_554
    -------------------------------------------------  ---------------------------
    Total                                     19.688ns (9.347ns logic, 10.341ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_empty_6 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_138 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.651ns (Levels of Logic = 11)
  Clock Path Skew:      -0.027ns (0.591 - 0.618)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_empty_6 to ftop/edp0/edp_dgdpTx_vec_138
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y86.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_empty<6>
                                                       ftop/edp0/edp_dgdpTx_num_empty_6
    SLICE_X32Y90.F2      net (fanout=4)        0.626   ftop/edp0/edp_dgdpTx_num_empty<6>
    SLICE_X32Y90.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X32Y91.F4      net (fanout=2)        0.331   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta13
    SLICE_X32Y91.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
    SLICE_X33Y88.F4      net (fanout=67)       0.377   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
    SLICE_X33Y88.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH1
    SLICE_X25Y75.G2      net (fanout=39)       2.480   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X25Y75.Y       Tilo                  0.561   ftop/edp0/N152
                                                       ftop/edp0/x__h55198_and0010<1>11_2
    SLICE_X28Y74.G2      net (fanout=5)        0.732   ftop/edp0/x__h55198_and0010<1>111
    SLICE_X28Y74.Y       Tilo                  0.616   ftop/edp0/N2706
                                                       ftop/edp0/x__h55198_and0010<1>61
    SLICE_X32Y78.G4      net (fanout=8)        1.125   ftop/edp0/N208
    SLICE_X32Y78.Y       Tilo                  0.616   ftop/edp0/x__h55198<51>
                                                       ftop/edp0/x__h55198_and0010<1>13_SW0_SW0
    SLICE_X24Y83.F1      net (fanout=4)        1.512   ftop/edp0/N2708
    SLICE_X24Y83.X       Tif5x                 0.853   ftop/edp0/Sh4054
                                                       ftop/edp0/Sh405431_G
                                                       ftop/edp0/Sh405431
    SLICE_X17Y82.F3      net (fanout=4)        1.264   ftop/edp0/Sh4054
    SLICE_X17Y82.X       Tif5x                 0.791   ftop/edp0/Sh4858
                                                       ftop/edp0/Sh485831_G
                                                       ftop/edp0/Sh485831
    SLICE_X5Y91.F1       net (fanout=4)        1.822   ftop/edp0/Sh4858
    SLICE_X5Y91.X        Tif5x                 0.791   ftop/edp0/Sh5674
                                                       ftop/edp0/Sh567432_G
                                                       ftop/edp0/Sh567432
    SLICE_X4Y98.F2       net (fanout=5)        0.537   ftop/edp0/Sh5674
    SLICE_X4Y98.X        Tilo                  0.601   ftop/edp0/Sh6538
                                                       ftop/edp0/Sh6538
    SLICE_X0Y98.G2       net (fanout=3)        0.985   ftop/edp0/Sh6538
    SLICE_X0Y98.CLK      Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<138>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7910<8>201
                                                       ftop/edp0/edp_dgdpTx_vec_138
    -------------------------------------------------  ---------------------------
    Total                                     19.651ns (7.860ns logic, 11.791ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_607 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.524ns (Levels of Logic = 15)
  Clock Path Skew:      -0.150ns (0.449 - 0.599)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_607
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X32Y88.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X32Y88.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X32Y88.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X32Y88.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X32Y86.G1      net (fanout=2)        0.369   ftop/edp0/N1937
    SLICE_X32Y86.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X32Y87.F4      net (fanout=3)        0.066   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X32Y87.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X28Y83.G2      net (fanout=3)        0.570   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X28Y83.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X28Y83.F3      net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X28Y83.X       Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X26Y76.F2      net (fanout=3)        0.896   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X26Y76.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X20Y76.G4      net (fanout=7)        0.662   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X20Y76.Y       Tilo                  0.616   ftop/edp0/N554
                                                       ftop/edp0/x__h55198_and0004<0>11
    SLICE_X14Y76.G4      net (fanout=16)       0.719   ftop/edp0/N142
    SLICE_X14Y76.Y       Tilo                  0.616   ftop/edp0/x__h55198<105>
                                                       ftop/edp0/x__h55198_and0005<5>_SW0
    SLICE_X14Y76.F1      net (fanout=1)        0.373   ftop/edp0/x__h55198_and0005<5>_SW0/O
    SLICE_X14Y76.X       Tilo                  0.601   ftop/edp0/x__h55198<105>
                                                       ftop/edp0/x__h55198_and0005<5>
    SLICE_X27Y84.F4      net (fanout=4)        0.863   ftop/edp0/x__h55198<105>
    SLICE_X27Y84.X       Tif5x                 0.791   ftop/edp0/Sh4107
                                                       ftop/edp0/Sh4107_G
                                                       ftop/edp0/Sh4107
    SLICE_X22Y91.G3      net (fanout=4)        0.735   ftop/edp0/Sh4107
    SLICE_X22Y91.X       Tif5x                 0.853   ftop/edp0/Sh4911
                                                       ftop/edp0/Sh4911_F
                                                       ftop/edp0/Sh4911
    SLICE_X21Y92.F1      net (fanout=4)        0.421   ftop/edp0/Sh4911
    SLICE_X21Y92.X       Tif5x                 0.791   ftop/edp0/Sh5759
                                                       ftop/edp0/Sh575929_G
                                                       ftop/edp0/Sh575929
    SLICE_X22Y80.F1      net (fanout=7)        2.020   ftop/edp0/Sh5759
    SLICE_X22Y80.X       Tilo                  0.601   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7863<7>17
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7863<7>17
    SLICE_X22Y92.F4      net (fanout=1)        1.023   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7863<7>17
    SLICE_X22Y92.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<607>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7863<7>431
                                                       ftop/edp0/edp_dgdpTx_vec_607
    -------------------------------------------------  ---------------------------
    Total                                     19.524ns (10.373ns logic, 9.151ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_262 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.694ns (Levels of Logic = 14)
  Clock Path Skew:      0.021ns (0.620 - 0.599)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_262
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X32Y88.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X32Y88.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X32Y88.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X32Y88.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X32Y86.G1      net (fanout=2)        0.369   ftop/edp0/N1937
    SLICE_X32Y86.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X32Y86.F4      net (fanout=3)        0.066   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X32Y86.X       Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X26Y76.G4      net (fanout=13)       1.253   ftop/edp0/N2337
    SLICE_X26Y76.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_31
    SLICE_X29Y83.F3      net (fanout=40)       0.891   ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_3
    SLICE_X29Y83.X       Tilo                  0.562   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X29Y76.G3      net (fanout=47)       0.732   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X29Y76.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<2>4
                                                       ftop/edp0/x__h55198_and0010<1>71
    SLICE_X29Y68.G3      net (fanout=9)        0.593   ftop/edp0/N218
    SLICE_X29Y68.Y       Tilo                  0.561   ftop/edp0/x__h55198<40>
                                                       ftop/edp0/x__h55198_and0011<0>4
    SLICE_X29Y68.F1      net (fanout=1)        0.383   ftop/edp0/x__h55198_and0011<0>4/O
    SLICE_X29Y68.X       Tilo                  0.562   ftop/edp0/x__h55198<40>
                                                       ftop/edp0/x__h55198_and0011<0>17
    SLICE_X22Y79.G3      net (fanout=4)        1.177   ftop/edp0/x__h55198<40>
    SLICE_X22Y79.X       Tif5x                 0.853   ftop/edp0/Sh4042
                                                       ftop/edp0/Sh40422
                                                       ftop/edp0/Sh4042_f5
    SLICE_X17Y78.F1      net (fanout=4)        0.872   ftop/edp0/Sh4042
    SLICE_X17Y78.X       Tif5x                 0.791   ftop/edp0/Sh4854
                                                       ftop/edp0/Sh485431_G
                                                       ftop/edp0/Sh485431
    SLICE_X4Y72.G3       net (fanout=4)        1.429   ftop/edp0/Sh4854
    SLICE_X4Y72.X        Tif5x                 0.853   ftop/edp0/Sh5670
                                                       ftop/edp0/Sh567028_F
                                                       ftop/edp0/Sh567028
    SLICE_X4Y73.G2       net (fanout=6)        0.473   ftop/edp0/Sh5670
    SLICE_X4Y73.X        Tif5x                 0.853   ftop/edp0/Sh6662
                                                       ftop/edp0/Sh6662_F
                                                       ftop/edp0/Sh6662
    SLICE_X2Y81.F1       net (fanout=2)        1.167   ftop/edp0/Sh6662
    SLICE_X2Y81.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<262>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7898<2>23
                                                       ftop/edp0/edp_dgdpTx_vec_262
    -------------------------------------------------  ---------------------------
    Total                                     19.694ns (9.898ns logic, 9.796ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_554 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.678ns (Levels of Logic = 14)
  Clock Path Skew:      0.009ns (0.608 - 0.599)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_554
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y89.YQ      Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X32Y88.G1      net (fanout=1)        0.386   ftop/edp0/dpControl_0_1
    SLICE_X32Y88.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X32Y88.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X32Y88.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X32Y86.G1      net (fanout=2)        0.369   ftop/edp0/N1937
    SLICE_X32Y86.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X32Y86.F4      net (fanout=3)        0.066   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X32Y86.X       Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X26Y76.G4      net (fanout=13)       1.253   ftop/edp0/N2337
    SLICE_X26Y76.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_31
    SLICE_X29Y83.F3      net (fanout=40)       0.891   ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_3
    SLICE_X29Y83.X       Tilo                  0.562   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X31Y77.G4      net (fanout=47)       0.726   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<6>15
                                                       ftop/edp0/x__h55198_and0010<1>41
    SLICE_X29Y77.G4      net (fanout=4)        0.332   ftop/edp0/N151
    SLICE_X29Y77.Y       Tilo                  0.561   ftop/edp0/x__h55198<53>
                                                       ftop/edp0/x__h55198_and0010<3>26
    SLICE_X29Y77.F2      net (fanout=1)        0.402   ftop/edp0/x__h55198_and0010<3>26/O
    SLICE_X29Y77.X       Tilo                  0.562   ftop/edp0/x__h55198<53>
                                                       ftop/edp0/x__h55198_and0010<3>28
    SLICE_X24Y83.F3      net (fanout=4)        0.964   ftop/edp0/x__h55198<53>
    SLICE_X24Y83.X       Tif5x                 0.853   ftop/edp0/Sh4054
                                                       ftop/edp0/Sh405431_G
                                                       ftop/edp0/Sh405431
    SLICE_X17Y82.F3      net (fanout=4)        1.264   ftop/edp0/Sh4054
    SLICE_X17Y82.X       Tif5x                 0.791   ftop/edp0/Sh4858
                                                       ftop/edp0/Sh485831_G
                                                       ftop/edp0/Sh485831
    SLICE_X9Y86.F2       net (fanout=4)        1.080   ftop/edp0/Sh4858
    SLICE_X9Y86.X        Tif5x                 0.791   ftop/edp0/Sh5706
                                                       ftop/edp0/Sh570631_G
                                                       ftop/edp0/Sh570631
    SLICE_X5Y100.G1      net (fanout=7)        1.919   ftop/edp0/Sh5706
    SLICE_X5Y100.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<554>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>23
    SLICE_X5Y100.F1      net (fanout=1)        0.573   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>23/O
    SLICE_X5Y100.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<554>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>431
                                                       ftop/edp0/edp_dgdpTx_vec_554
    -------------------------------------------------  ---------------------------
    Total                                     19.678ns (9.418ns logic, 10.260ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_554 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.605ns (Levels of Logic = 8)
  Clock Path Skew:      -0.057ns (0.608 - 0.665)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_3 to ftop/edp0/edp_dgdpTx_vec_554
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y70.YQ      Tcko                  0.524   ftop/edp0/edp_dgdpTx_num_full<4>
                                                       ftop/edp0/edp_dgdpTx_num_full_3
    SLICE_X32Y73.G1      net (fanout=9)        1.189   ftop/edp0/edp_dgdpTx_num_full<3>
    SLICE_X32Y73.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<5>11_SW1
    SLICE_X32Y73.F2      net (fanout=1)        0.315   ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<5>11_SW1/O
    SLICE_X32Y73.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<5>11
    DSP48A_X1Y9.A5       net (fanout=1)        0.833   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<5>
    DSP48A_X1Y9.P0       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X15Y72.G1      net (fanout=270)      3.025   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X15Y72.X       Tif5x                 0.791   ftop/edp0/Sh4106
                                                       ftop/edp0/Sh4106_F
                                                       ftop/edp0/Sh4106
    SLICE_X14Y82.G3      net (fanout=4)        0.560   ftop/edp0/Sh4106
    SLICE_X14Y82.X       Tif5x                 0.853   ftop/edp0/Sh4906
                                                       ftop/edp0/Sh490631_F
                                                       ftop/edp0/Sh490631
    SLICE_X9Y86.G2       net (fanout=4)        1.258   ftop/edp0/Sh4906
    SLICE_X9Y86.X        Tif5x                 0.791   ftop/edp0/Sh5706
                                                       ftop/edp0/Sh570631_F
                                                       ftop/edp0/Sh570631
    SLICE_X5Y100.G1      net (fanout=7)        1.919   ftop/edp0/Sh5706
    SLICE_X5Y100.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<554>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>23
    SLICE_X5Y100.F1      net (fanout=1)        0.573   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>23/O
    SLICE_X5Y100.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<554>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>431
                                                       ftop/edp0/edp_dgdpTx_vec_554
    -------------------------------------------------  ---------------------------
    Total                                     19.605ns (9.933ns logic, 9.672ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_426 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.652ns (Levels of Logic = 15)
  Clock Path Skew:      -0.009ns (0.590 - 0.599)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_426
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X32Y88.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X32Y88.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X32Y88.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X32Y88.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X32Y86.G1      net (fanout=2)        0.369   ftop/edp0/N1937
    SLICE_X32Y86.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X32Y86.F4      net (fanout=3)        0.066   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X32Y86.X       Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X26Y76.G4      net (fanout=13)       1.253   ftop/edp0/N2337
    SLICE_X26Y76.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_31
    SLICE_X29Y83.F3      net (fanout=40)       0.891   ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_3
    SLICE_X29Y83.X       Tilo                  0.562   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X31Y77.G4      net (fanout=47)       0.726   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<6>15
                                                       ftop/edp0/x__h55198_and0010<1>41
    SLICE_X29Y77.G4      net (fanout=4)        0.332   ftop/edp0/N151
    SLICE_X29Y77.Y       Tilo                  0.561   ftop/edp0/x__h55198<53>
                                                       ftop/edp0/x__h55198_and0010<3>26
    SLICE_X29Y77.F2      net (fanout=1)        0.402   ftop/edp0/x__h55198_and0010<3>26/O
    SLICE_X29Y77.X       Tilo                  0.562   ftop/edp0/x__h55198<53>
                                                       ftop/edp0/x__h55198_and0010<3>28
    SLICE_X24Y83.F3      net (fanout=4)        0.964   ftop/edp0/x__h55198<53>
    SLICE_X24Y83.X       Tif5x                 0.853   ftop/edp0/Sh4054
                                                       ftop/edp0/Sh405431_G
                                                       ftop/edp0/Sh405431
    SLICE_X17Y82.F3      net (fanout=4)        1.264   ftop/edp0/Sh4054
    SLICE_X17Y82.X       Tif5x                 0.791   ftop/edp0/Sh4858
                                                       ftop/edp0/Sh485831_G
                                                       ftop/edp0/Sh485831
    SLICE_X9Y86.F2       net (fanout=4)        1.080   ftop/edp0/Sh4858
    SLICE_X9Y86.X        Tif5x                 0.791   ftop/edp0/Sh5706
                                                       ftop/edp0/Sh570631_G
                                                       ftop/edp0/Sh570631
    SLICE_X7Y97.G1       net (fanout=7)        1.411   ftop/edp0/Sh5706
    SLICE_X7Y97.Y        Tilo                  0.561   ftop/edp0/Sh6570
                                                       ftop/edp0/Sh6570_SW0
    SLICE_X7Y97.F4       net (fanout=1)        0.022   ftop/edp0/Sh6570_SW0/O
    SLICE_X7Y97.X        Tilo                  0.562   ftop/edp0/Sh6570
                                                       ftop/edp0/Sh6570
    SLICE_X6Y94.G4       net (fanout=3)        0.360   ftop/edp0/Sh6570
    SLICE_X6Y94.CLK      Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<426>
                                                       ftop/edp0/edp_dgdpTx_vec_426_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_426
    -------------------------------------------------  ---------------------------
    Total                                     19.652ns (10.121ns logic, 9.531ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_dgdpTx_num_full_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_554 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.603ns (Levels of Logic = 9)
  Clock Path Skew:      -0.057ns (0.608 - 0.665)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_dgdpTx_num_full_2 to ftop/edp0/edp_dgdpTx_vec_554
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y70.YQ      Tcko                  0.596   ftop/edp0/edp_dgdpTx_num_full<1>
                                                       ftop/edp0/edp_dgdpTx_num_full_2
    SLICE_X32Y71.G3      net (fanout=7)        0.468   ftop/edp0/edp_dgdpTx_num_full<2>
    SLICE_X32Y71.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_deq_whas__075_THEN_edp_dgd_ETC___d6665<2>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_SW0
    SLICE_X30Y72.G4      net (fanout=3)        0.402   ftop/edp0/N1799
    SLICE_X30Y72.Y       Tilo                  0.616   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/edp_dgdpTx_delta_deq_whas_1
    SLICE_X30Y72.F4      net (fanout=1)        0.035   ftop/edp0/edp_dgdpTx_delta_deq_whas_1/O
    SLICE_X30Y72.X       Tilo                  0.601   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
                                                       ftop/edp0/Msub__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000_xor<3>11
    DSP48A_X1Y9.A3       net (fanout=1)        0.742   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_sub0000<3>
    DSP48A_X1Y9.P0       Tdspdo_AP             4.594   ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
                                                       ftop/edp0/Mmult__10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321_mult0000
    SLICE_X15Y72.G1      net (fanout=270)      3.025   ftop/edp0/_10_MUL_0_CONCAT_edp_dgdpTx_num_full_069_MINUS__ETC___d1321<0>
    SLICE_X15Y72.X       Tif5x                 0.791   ftop/edp0/Sh4106
                                                       ftop/edp0/Sh4106_F
                                                       ftop/edp0/Sh4106
    SLICE_X14Y82.G3      net (fanout=4)        0.560   ftop/edp0/Sh4106
    SLICE_X14Y82.X       Tif5x                 0.853   ftop/edp0/Sh4906
                                                       ftop/edp0/Sh490631_F
                                                       ftop/edp0/Sh490631
    SLICE_X9Y86.G2       net (fanout=4)        1.258   ftop/edp0/Sh4906
    SLICE_X9Y86.X        Tif5x                 0.791   ftop/edp0/Sh5706
                                                       ftop/edp0/Sh570631_F
                                                       ftop/edp0/Sh570631
    SLICE_X5Y100.G1      net (fanout=7)        1.919   ftop/edp0/Sh5706
    SLICE_X5Y100.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<554>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>23
    SLICE_X5Y100.F1      net (fanout=1)        0.573   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>23/O
    SLICE_X5Y100.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<554>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>431
                                                       ftop/edp0/edp_dgdpTx_vec_554
    -------------------------------------------------  ---------------------------
    Total                                     19.603ns (10.621ns logic, 8.982ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.587ns (Levels of Logic = 16)
  Clock Path Skew:      -0.069ns (0.343 - 0.412)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y98.XQ      Tcko                  0.521   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X88Y97.F1      net (fanout=11)       0.976   ftop/cp/cpReq<21>
    SLICE_X88Y97.X       Tilo                  0.601   ftop/cp/wn__h36490<2>
                                                       ftop/cp/Msub_wn__h36490_xor<2>11
    SLICE_X85Y97.F2      net (fanout=2)        0.846   ftop/cp/wn__h36490<2>
    SLICE_X85Y97.X       Tilo                  0.562   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X84Y97.F1      net (fanout=11)       0.424   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X84Y97.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X82Y111.G2     net (fanout=10)       1.169   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X82Y111.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X87Y122.G4     net (fanout=35)       0.934   ftop/cp/N201
    SLICE_X87Y122.Y      Tilo                  0.561   ftop/cp/wci_respF_D_IN<2>16
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T1
    SLICE_X77Y90.F1      net (fanout=4)        2.256   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_T
    SLICE_X77Y90.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X77Y91.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X77Y91.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X77Y92.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X77Y92.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X77Y93.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X77Y93.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X77Y94.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X77Y94.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y95.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X77Y95.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y96.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X77Y96.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y97.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X77Y97.XB      Tcinxb                0.216   ftop/cp/wci_lastOpWrite_5<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X90Y82.G3      net (fanout=12)       1.793   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X90Y82.Y       Tilo                  0.616   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X91Y82.G1      net (fanout=7)        0.190   ftop/cp/cpRespF_ENQ
    SLICE_X91Y82.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X95Y78.F3      net (fanout=40)       2.169   ftop/cp/cpRespF/d0h
    SLICE_X95Y78.X       Tilo                  0.562   ftop/cp/cpRespF/N44
                                                       ftop/cp/cpRespF/data0_reg_or0000<25>_SW0
    SLICE_X94Y79.SR      net (fanout=1)        1.174   ftop/cp/cpRespF/N44
    SLICE_X94Y79.CLK     Tsrck                 0.433   ftop/cp_server_response_get<25>
                                                       ftop/cp/cpRespF/data0_reg_25
    -------------------------------------------------  ---------------------------
    Total                                     19.587ns (7.656ns logic, 11.931ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_607 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.493ns (Levels of Logic = 15)
  Clock Path Skew:      -0.150ns (0.449 - 0.599)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_607
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X32Y88.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X32Y88.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X32Y88.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X32Y88.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X32Y86.G1      net (fanout=2)        0.369   ftop/edp0/N1937
    SLICE_X32Y86.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X32Y86.F4      net (fanout=3)        0.066   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X32Y86.X       Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X28Y83.G3      net (fanout=13)       0.539   ftop/edp0/N2337
    SLICE_X28Y83.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X28Y83.F3      net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X28Y83.X       Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X26Y76.F2      net (fanout=3)        0.896   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X26Y76.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X20Y76.G4      net (fanout=7)        0.662   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X20Y76.Y       Tilo                  0.616   ftop/edp0/N554
                                                       ftop/edp0/x__h55198_and0004<0>11
    SLICE_X14Y76.G4      net (fanout=16)       0.719   ftop/edp0/N142
    SLICE_X14Y76.Y       Tilo                  0.616   ftop/edp0/x__h55198<105>
                                                       ftop/edp0/x__h55198_and0005<5>_SW0
    SLICE_X14Y76.F1      net (fanout=1)        0.373   ftop/edp0/x__h55198_and0005<5>_SW0/O
    SLICE_X14Y76.X       Tilo                  0.601   ftop/edp0/x__h55198<105>
                                                       ftop/edp0/x__h55198_and0005<5>
    SLICE_X27Y84.F4      net (fanout=4)        0.863   ftop/edp0/x__h55198<105>
    SLICE_X27Y84.X       Tif5x                 0.791   ftop/edp0/Sh4107
                                                       ftop/edp0/Sh4107_G
                                                       ftop/edp0/Sh4107
    SLICE_X22Y91.G3      net (fanout=4)        0.735   ftop/edp0/Sh4107
    SLICE_X22Y91.X       Tif5x                 0.853   ftop/edp0/Sh4911
                                                       ftop/edp0/Sh4911_F
                                                       ftop/edp0/Sh4911
    SLICE_X21Y92.F1      net (fanout=4)        0.421   ftop/edp0/Sh4911
    SLICE_X21Y92.X       Tif5x                 0.791   ftop/edp0/Sh5759
                                                       ftop/edp0/Sh575929_G
                                                       ftop/edp0/Sh575929
    SLICE_X22Y80.F1      net (fanout=7)        2.020   ftop/edp0/Sh5759
    SLICE_X22Y80.X       Tilo                  0.601   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7863<7>17
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7863<7>17
    SLICE_X22Y92.F4      net (fanout=1)        1.023   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7863<7>17
    SLICE_X22Y92.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<607>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7863<7>431
                                                       ftop/edp0/edp_dgdpTx_vec_607
    -------------------------------------------------  ---------------------------
    Total                                     19.493ns (10.373ns logic, 9.120ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_554 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.646ns (Levels of Logic = 14)
  Clock Path Skew:      0.009ns (0.608 - 0.599)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_554
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y89.YQ      Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X32Y88.G1      net (fanout=1)        0.386   ftop/edp0/dpControl_0_1
    SLICE_X32Y88.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X32Y88.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X32Y88.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X32Y86.G1      net (fanout=2)        0.369   ftop/edp0/N1937
    SLICE_X32Y86.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X32Y86.F4      net (fanout=3)        0.066   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X32Y86.X       Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X26Y76.G4      net (fanout=13)       1.253   ftop/edp0/N2337
    SLICE_X26Y76.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_31
    SLICE_X29Y83.F3      net (fanout=40)       0.891   ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_3
    SLICE_X29Y83.X       Tilo                  0.562   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X29Y76.G3      net (fanout=47)       0.732   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X29Y76.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<2>4
                                                       ftop/edp0/x__h55198_and0010<1>71
    SLICE_X28Y75.G2      net (fanout=9)        0.411   ftop/edp0/N218
    SLICE_X28Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198<50>
                                                       ftop/edp0/x__h55198_and0010<0>4
    SLICE_X28Y75.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0010<0>4/O
    SLICE_X28Y75.X       Tilo                  0.601   ftop/edp0/x__h55198<50>
                                                       ftop/edp0/x__h55198_and0010<0>17
    SLICE_X26Y83.G4      net (fanout=4)        1.539   ftop/edp0/x__h55198<50>
    SLICE_X26Y83.Y       Tilo                  0.616   ftop/edp0/Sh4051
                                                       ftop/edp0/Sh40501
    SLICE_X17Y82.G3      net (fanout=4)        1.096   ftop/edp0/Sh4050
    SLICE_X17Y82.X       Tif5x                 0.791   ftop/edp0/Sh4858
                                                       ftop/edp0/Sh485831_F
                                                       ftop/edp0/Sh485831
    SLICE_X9Y86.F2       net (fanout=4)        1.080   ftop/edp0/Sh4858
    SLICE_X9Y86.X        Tif5x                 0.791   ftop/edp0/Sh5706
                                                       ftop/edp0/Sh570631_G
                                                       ftop/edp0/Sh570631
    SLICE_X5Y100.G1      net (fanout=7)        1.919   ftop/edp0/Sh5706
    SLICE_X5Y100.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<554>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>23
    SLICE_X5Y100.F1      net (fanout=1)        0.573   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>23/O
    SLICE_X5Y100.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<554>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7868<4>431
                                                       ftop/edp0/edp_dgdpTx_vec_554
    -------------------------------------------------  ---------------------------
    Total                                     19.646ns (9.275ns logic, 10.371ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.363ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_262 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.658ns (Levels of Logic = 14)
  Clock Path Skew:      0.021ns (0.620 - 0.599)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_262
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X32Y88.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X32Y88.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X32Y88.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X32Y88.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X32Y86.G1      net (fanout=2)        0.369   ftop/edp0/N1937
    SLICE_X32Y86.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X32Y86.F4      net (fanout=3)        0.066   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X32Y86.X       Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X26Y76.G4      net (fanout=13)       1.253   ftop/edp0/N2337
    SLICE_X26Y76.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_31
    SLICE_X29Y83.F3      net (fanout=40)       0.891   ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_3
    SLICE_X29Y83.X       Tilo                  0.562   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X29Y76.G3      net (fanout=47)       0.732   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X29Y76.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<2>4
                                                       ftop/edp0/x__h55198_and0010<1>71
    SLICE_X29Y68.G3      net (fanout=9)        0.593   ftop/edp0/N218
    SLICE_X29Y68.Y       Tilo                  0.561   ftop/edp0/x__h55198<40>
                                                       ftop/edp0/x__h55198_and0011<0>4
    SLICE_X29Y68.F1      net (fanout=1)        0.383   ftop/edp0/x__h55198_and0011<0>4/O
    SLICE_X29Y68.X       Tilo                  0.562   ftop/edp0/x__h55198<40>
                                                       ftop/edp0/x__h55198_and0011<0>17
    SLICE_X22Y79.G3      net (fanout=4)        1.177   ftop/edp0/x__h55198<40>
    SLICE_X22Y79.X       Tif5x                 0.853   ftop/edp0/Sh4042
                                                       ftop/edp0/Sh40422
                                                       ftop/edp0/Sh4042_f5
    SLICE_X17Y78.F1      net (fanout=4)        0.872   ftop/edp0/Sh4042
    SLICE_X17Y78.X       Tif5x                 0.791   ftop/edp0/Sh4854
                                                       ftop/edp0/Sh485431_G
                                                       ftop/edp0/Sh485431
    SLICE_X4Y72.G3       net (fanout=4)        1.429   ftop/edp0/Sh4854
    SLICE_X4Y72.X        Tif5x                 0.853   ftop/edp0/Sh5670
                                                       ftop/edp0/Sh567028_F
                                                       ftop/edp0/Sh567028
    SLICE_X4Y73.F2       net (fanout=6)        0.437   ftop/edp0/Sh5670
    SLICE_X4Y73.X        Tif5x                 0.853   ftop/edp0/Sh6662
                                                       ftop/edp0/Sh6662_G
                                                       ftop/edp0/Sh6662
    SLICE_X2Y81.F1       net (fanout=2)        1.167   ftop/edp0/Sh6662
    SLICE_X2Y81.CLK      Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<262>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7898<2>23
                                                       ftop/edp0/edp_dgdpTx_vec_262
    -------------------------------------------------  ---------------------------
    Total                                     19.658ns (9.898ns logic, 9.760ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_522 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.678ns (Levels of Logic = 14)
  Clock Path Skew:      0.045ns (0.644 - 0.599)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_522
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X32Y88.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X32Y88.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X32Y88.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X32Y88.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X32Y86.G1      net (fanout=2)        0.369   ftop/edp0/N1937
    SLICE_X32Y86.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X32Y86.F4      net (fanout=3)        0.066   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X32Y86.X       Tilo                  0.601   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_SW1
    SLICE_X26Y76.G4      net (fanout=13)       1.253   ftop/edp0/N2337
    SLICE_X26Y76.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_31
    SLICE_X29Y83.F3      net (fanout=40)       0.891   ftop/edp0/MUX_edp_dbgBytesTxEnq_write_1__SEL_3
    SLICE_X29Y83.X       Tilo                  0.562   ftop/edp0/x__h55198_cmp_le0008
                                                       ftop/edp0/x__h55198_cmp_eq0000111
    SLICE_X31Y77.G4      net (fanout=47)       0.726   ftop/edp0/x__h55198_cmp_le0008
    SLICE_X31Y77.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<6>15
                                                       ftop/edp0/x__h55198_and0010<1>41
    SLICE_X29Y77.G4      net (fanout=4)        0.332   ftop/edp0/N151
    SLICE_X29Y77.Y       Tilo                  0.561   ftop/edp0/x__h55198<53>
                                                       ftop/edp0/x__h55198_and0010<3>26
    SLICE_X29Y77.F2      net (fanout=1)        0.402   ftop/edp0/x__h55198_and0010<3>26/O
    SLICE_X29Y77.X       Tilo                  0.562   ftop/edp0/x__h55198<53>
                                                       ftop/edp0/x__h55198_and0010<3>28
    SLICE_X24Y83.F3      net (fanout=4)        0.964   ftop/edp0/x__h55198<53>
    SLICE_X24Y83.X       Tif5x                 0.853   ftop/edp0/Sh4054
                                                       ftop/edp0/Sh405431_G
                                                       ftop/edp0/Sh405431
    SLICE_X17Y82.F3      net (fanout=4)        1.264   ftop/edp0/Sh4054
    SLICE_X17Y82.X       Tif5x                 0.791   ftop/edp0/Sh4858
                                                       ftop/edp0/Sh485831_G
                                                       ftop/edp0/Sh485831
    SLICE_X5Y91.F1       net (fanout=4)        1.822   ftop/edp0/Sh4858
    SLICE_X5Y91.X        Tif5x                 0.791   ftop/edp0/Sh5674
                                                       ftop/edp0/Sh567432_G
                                                       ftop/edp0/Sh567432
    SLICE_X4Y93.G1       net (fanout=5)        0.442   ftop/edp0/Sh5674
    SLICE_X4Y93.X        Tif5x                 0.853   ftop/edp0/Sh6666
                                                       ftop/edp0/Sh6666_F
                                                       ftop/edp0/Sh6666
    SLICE_X3Y95.BX       net (fanout=3)        0.909   ftop/edp0/Sh6666
    SLICE_X3Y95.CLK      Tdick                 0.667   ftop/edp0/edp_dgdpTx_vec<522>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7871<2>361
                                                       ftop/edp0/edp_dgdpTx_vec_522
    -------------------------------------------------  ---------------------------
    Total                                     19.678ns (9.847ns logic, 9.831ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_0_1 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_607 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.482ns (Levels of Logic = 15)
  Clock Path Skew:      -0.150ns (0.449 - 0.599)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_0_1 to ftop/edp0/edp_dgdpTx_vec_607
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y89.YQ      Tcko                  0.524   ftop/edp0/dpControl_0_1
                                                       ftop/edp0/dpControl_0_1
    SLICE_X32Y88.G1      net (fanout=1)        0.386   ftop/edp0/dpControl_0_1
    SLICE_X32Y88.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X32Y88.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X32Y88.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X32Y86.G1      net (fanout=2)        0.369   ftop/edp0/N1937
    SLICE_X32Y86.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X32Y87.F4      net (fanout=3)        0.066   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X32Y87.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X28Y83.G2      net (fanout=3)        0.570   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X28Y83.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X28Y83.F3      net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X28Y83.X       Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X26Y76.F2      net (fanout=3)        0.896   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X26Y76.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1_1
    SLICE_X20Y76.G4      net (fanout=7)        0.662   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X20Y76.Y       Tilo                  0.616   ftop/edp0/N554
                                                       ftop/edp0/x__h55198_and0004<0>11
    SLICE_X14Y76.G4      net (fanout=16)       0.719   ftop/edp0/N142
    SLICE_X14Y76.Y       Tilo                  0.616   ftop/edp0/x__h55198<105>
                                                       ftop/edp0/x__h55198_and0005<5>_SW0
    SLICE_X14Y76.F1      net (fanout=1)        0.373   ftop/edp0/x__h55198_and0005<5>_SW0/O
    SLICE_X14Y76.X       Tilo                  0.601   ftop/edp0/x__h55198<105>
                                                       ftop/edp0/x__h55198_and0005<5>
    SLICE_X27Y84.F4      net (fanout=4)        0.863   ftop/edp0/x__h55198<105>
    SLICE_X27Y84.X       Tif5x                 0.791   ftop/edp0/Sh4107
                                                       ftop/edp0/Sh4107_G
                                                       ftop/edp0/Sh4107
    SLICE_X22Y91.G3      net (fanout=4)        0.735   ftop/edp0/Sh4107
    SLICE_X22Y91.X       Tif5x                 0.853   ftop/edp0/Sh4911
                                                       ftop/edp0/Sh4911_F
                                                       ftop/edp0/Sh4911
    SLICE_X21Y92.F1      net (fanout=4)        0.421   ftop/edp0/Sh4911
    SLICE_X21Y92.X       Tif5x                 0.791   ftop/edp0/Sh5759
                                                       ftop/edp0/Sh575929_G
                                                       ftop/edp0/Sh575929
    SLICE_X22Y80.F1      net (fanout=7)        2.020   ftop/edp0/Sh5759
    SLICE_X22Y80.X       Tilo                  0.601   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7863<7>17
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7863<7>17
    SLICE_X22Y92.F4      net (fanout=1)        1.023   ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7863<7>17
    SLICE_X22Y92.CLK     Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<607>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7863<7>431
                                                       ftop/edp0/edp_dgdpTx_vec_607
    -------------------------------------------------  ---------------------------
    Total                                     19.482ns (10.301ns logic, 9.181ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_4 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_673 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.514ns (Levels of Logic = 15)
  Clock Path Skew:      -0.117ns (0.482 - 0.599)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_4 to ftop/edp0/edp_dgdpTx_vec_673
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y89.YQ      Tcko                  0.596   ftop/edp0/dpControl<5>
                                                       ftop/edp0/dpControl_4
    SLICE_X32Y88.G3      net (fanout=2)        0.356   ftop/edp0/dpControl<4>
    SLICE_X32Y88.Y       Tilo                  0.616   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0
    SLICE_X32Y88.F4      net (fanout=1)        0.035   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0_SW0/O
    SLICE_X32Y88.X       Tilo                  0.601   ftop/edp0/N1937
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X32Y86.G1      net (fanout=2)        0.369   ftop/edp0/N1937
    SLICE_X32Y86.Y       Tilo                  0.616   ftop/edp0/N2337
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X32Y87.F4      net (fanout=3)        0.066   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X32Y87.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X28Y83.G2      net (fanout=3)        0.570   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X28Y83.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X28Y83.F3      net (fanout=2)        0.043   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X28Y83.X       Tilo                  0.601   ftop/edp0/x__h55198_and0010<1>11
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X20Y74.G2      net (fanout=3)        1.005   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X20Y74.Y       Tilo                  0.616   ftop/edp0/N2141
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>1
    SLICE_X19Y70.G2      net (fanout=20)       1.048   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7581<4>
    SLICE_X19Y70.Y       Tilo                  0.561   ftop/edp0/x__h55198<135>
                                                       ftop/edp0/x__h55198_and0002<5>_SW0
    SLICE_X19Y70.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0002<5>_SW0/O
    SLICE_X19Y70.X       Tilo                  0.562   ftop/edp0/x__h55198<135>
                                                       ftop/edp0/x__h55198_and0002<5>
    SLICE_X26Y58.F1      net (fanout=4)        1.638   ftop/edp0/x__h55198<135>
    SLICE_X26Y58.X       Tif5x                 0.853   ftop/edp0/Sh4137
                                                       ftop/edp0/Sh4137_G
                                                       ftop/edp0/Sh4137
    SLICE_X30Y60.F4      net (fanout=4)        0.936   ftop/edp0/Sh4137
    SLICE_X30Y60.X       Tif5x                 0.853   ftop/edp0/Sh4945
                                                       ftop/edp0/Sh494530_G
                                                       ftop/edp0/Sh494530
    SLICE_X33Y54.G1      net (fanout=7)        1.113   ftop/edp0/Sh4945
    SLICE_X33Y54.X       Tif5x                 0.791   ftop/edp0/Sh5761
                                                       ftop/edp0/Sh576128_F
                                                       ftop/edp0/Sh576128
    SLICE_X29Y50.G2      net (fanout=8)        0.885   ftop/edp0/Sh5761
    SLICE_X29Y50.Y       Tilo                  0.561   ftop/edp0/Sh6561
                                                       ftop/edp0/Sh6561_SW0_SW0
    SLICE_X29Y50.F3      net (fanout=1)        0.021   ftop/edp0/Sh6561_SW0_SW0/O
    SLICE_X29Y50.X       Tilo                  0.562   ftop/edp0/Sh6561
                                                       ftop/edp0/Sh6561
    SLICE_X27Y46.F2      net (fanout=3)        1.200   ftop/edp0/Sh6561
    SLICE_X27Y46.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<673>
                                                       ftop/edp0/edp_dgdpTx_vec_673_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_673
    -------------------------------------------------  ---------------------------
    Total                                     19.514ns (10.208ns logic, 9.306ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_14 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.163ns (0.887 - 0.724)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_14 to ftop/iqadc/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y40.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<15>
                                                       ftop/cp/wci_reqF_4_q_0_14
    SLICE_X60Y39.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_10_MData<14>
    SLICE_X60Y39.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.289ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_14 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.163ns (0.887 - 0.724)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_14 to ftop/iqadc/wci_wslv_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y40.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<15>
                                                       ftop/cp/wci_reqF_4_q_0_14
    SLICE_X60Y39.BY      net (fanout=2)        0.310   ftop/cp_wci_Vm_10_MData<14>
    SLICE_X60Y39.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.290ns logic, 0.310ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_11 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.118ns (0.501 - 0.383)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_11 to ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y135.XQ    Tcko                  0.396   ftop/cp/td<11>
                                                       ftop/cp/td_11
    SLICE_X102Y135.BY    net (fanout=2)        0.342   ftop/cp/td<11>
    SLICE_X102Y135.CLK   Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<43>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_11 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.118ns (0.501 - 0.383)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_11 to ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y135.XQ    Tcko                  0.396   ftop/cp/td<11>
                                                       ftop/cp/td_11
    SLICE_X102Y135.BY    net (fanout=2)        0.342   ftop/cp/td<11>
    SLICE_X102Y135.CLK   Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<43>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem44.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.533 - 0.434)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y145.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X60Y145.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X60Y145.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.533 - 0.434)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y145.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X60Y145.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X60Y145.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (0.487 - 0.372)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y133.XQ     Tcko                  0.417   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X100Y133.BY    net (fanout=2)        0.326   ftop/cp/td<5>
    SLICE_X100Y133.CLK   Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.115ns (0.487 - 0.372)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y133.XQ     Tcko                  0.417   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X100Y133.BY    net (fanout=2)        0.326   ftop/cp/td<5>
    SLICE_X100Y133.CLK   Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_2 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (0.577 - 0.467)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_2 to ftop/iqadc/wci_wslv_reqF/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y33.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<3>
                                                       ftop/cp/wci_reqF_4_q_0_2
    SLICE_X48Y35.BY      net (fanout=2)        0.334   ftop/cp_wci_Vm_10_MData<2>
    SLICE_X48Y35.CLK     Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.289ns logic, 0.334ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_9 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.504 - 0.409)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_9 to ftop/sma0/wci_wslv_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y145.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<9>
                                                       ftop/cp/wci_reqF_1_q_0_9
    SLICE_X66Y145.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_6_MData<9>
    SLICE_X66Y145.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_25 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.123ns (0.564 - 0.441)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_25 to ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<25>
                                                       ftop/cp/wci_reqF_5_q_0_25
    SLICE_X56Y100.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_13_MData<25>
    SLICE_X56Y100.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<25>
                                                       ftop/edp0/wci_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.266ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_9 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.095ns (0.504 - 0.409)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_9 to ftop/sma0/wci_wslv_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y145.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<9>
                                                       ftop/cp/wci_reqF_1_q_0_9
    SLICE_X66Y145.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_6_MData<9>
    SLICE_X66Y145.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.514ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_2 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (0.577 - 0.467)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_2 to ftop/iqadc/wci_wslv_reqF/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y33.YQ      Tcko                  0.419   ftop/cp_wci_Vm_10_MData<3>
                                                       ftop/cp/wci_reqF_4_q_0_2
    SLICE_X48Y35.BY      net (fanout=2)        0.334   ftop/cp_wci_Vm_10_MData<2>
    SLICE_X48Y35.CLK     Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.290ns logic, 0.334ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_25 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.123ns (0.564 - 0.441)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_25 to ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y100.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<25>
                                                       ftop/cp/wci_reqF_5_q_0_25
    SLICE_X56Y100.BY     net (fanout=2)        0.371   ftop/cp_wci_Vm_13_MData<25>
    SLICE_X56Y100.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<25>
                                                       ftop/edp0/wci_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.638ns (0.267ns logic, 0.371ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_1 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.483 - 0.407)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_1 to ftop/edp0/wci_reqF/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y87.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<1>
                                                       ftop/cp/wci_reqF_5_q_0_1
    SLICE_X48Y86.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<1>
    SLICE_X48Y86.CLK     Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<1>
                                                       ftop/edp0/wci_reqF/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_1 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (0.483 - 0.407)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_1 to ftop/edp0/wci_reqF/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y87.XQ      Tcko                  0.396   ftop/cp_wci_Vm_13_MData<1>
                                                       ftop/cp/wci_reqF_5_q_0_1
    SLICE_X48Y86.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_13_MData<1>
    SLICE_X48Y86.CLK     Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<1>
                                                       ftop/edp0/wci_reqF/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_9 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.329 - 0.241)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_9 to ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y113.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<9>
                                                       ftop/cp/wci_reqF_2_q_0_9
    SLICE_X78Y113.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<9>
    SLICE_X78Y113.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_9 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (0.329 - 0.241)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_9 to ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y113.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<9>
                                                       ftop/cp/wci_reqF_2_q_0_9
    SLICE_X78Y113.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<9>
    SLICE_X78Y113.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_13 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.505 - 0.430)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_13 to ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y101.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<13>
                                                       ftop/cp/wci_reqF_2_q_0_13
    SLICE_X64Y100.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<13>
    SLICE_X64Y100.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_13 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.505 - 0.430)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_13 to ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y101.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<13>
                                                       ftop/cp/wci_reqF_2_q_0_13
    SLICE_X64Y100.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_7_MData<13>
    SLICE_X64Y100.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<13>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr14.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_3/SR
  Location pin: SLICE_X66Y141.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_3/SR
  Location pin: SLICE_X66Y141.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_2/SR
  Location pin: SLICE_X66Y141.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<3>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_2/SR
  Location pin: SLICE_X66Y141.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_5/SR
  Location pin: SLICE_X66Y139.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_5/SR
  Location pin: SLICE_X66Y139.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_4/SR
  Location pin: SLICE_X66Y139.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_4/SR
  Location pin: SLICE_X66Y139.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_7/SR
  Location pin: SLICE_X66Y138.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_7/SR
  Location pin: SLICE_X66Y138.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_6/SR
  Location pin: SLICE_X66Y138.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<7>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_6/SR
  Location pin: SLICE_X66Y138.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_9/SR
  Location pin: SLICE_X66Y137.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_9/SR
  Location pin: SLICE_X66Y137.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_8/SR
  Location pin: SLICE_X66Y137.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_7/rstSync/reset_hold_8/SR
  Location pin: SLICE_X66Y137.SR
  Clock network: ftop/cp/wci_mReset_7/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_11/SR
  Location pin: SLICE_X16Y20.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_11/SR
  Location pin: SLICE_X16Y20.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_10/SR
  Location pin: SLICE_X16Y20.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampCC_dD_OUT<11>/SR
  Logical resource: ftop/iqadc/adcCore_sampCC/dD_OUT_10/SR
  Location pin: SLICE_X16Y20.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.890ns|            0|            0|            2|    106066490|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.252ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.780ns|          N/A|            0|            0|    106066489|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.583|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.917|         |    3.818|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.780|         |         |         |
sys0_clkp      |   19.780|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.780|         |         |         |
sys0_clkp      |   19.780|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 106082713 paths, 0 nets, and 107212 connections

Design statistics:
   Minimum period:  19.780ns{1}   (Maximum frequency:  50.556MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 11 05:22:22 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 845 MB



