{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 10:07:25 2017 " "Info: Processing started: Mon Nov 13 10:07:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off JK_ff -c JK_ff " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off JK_ff -c JK_ff" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d_latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Info: Found entity 1: D_latch" {  } { { "D_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D_latch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file t_ff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 T_ff " "Info: Found entity 1: T_ff" {  } { { "T_ff.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_ff.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ms_ff_d_latch.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ms_ff_d_latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MS_ff_d_latch " "Info: Found entity 1: MS_ff_d_latch" {  } { { "MS_ff_d_latch.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/MS_ff_d_latch.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d1_lach.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d1_lach.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D1_lach-Struct " "Info: Found design unit 1: D1_lach-Struct" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D1_lach " "Info: Found entity 1: D1_lach" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positive_d_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file positive_d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Positive_D_ff-Struct " "Info: Found design unit 1: Positive_D_ff-Struct" {  } { { "Positive_D_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/Positive_D_ff.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Positive_D_ff " "Info: Found entity 1: Positive_D_ff" {  } { { "Positive_D_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/Positive_D_ff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negative_d_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file negative_d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Negative_D_ff-Struct " "Info: Found design unit 1: Negative_D_ff-Struct" {  } { { "Negative_D_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/Negative_D_ff.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Negative_D_ff " "Info: Found entity 1: Negative_D_ff" {  } { { "Negative_D_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/Negative_D_ff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_latch-Struct " "Info: Found design unit 1: SR_latch-Struct" {  } { { "SR_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/SR_latch.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SR_latch " "Info: Found entity 1: SR_latch" {  } { { "SR_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/SR_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jk_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JK_ff-Struct " "Info: Found design unit 1: JK_ff-Struct" {  } { { "JK_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/JK_ff.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 JK_ff " "Info: Found entity 1: JK_ff" {  } { { "JK_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/JK_ff.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_f_f.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file t_f_f.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_f_f-Struct " "Info: Found design unit 1: T_f_f-Struct" {  } { { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 T_f_f " "Info: Found entity 1: T_f_f" {  } { { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "T_f_f " "Info: Elaborating entity \"T_f_f\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Positive_D_ff Positive_D_ff:MS_D_ff0 " "Info: Elaborating entity \"Positive_D_ff\" for hierarchy \"Positive_D_ff:MS_D_ff0\"" {  } { { "T_f_f.vhd" "MS_D_ff0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_notq Positive_D_ff.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at Positive_D_ff.vhd(17): object \"s_notq\" assigned a value but never read" {  } { { "Positive_D_ff.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/Positive_D_ff.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D1_lach Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0 " "Info: Elaborating entity \"D1_lach\" for hierarchy \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\"" {  } { { "Positive_D_ff.vhd" "MS_D_ff0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/Positive_D_ff.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q D1_lach.vhd(12) " "Warning (10631): VHDL Process Statement warning at D1_lach.vhd(12): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "notQ D1_lach.vhd(12) " "Warning (10631): VHDL Process Statement warning at D1_lach.vhd(12): inferring latch(es) for signal or variable \"notQ\", which holds its previous value in one or more paths through the process" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "notQ D1_lach.vhd(12) " "Info (10041): Inferred latch for \"notQ\" at D1_lach.vhd(12)" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q D1_lach.vhd(12) " "Info (10041): Inferred latch for \"Q\" at D1_lach.vhd(12)" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Info: Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 10:07:27 2017 " "Info: Processing ended: Mon Nov 13 10:07:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 10:07:28 2017 " "Info: Processing started: Mon Nov 13 10:07:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off JK_ff -c JK_ff " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off JK_ff -c JK_ff" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "JK_ff EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"JK_ff\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "Critical Warning: No exact pin location assignment(s) for 4 pins of 4 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q " "Info: Pin Q not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { Q } } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 6 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "notQ " "Info: Pin notQ not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { notQ } } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 6 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { notQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/" 0 { } { { 0 { 0 ""} 0 11 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Info: Pin Clk not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { Clk } } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/" 0 { } { { 0 { 0 ""} 0 9 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "T " "Info: Pin T not assigned to an exact location on the device" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { T } } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node Clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { Clk } } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/" 0 { } { { 0 { 0 ""} 0 9 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 1 2 0 " "Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 1 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.130 ns register register " "Info: Estimated most critical path is register to register delay of 1.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q 1 REG LAB_X30_Y35 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y35; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 0.565 ns sD~0 2 COMB LAB_X30_Y35 1 " "Info: 2: + IC(0.145 ns) + CELL(0.420 ns) = 0.565 ns; Loc. = LAB_X30_Y35; Fanout = 1; COMB Node = 'sD~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q sD~0 } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 1.130 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 3 REG LAB_X30_Y35 2 " "Info: 3: + IC(0.145 ns) + CELL(0.420 ns) = 1.130 ns; Loc. = LAB_X30_Y35; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.840 ns ( 74.34 % ) " "Info: Total cell delay = 0.840 ns ( 74.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.290 ns ( 25.66 % ) " "Info: Total interconnect delay = 0.290 ns ( 25.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y24 X32_Y36 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q 0 " "Info: Pin \"Q\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "notQ 0 " "Info: Pin \"notQ\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Peak virtual memory: 275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 10:07:35 2017 " "Info: Processing ended: Mon Nov 13 10:07:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 10:07:36 2017 " "Info: Processing started: Mon Nov 13 10:07:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off JK_ff -c JK_ff " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off JK_ff -c JK_ff" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 10:07:38 2017 " "Info: Processing ended: Mon Nov 13 10:07:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 10:07:39 2017 " "Info: Processing started: Mon Nov 13 10:07:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off JK_ff -c JK_ff --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off JK_ff -c JK_ff --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ " "Warning: Node \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ\" is a latch" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q " "Warning: Node \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q\" is a latch" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q " "Warning: Node \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q\" is a latch" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Clk " "Info: Assuming node \"Clk\" is a latch enable. Will not compute fmax for this pin." {  } { { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ register Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 288.35 MHz 3.468 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 288.35 MHz between source register \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ\" and destination register \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q\" (period= 3.468 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.923 ns + Longest register register " "Info: + Longest register to register delay is 0.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ 1 REG LCCOMB_X30_Y35_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.271 ns) 0.532 ns sD~0 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(0.261 ns) + CELL(0.271 ns) = 0.532 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'sD~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ sD~0 } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 0.923 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 3 REG LCCOMB_X30_Y35_N22 2 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 0.923 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.421 ns ( 45.61 % ) " "Info: Total cell delay = 0.421 ns ( 45.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.502 ns ( 54.39 % ) " "Info: Total interconnect delay = 0.502 ns ( 54.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.923 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ {} sD~0 {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.261ns 0.241ns } { 0.000ns 0.271ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.131 ns - Smallest " "Info: - Smallest clock skew is 0.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.787 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.275 ns) 2.787 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 3 REG LCCOMB_X30_Y35_N22 2 " "Info: 3: + IC(1.395 ns) + CELL(0.275 ns) = 2.787 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 45.71 % ) " "Info: Total cell delay = 1.274 ns ( 45.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.513 ns ( 54.29 % ) " "Info: Total interconnect delay = 1.513 ns ( 54.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.118ns 1.395ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.656 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.150 ns) 2.656 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ 3 REG LCCOMB_X30_Y35_N4 2 " "Info: 3: + IC(1.389 ns) + CELL(0.150 ns) = 2.656 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.26 % ) " "Info: Total cell delay = 1.149 ns ( 43.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.507 ns ( 56.74 % ) " "Info: Total interconnect delay = 1.507 ns ( 56.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ {} } { 0.000ns 0.000ns 0.118ns 1.389ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.118ns 1.395ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ {} } { 0.000ns 0.000ns 0.118ns 1.389ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.942 ns + " "Info: + Micro setup delay of destination is 0.942 ns" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.923 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ {} sD~0 {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.261ns 0.241ns } { 0.000ns 0.271ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.118ns 1.395ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ {} } { 0.000ns 0.000ns 0.118ns 1.389ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q T Clk 0.579 ns register " "Info: tsu for register \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q\" (data pin = \"T\", clock pin = \"Clk\") is 0.579 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.424 ns + Longest pin register " "Info: + Longest pin to register delay is 2.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns T 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'T'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.419 ns) 2.033 ns sD~0 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(0.635 ns) + CELL(0.419 ns) = 2.033 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'sD~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { T sD~0 } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 2.424 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 3 REG LCCOMB_X30_Y35_N22 2 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 2.424 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.548 ns ( 63.86 % ) " "Info: Total cell delay = 1.548 ns ( 63.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.876 ns ( 36.14 % ) " "Info: Total interconnect delay = 0.876 ns ( 36.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { T sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { T {} T~combout {} sD~0 {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.635ns 0.241ns } { 0.000ns 0.979ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.942 ns + " "Info: + Micro setup delay of destination is 0.942 ns" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.787 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.275 ns) 2.787 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 3 REG LCCOMB_X30_Y35_N22 2 " "Info: 3: + IC(1.395 ns) + CELL(0.275 ns) = 2.787 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 45.71 % ) " "Info: Total cell delay = 1.274 ns ( 45.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.513 ns ( 54.29 % ) " "Info: Total interconnect delay = 1.513 ns ( 54.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.118ns 1.395ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { T sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { T {} T~combout {} sD~0 {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.635ns 0.241ns } { 0.000ns 0.979ns 0.419ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.118ns 1.395ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Q Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q 6.031 ns register " "Info: tco from clock \"Clk\" to destination pin \"Q\" through register \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q\" is 6.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.655 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.150 ns) 2.655 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q 3 REG LCCOMB_X30_Y35_N26 2 " "Info: 3: + IC(1.388 ns) + CELL(0.150 ns) = 2.655 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.28 % ) " "Info: Total cell delay = 1.149 ns ( 43.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.506 ns ( 56.72 % ) " "Info: Total interconnect delay = 1.506 ns ( 56.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q {} } { 0.000ns 0.000ns 0.118ns 1.388ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.376 ns + Longest register pin " "Info: + Longest register to pin delay is 3.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q 1 REG LCCOMB_X30_Y35_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(2.798 ns) 3.376 ns Q 2 PIN PIN_C11 0 " "Info: 2: + IC(0.578 ns) + CELL(2.798 ns) = 3.376 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.376 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q Q } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 82.88 % ) " "Info: Total cell delay = 2.798 ns ( 82.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.578 ns ( 17.12 % ) " "Info: Total interconnect delay = 0.578 ns ( 17.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.376 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.376 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q {} Q {} } { 0.000ns 0.578ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q {} } { 0.000ns 0.000ns 0.118ns 1.388ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.376 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.376 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q {} Q {} } { 0.000ns 0.578ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q T Clk 0.363 ns register " "Info: th for register \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q\" (data pin = \"T\", clock pin = \"Clk\") is 0.363 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.787 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.275 ns) 2.787 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 3 REG LCCOMB_X30_Y35_N22 2 " "Info: 3: + IC(1.395 ns) + CELL(0.275 ns) = 2.787 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 45.71 % ) " "Info: Total cell delay = 1.274 ns ( 45.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.513 ns ( 54.29 % ) " "Info: Total interconnect delay = 1.513 ns ( 54.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.118ns 1.395ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.424 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns T 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'T'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.419 ns) 2.033 ns sD~0 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(0.635 ns) + CELL(0.419 ns) = 2.033 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'sD~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { T sD~0 } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 2.424 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 3 REG LCCOMB_X30_Y35_N22 2 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 2.424 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.548 ns ( 63.86 % ) " "Info: Total cell delay = 1.548 ns ( 63.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.876 ns ( 36.14 % ) " "Info: Total interconnect delay = 0.876 ns ( 36.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { T sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { T {} T~combout {} sD~0 {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.635ns 0.241ns } { 0.000ns 0.979ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.118ns 1.395ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { T sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { T {} T~combout {} sD~0 {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.635ns 0.241ns } { 0.000ns 0.979ns 0.419ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 10:07:40 2017 " "Info: Processing ended: Mon Nov 13 10:07:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 12 s " "Info: Quartus II Full Compilation was successful. 0 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
