[
    {
        "line": 12,
        "fullcodeline": "error = generate_and_check_address(regs, opcode,"
    },
    {
        "line": 18,
        "fullcodeline": "perf_sw_event(PERF_COUNT_SW_EMULATION_FAULTS, 1, 0, regs, address);"
    },
    {
        "line": 20,
        "fullcodeline": "srcreg = (opcode >> 4) & 0x3f;"
    },
    {
        "line": 14,
        "fullcodeline": "if (error < 0) {"
    },
    {
        "line": 21,
        "fullcodeline": "if (user_mode(regs)) {"
    },
    {
        "line": 24,
        "fullcodeline": "__u32 buflo=0xffffffffUL, bufhi=0xffffffffUL;"
    },
    {
        "line": 65,
        "fullcodeline": "*(__u32*) &buffer = buflo;"
    },
    {
        "line": 66,
        "fullcodeline": "*(1 + (__u32*) &buffer) = bufhi;"
    },
    {
        "line": 26,
        "fullcodeline": "if (!access_ok(VERIFY_WRITE, (unsigned long) address, 1UL<<width_shift)) {"
    },
    {
        "line": 33,
        "fullcodeline": "if (last_task_used_math == current) {"
    },
    {
        "line": 67,
        "fullcodeline": "if (__copy_user((void *)(int)address, &buffer, (1 << width_shift)) > 0) {"
    },
    {
        "line": 72,
        "fullcodeline": "die (\"Misaligned FPU load inside kernel\", regs, 0);"
    },
    {
        "line": 34,
        "fullcodeline": "enable_fpu();"
    },
    {
        "line": 35,
        "fullcodeline": "save_fpu(current);"
    },
    {
        "line": 36,
        "fullcodeline": "disable_fpu();"
    },
    {
        "line": 37,
        "fullcodeline": "last_task_used_math = NULL;"
    },
    {
        "line": 38,
        "fullcodeline": "regs->sr |= SR_FD;"
    },
    {
        "line": 60,
        "fullcodeline": "printk(\"Unexpected width_shift %d in misaligned_fpu_store, PC=%08lx\\n\","
    },
    {
        "line": 73,
        "fullcodeline": "return -1;"
    },
    {
        "line": 27,
        "fullcodeline": "return -1;"
    },
    {
        "line": 61,
        "fullcodeline": "width_shift, (unsigned long) regs->pc);"
    },
    {
        "line": 68,
        "fullcodeline": "return -1; /* fault */"
    },
    {
        "line": 48,
        "fullcodeline": "bufhi = current->thread.xstate->hardfpu.fp_regs[srcreg+1];"
    },
    {
        "line": 55,
        "fullcodeline": "bufhi = current->thread.xstate->hardfpu.fp_regs[srcreg+1];"
    }
]