INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/antho/Desktop/EGEE 446/fulladder_123/fulladder_123.srcs/sources_1/imports/fulladder_123/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
