
---------- Begin Simulation Statistics ----------
host_inst_rate                                 464558                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402616                       # Number of bytes of host memory used
host_seconds                                    43.05                       # Real time elapsed on the host
host_tick_rate                              401636079                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.017291                       # Number of seconds simulated
sim_ticks                                 17291191500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3290161                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 21369.642546                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 18501.923596                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3232811                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1225549000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.017431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                57350                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              1724                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1029169500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.016906                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           55625                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2972399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 18459.536474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 15336.633663                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2969767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency      48585500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.000885                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                2632                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     38725000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           2525                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 54277.777778                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 107.089638                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       488500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6262560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 21241.947584                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 18364.479794                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6202578                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      1274134500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.009578                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 59982                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               1831                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1067894500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.009285                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            58150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.975115                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            998.517275                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6262560                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 21241.947584                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 18364.479794                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6202578                       # number of overall hits
system.cpu.dcache.overall_miss_latency     1274134500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.009578                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                59982                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              1831                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1067894500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.009285                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           58150                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  56898                       # number of replacements
system.cpu.dcache.sampled_refs                  57922                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                998.517275                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6202846                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           503783065000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     2465                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11915578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 47961.538462                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        57125                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11915565                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         623500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   13                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       457000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        21000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1323951.666667                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        21000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11915578                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 47961.538462                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        57125                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11915565                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          623500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    13                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       457000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012842                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.574972                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11915578                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 47961.538462                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        57125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11915565                       # number of overall hits
system.cpu.icache.overall_miss_latency         623500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   13                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       457000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.574972                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11915565                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 44339.640400                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1891218682                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 42653                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2296                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            56500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2293                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               169500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.001307                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          3                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          120000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.001307                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     3                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      55635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       59265.930936                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43406.706231                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          47208                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              499434000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.151469                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         8427                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency         365701500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.151433                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    8425                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56504.366812                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40460.698690                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            12939500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       229                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency        9265500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  229                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     2465                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         2465                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.962799                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       57931                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        59264.946619                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   43405.493593                       # average overall mshr miss latency
system.l2.demand_hits                           49501                       # number of demand (read+write) hits
system.l2.demand_miss_latency               499603500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.145518                       # miss rate for demand accesses
system.l2.demand_misses                          8430                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          365821500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.145483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     8428                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.787445                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.024925                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  12901.496607                       # Average occupied blocks per context
system.l2.occ_blocks::1                    408.377811                       # Average occupied blocks per context
system.l2.overall_accesses                      57931                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       59264.946619                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  44185.512852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          49501                       # number of overall hits
system.l2.overall_miss_latency              499603500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.145518                       # miss rate for overall accesses
system.l2.overall_misses                         8430                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2257040182                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.881756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   51081                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.176025                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          7508                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          115                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        42771                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            42653                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          35209                       # number of replacements
system.l2.sampled_refs                          50993                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13309.874419                       # Cycle average of tags in use
system.l2.total_refs                            49096                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             1612                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3032396                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3023144                       # DTB hits
system.switch_cpus.dtb.data_misses               9252                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1557076                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1547977                       # DTB read hits
system.switch_cpus.dtb.read_misses               9099                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1475320                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1475167                       # DTB write hits
system.switch_cpus.dtb.write_misses               153                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10009255                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10009254                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27406195                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3032396                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1751334                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1757790                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        77945                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1969129                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1980276                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1540870                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        60795                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6838097                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.485089                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.783229                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2301610     33.66%     33.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2898077     42.38%     76.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2        86512      1.27%     77.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        59351      0.87%     78.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       744940     10.89%     89.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       682457      9.98%     99.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         2860      0.04%     99.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         1495      0.02%     99.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        60795      0.89%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6838097                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10155184                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1572087                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3069319                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        77940                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10155184                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2092588                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.717619                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.717619                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles        43989                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           20                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        10971                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13166898                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3809822                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2982189                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       322043                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           17                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         2096                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3565325                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3546413                       # DTB hits
system.switch_cpus_1.dtb.data_misses            18912                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1842908                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1824874                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            18034                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1722417                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1721539                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             878                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1980276                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1906322                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4913160                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        28910                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13297732                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         94115                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.275951                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1906322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1751334                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.853036                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      7160140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.857189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.771808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4153302     58.01%     58.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         903947     12.62%     70.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          75365      1.05%     71.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          28575      0.40%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         313234      4.37%     76.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         671239      9.37%     85.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          19817      0.28%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         527991      7.37%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         466670      6.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      7160140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 16047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1743315                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              400847                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.610851                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3565325                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1722417                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9204887                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11494886                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.744815                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6855938                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.601810                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11517539                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        80960                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles          1059                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1924322                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       145927                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1802921                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12576341                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1842908                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       147125                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11559767                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           22                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       322043                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           42                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        82691                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         4832                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         6071                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       352233                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       305687                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6071                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7910                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        73050                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.393498                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.393498                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8096252     69.16%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.16% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1858368     15.87%     85.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1752273     14.97%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11706893                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         7689                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000657                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         7688     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            1      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      7160140                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.635009                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.285481                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      1235689     17.26%     17.26% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2507340     35.02%     52.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2294499     32.05%     84.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3        80265      1.12%     85.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       876997     12.25%     97.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       136930      1.91%     99.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        22249      0.31%     99.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         5740      0.08%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          431      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      7160140                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.631353                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12175494                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11706893                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2048518                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         1324                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       865205                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1906323                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1906322                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       712424                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       659120                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1924322                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1802921                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                7176187                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        31888                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6961898                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          123                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3847807                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        11154                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         1563                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18355941                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     13046937                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      8833328                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      2945996                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       322043                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles        12405                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1871421                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        24607                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                   715                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
