[GENERAL]
model_file: ../oh_fifo_generic-single.v[oh_fifo_generic],reset_beh.ets,rd_clk_beh.ets,wr_clk_beh.ets
assume_if_true: True

[DEFAULT]
bmc_length: 80
trace_prefix: trace
trace_vars_change: True
trace_all_vars: True

[reset_initializes_values]
description: "After reset, memory should be empty"
formula: reset_done -> (empty = 1_1)
verification: safety
prove: True
expected: True

[never_read_value]
description: "After reset, memory will never read a value"
formula: (reset_done & (rnd_package.value != zero(dout))) -> !(posedge(rd_clk) & (rd_en = 1_1) & (dout = rnd_package.value))
generators: rnd_package=Random(dout)
verification: safety
expected: False

[reset_done]
description: "Never reset done"
formula: !reset_done
verification: safety
expected: False

[never_full_and_progfull]
description: "After reset, full and prog_full should never be high at the same time"
formula: reset_done -> (!((full = 1_1) & (prog_full = 1_1)))
verification: safety
prove: True
expected: True

[never_empty_and_progfull]
description: "After reset, empty and prog_full should never be high at the same time"
formula: reset_done -> (!((empty = 1_1) & (prog_full = 1_1)))
verification: safety
prove: True
expected: True

[never_full_and_empty]
description: "After reset, full and empty should never be high at the same time"
formula: reset_done -> (!((full = 1_1) & (empty = 1_1)))
verification: safety
prove: True
expected: True

[deadlocks]
description: "No deadlocks"
verification: simulation
expected: True
bmc_length: 40
