MC_SEQ_MISC0_GDDR5_SHIFT	,	V_27
GRBM_STATUS_SE1	,	V_324
GRBM_STATUS_SE0	,	V_323
r6xx_remap_render_backend	,	F_20
cayman_resume	,	F_108
radeon_card_posted	,	F_118
upper_32_bits	,	F_64
INVALIDATE_ALL_L1_TLBS	,	V_206
VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_224
ROW_SIZE_MASK	,	V_123
dev	,	V_59
radeon_gart_table_vram_free	,	F_56
SOFT_RESET_DB	,	V_331
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_210
cayman_fence_ring_emit	,	F_59
ring_obj	,	V_348
"IB initialization failed (%d).\n"	,	L_43
CAYMAN_RLC_UCODE_SIZE	,	V_55
radeon_fence	,	V_234
fence_drv	,	V_237
cayman_vm_bind	,	F_143
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_33
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_223
rptr_save_reg	,	V_251
size	,	V_61
CGTS_SYS_TCC_DISABLE	,	V_140
SQ_GSTMP_RING_BASE	,	V_155
SQ_DYN_GPR_CNTL_PS_FLUSH_REQ	,	V_169
r600_vram_scratch_init	,	F_94
EFFECTIVE_L2_QUEUE_SIZE	,	F_49
PA_SC_LINE_STIPPLE_STATE	,	V_176
RADEON_VM_PAGE_WRITEABLE	,	V_364
"cayman startup failed on resume\n"	,	L_45
r600_ih_ring_init	,	F_127
CB_PERF_CTR2_SEL_0	,	V_181
CB_PERF_CTR2_SEL_1	,	V_182
bios	,	V_346
RADEON_VM_PAGE_SNOOPED	,	V_368
MC_SEQ_SUP_CNTL	,	V_28
INT_SEL	,	F_66
"failed blitter (%d) falling back to memcpy\n"	,	L_39
sx_max_export_size	,	V_90
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_274
ASIC_IS_AVIVO	,	F_116
RADEON_WB_SCRATCH_OFFSET	,	V_308
"disabling GPU acceleration\n"	,	L_49
RREG32	,	F_2
PACKET3_SH_ACTION_ENA	,	V_244
FORCE_EOV_MAX_REZ_CNT	,	F_40
num_tile_pipes	,	V_112
"radeon/%s_mc.bin"	,	L_16
cayman_io_mc_regs	,	V_23
CACHE_INVALIDATION	,	F_41
PACKET3_MODE_CONTROL	,	V_250
"CAICOS"	,	L_7
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_198
ucode_size	,	V_9
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_200
seq	,	V_247
PAGE_TABLE_DEPTH	,	F_52
r600_audio_init	,	F_107
CP_INT_CNTL	,	V_233
CP_RB0_CNTL	,	V_280
i	,	V_8
j	,	V_76
CONTEXT1_IDENTITY_ACCESS_MODE	,	F_50
R600_PTE_SYSTEM	,	V_367
CP_RB0_RPTR_ADDR_HI	,	V_288
r	,	V_192
CP_RB2_RPTR_ADDR_HI	,	V_290
CAYMAN_MC_UCODE_SIZE	,	V_24
"TURKS"	,	L_6
rptr_reg	,	V_316
ENABLE_NEW_SMX_ADDRESS	,	V_147
VC_AND_TC	,	V_173
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_34
platform_device	,	V_39
config	,	V_77
cayman_vm_unbind	,	F_144
CHIP_BARTS	,	V_14
max_simds_per_se	,	V_82
radeon_vm_manager_fini	,	F_133
cgts_tcc_disable	,	V_69
SOFT_RESET_IA	,	V_336
EVENT_TYPE	,	F_62
GRBM_SOFT_RESET	,	V_295
ni_mc_load_microcode	,	F_1
max_texture_channel_caches	,	V_84
MEQ2_START	,	F_22
SCRATCH_UMSK	,	V_262
"Card not posted and no BIOS - ignoring\n"	,	L_47
"ni_cp: Bogus length %zu in firmware \"%s\"\n"	,	L_12
grbm_reset	,	V_320
MC_VM_MX_L1_TLB_CNTL	,	V_195
CAYMAN_PM4_UCODE_SIZE	,	V_54
SQ_PSTMP_RING_BASE	,	V_157
radeon_gart_table_vram_pin	,	F_47
CAYMAN_RING_TYPE_CP2_INDEX	,	V_278
cayman_startup	,	F_92
CHIP_ARUBA	,	V_56
radeon_gart_fini	,	F_57
gart	,	V_193
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_25
"radeon_cp: Failed to register firmware\n"	,	L_3
platform_device_unregister	,	F_14
max_pipes_per_simd	,	V_80
DRM_ERROR	,	F_74
PA_SC_FIFO_SIZE	,	V_161
NUM_GPUS_SHIFT	,	V_120
MC_SEQ_IO_DEBUG_INDEX	,	V_32
CGTS_TCC_DISABLE	,	V_139
SQ_MS_FIFO_SIZES	,	V_164
CP_PFP_HALT	,	V_261
EVERGREEN_PFP_UCODE_SIZE	,	V_50
CP_STAT	,	V_329
cayman_pcie_gart_enable	,	F_45
VM_CONTEXT1_CNTL2	,	V_225
HDP_ADDR_CONFIG	,	V_136
cayman_asic_reset	,	F_91
is_atom_bios	,	V_345
"Wait for MC idle timedout !\n"	,	L_35
GUI_ACTIVE	,	V_322
atom_asic_init	,	F_109
CP_RB2_BASE	,	V_294
"  R_008680_CP_STAT          = 0x%08X\n"	,	L_30
radeon_ttm_set_active_vram_size	,	F_70
gtt_end	,	V_214
cayman_vm_init	,	F_141
asic	,	V_337
MC_ARB_RAMCFG	,	V_103
radeon_gem_fini	,	F_136
disabled_rb_mask	,	V_75
CP_COHER_CNTL2	,	V_240
AUTO_INVLD_EN	,	F_42
DONE_FIFO_HIWATER	,	F_33
cayman_pcie_gart_tlb_flush	,	F_44
sx_debug_1	,	V_70
CHIP_CAICOS	,	V_20
PACKET3_TC_ACTION_ENA	,	V_243
SQ_CONFIG	,	V_166
atom_context	,	V_343
sx_num_of_sets	,	V_89
"radeon_cp"	,	L_2
VGT_CACHE_INVALIDATION	,	V_172
DRM_DEBUG	,	F_7
family	,	V_13
"Loading %s Microcode\n"	,	L_10
cayman_cp_load_microcode	,	F_71
cp_rb_rptr_addr	,	V_283
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_217
mc_req_size	,	V_46
NOOFBANK_MASK	,	V_126
"Expecting atombios for cayman GPU\n"	,	L_46
fw_name	,	V_47
VM_L2_CNTL	,	V_201
num_gpus	,	V_108
pfp_fw	,	V_58
last_pfn	,	V_357
R600_PTE_WRITEABLE	,	V_365
rptr	,	V_315
MULTI_GPU_TILE_SIZE_SHIFT	,	V_122
MC_SEQ_IO_DEBUG_DATA	,	V_33
RLC_GFX_INDEX	,	V_131
CB_PERF_CTR0_SEL_1	,	V_178
cp_rb_cntl	,	V_279
CB_PERF_CTR0_SEL_0	,	V_177
vm_id	,	V_256
max_hw_contexts	,	V_93
cayman_gpu_init	,	F_16
CP_MEQ_THRESHOLDS	,	V_145
tmp	,	V_74
DMIF_ADDR_CONFIG	,	V_135
evergreen_mc_save	,	V_318
ib	,	V_249
ENABLE_L1_FRAGMENT_PROCESSING	,	V_197
CP_ME_CNTL	,	V_258
id	,	V_356
CP_RB2_RPTR_ADDR	,	V_286
ENABLE_L2_CACHE	,	V_202
RADEON_RING_TYPE_GFX_INDEX	,	V_268
ddev	,	V_347
ih	,	V_349
radeon_gart_table_vram_unpin	,	F_54
MC_SEQ_SUP_PGM	,	V_35
radeon_ib_pool_fini	,	F_132
CGTS_USER_TCC_DISABLE	,	V_142
PACKET3_EVENT_WRITE_EOP	,	V_245
PACKET3_SET_CONFIG_REG_START	,	V_241
CP_ME_HALT	,	V_260
pfn	,	V_370
hdp_host_path_cntl	,	V_73
SRBM_GFX_CNTL	,	V_232
ridx	,	V_276
radeon_ring_test	,	F_84
DRM_INFO	,	F_12
turks_io_mc_regs	,	V_19
max_gs_threads	,	V_87
ring_size	,	V_310
CP_RB1_BASE	,	V_293
max_stack_entries	,	V_88
save	,	V_319
RUN_MASK	,	V_29
GB_BACKEND_MAP	,	V_138
SQ_ESTMP_RING_BASE	,	V_154
evergreen_irq_suspend	,	F_112
PA_SC_FORCE_EOV_MAX_CNTS	,	V_171
CP_RB0_RPTR	,	V_339
barts_io_mc_regs	,	V_15
evergreen_fix_pci_max_read_req_size	,	F_18
CP_PFP_UCODE_DATA	,	V_264
ROW_SIZE_SHIFT	,	V_124
multi_gpu_tile_size	,	V_109
ENABLE_L1_TLB	,	V_196
err	,	V_48
radeon_fence_driver_init	,	F_122
caicos_io_mc_regs	,	V_21
SOFT_RESET_PA	,	V_297
srbm_gfx_cntl	,	V_231
DYN_GPR_ENABLE	,	V_170
length_dw	,	V_255
cayman_gpu_soft_reset	,	F_85
CB_PERF_CTR1_SEL_0	,	V_179
GRBM_CNTL	,	V_101
CB_PERF_CTR1_SEL_1	,	V_180
CP_ME_RAM_DATA	,	V_266
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_20
"ni_rlc: Bogus length %zu in firmware \"%s\"\n"	,	L_15
regs_size	,	V_10
"failed initializing CP fences (%d).\n"	,	L_41
MEM_FALL_OUT_CMD	,	V_38
cayman_fini	,	F_134
FUS_MC_VM_FB_OFFSET	,	V_352
evergreen_mc_init	,	F_123
CP_RB2_CNTL	,	V_282
CC_RB_BACKEND_DISABLE	,	V_132
size_t	,	T_3
io_mc_regs	,	V_7
pdev	,	V_40
u32	,	T_2
SQ_HSTMP_RING_BASE	,	V_153
mc	,	V_211
cp_int_cntl	,	V_230
radeon_fence_driver_start_ring	,	F_100
MC_SEQ_MISC0	,	V_25
R600_PTE_SNOOPED	,	V_369
SOFT_RESET_SPI	,	V_300
CP_PFP_UCODE_ADDR	,	V_263
shader_engine_tile_size	,	V_107
wptr_reg	,	V_317
VGT_OFFCHIP_LDS_BASE	,	V_151
WREG32_P	,	F_83
PIPE_INTERLEAVE_SIZE_SHIFT	,	V_114
cayman_cp_int_cntl_setup	,	F_58
cayman_cp_fini	,	F_77
cayman_vm_fini	,	F_142
SC_EARLYZ_TILE_FIFO_SIZE	,	F_30
smx_dc_ctl0	,	V_71
"BARTS"	,	L_4
SC_PRIM_FIFO_SIZE	,	F_28
BUF_SWAP_32BIT	,	V_312
gtt_start	,	V_212
SOFT_RESET_SH	,	V_298
accel_working	,	V_344
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_75
evergreen_blit_init	,	F_96
MC_SEQ_MISC0_GDDR5_VALUE	,	V_30
SOFT_RESET_SC	,	V_333
running	,	V_5
VC_ENABLE	,	V_167
cayman_pcie_gart_disable	,	F_53
SMX_BUFFER_SIZE	,	F_27
"  VM_CONTEXT0_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_32
max_threads	,	V_86
visible_vram_size	,	V_259
"radeon/%s_pfp.bin"	,	L_11
request_firmware	,	F_13
mem_row_size_in_kb	,	V_106
pfp_req_size	,	V_43
mc_shared_chmap	,	V_67
radeon_fence_driver_fini	,	F_137
HDP_HOST_PATH_CNTL	,	V_187
cayman	,	V_78
"radeon/%s_rlc.bin"	,	L_14
CHIP_TURKS	,	V_18
PACKET3_ME_INITIALIZE	,	V_269
EVERGREEN_RLC_UCODE_SIZE	,	V_52
GRBM_READ_TIMEOUT	,	F_17
ARUBA_RLC_UCODE_SIZE	,	V_57
dev_warn	,	F_89
radeon_ib	,	V_248
SOFT_RESET_TA	,	V_335
R600_PTE_VALID	,	V_361
CP_PERFMON_CNTL	,	V_163
SOFT_RESET_TC	,	V_334
si_rlc_init	,	F_98
sc_earlyz_tile_fifo_size	,	V_97
r600_irq_fini	,	F_129
OVERRIDE	,	V_144
u64	,	T_4
SOFT_RESET_SX	,	V_301
VM_INVALIDATE_REQUEST	,	V_191
CS1_PRIO	,	F_37
CP_RB1_RPTR_ADDR_HI	,	V_289
radeon_ib_pool_init	,	F_105
CP_ME_RAM_WADDR	,	V_265
"  GRBM_STATUS=0x%08X\n"	,	L_23
writeq	,	F_148
fence	,	V_235
IS_ERR	,	F_9
r600_flags	,	V_359
"radeon: cp failed to lock ring (%d).\n"	,	L_21
SQ_VSTMP_RING_BASE	,	V_156
pt	,	V_372
MC_SEQ_MISC0_GDDR5_MASK	,	V_26
ring	,	V_229
ALU_UPDATE_FIFO_HIWATER	,	F_34
"  R_008678_CP_STALLED_STAT2 = 0x%08X\n"	,	L_28
PIPE_INTERLEAVE_SIZE_MASK	,	V_113
CP_BUSY_STAT	,	V_328
CGTS_SM_CTRL_REG	,	V_143
POSITION_BUFFER_SIZE	,	F_26
radeon_ring_fini	,	F_78
SQ_LSTMP_RING_BASE	,	V_152
SX_EXPORT_BUFFER_SIZES	,	V_160
PACKET3	,	F_61
"CAYMAN"	,	L_8
CB_PERF_CTR3_SEL_0	,	V_183
CB_PERF_CTR3_SEL_1	,	V_184
cayman_cp_resume	,	F_80
cayman_vm_page_flags	,	F_146
RADEON_GPU_PAGE_SIZE	,	V_311
EXPORT_SRC_C	,	V_168
RADEON_WB_CP_RPTR_OFFSET	,	V_313
CAYMAN_MAX_BACKENDS	,	V_137
sc_prim_fifo_size	,	V_95
mc_fw	,	V_11
num_shader_engines	,	V_118
cayman_cp_start	,	F_72
SC_HIZ_TILE_FIFO_SIZE	,	F_29
GFX_PRIO	,	F_36
"radeon/%s_me.bin"	,	L_13
device	,	V_99
CP_DEBUG	,	V_305
max_backends_per_se	,	V_83
VM_CONTEXT0_CNTL	,	V_221
"  R_008674_CP_STALLED_STAT1 = 0x%08X\n"	,	L_27
mem_type	,	V_4
CS2_PRIO	,	F_38
CP_STALLED_STAT2	,	V_327
radeon_wb_disable	,	F_113
CP_STALLED_STAT1	,	V_326
NOOFCOLS_MASK	,	V_104
PACKET3_INDIRECT_BUFFER	,	V_254
__be32	,	T_1
sx_max_export_pos_size	,	V_91
"Failed to init rlc BOs!\n"	,	L_40
BUG	,	F_11
rdev	,	V_2
radeon_surface_init	,	F_120
be32_to_cpup	,	F_4
NUM_SHADER_ENGINES_SHIFT	,	V_117
NUMBER_OF_SETS	,	F_23
radeon_atombios_fini	,	F_139
"GPU softreset \n"	,	L_22
"radeon: MC ucode required for NI+.\n"	,	L_50
sq_num_cf_insts	,	V_94
uint32_t	,	T_5
NUM_PIPES_SHIFT	,	V_111
cayman_init	,	F_114
NOOFCOLS_SHIFT	,	V_105
fw_data	,	V_3
"  GRBM_SOFT_RESET=0x%08X\n"	,	L_36
r600_pcie_gart_init	,	F_128
chip_name	,	V_41
PACKET3_SET_CONFIG_REG	,	V_239
NUM_SHADER_ENGINES_MASK	,	V_116
NOOFBANK_SHIFT	,	V_127
SMX_DC_CTL0	,	V_148
radeon_ring_lock	,	F_73
evergreen_irq_set	,	F_103
radeon_bo_init	,	F_124
RADEON_CP_PACKET2	,	V_341
radeon_device	,	V_1
mdelay	,	F_81
PA_CL_ENHANCE	,	V_188
__iomem	,	T_7
sx_max_export_smx_size	,	V_92
MC_SHARED_CHMAP	,	V_102
evergreen_mc_stop	,	F_87
blackout	,	V_6
radeon_ring	,	V_236
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_24
r600_irq_init	,	F_101
si_rlc_fini	,	F_130
rlc_chip_name	,	V_42
radeon_ring_init	,	F_104
vram_base_offset	,	V_353
max_gprs	,	V_85
INVALIDATE_L2_CACHE	,	V_207
"  SRBM_STATUS=0x%08X\n"	,	L_26
mode_info	,	V_342
cayman_vm_tlb_flush	,	F_145
CACHE_FLUSH_AND_INV_EVENT_TS	,	V_246
GB_ADDR_CONFIG	,	V_134
vm	,	V_355
cayman_ring_ib_execute	,	F_67
NUM_PIPES_MASK	,	V_110
ES_AND_GS_AUTO	,	V_174
CAYMAN_RING_TYPE_CP1_INDEX	,	V_277
radeon_wb_fini	,	F_131
MC_SHARED_BLACKOUT_CNTL	,	V_31
WREG32	,	F_3
ENABLE_CONTEXT	,	V_222
TA_CNTL_AUX	,	V_158
gpu_addr	,	V_238
printk	,	F_10
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_203
radeon_irq_kms_init	,	F_125
wb	,	V_307
VM_L2_CNTL2	,	V_205
"BTC"	,	L_5
VM_L2_CNTL3	,	V_208
cayman_default_state	,	V_273
dev_err	,	F_46
SE_INDEX	,	F_19
VGT_NUM_INSTANCES	,	V_162
"ni_mc: Bogus length %zu in firmware \"%s\"\n"	,	L_17
tile_config	,	V_125
me_req_size	,	V_44
ni_init_microcode	,	F_6
RADEON_IS_IGP	,	V_65
VTX_DONE_DELAY	,	F_24
"radeon: IH init failed (%d).\n"	,	L_42
release_firmware	,	F_15
VM_CONTEXT0_CNTL2	,	V_220
HDP_FLUSH_INVALIDATE_CACHE	,	V_186
NUM_CLAUSE_TEMP_GPRS	,	F_35
ptr	,	V_371
__BIG_ENDIAN	,	F_68
FORCE_EOV_MAX_CLK_CNT	,	F_39
CP_SEM_INCOMPLETE_TIMER_CNTL	,	V_303
me_fw	,	V_62
CP_RB1_RPTR_ADDR	,	V_285
GRBM_STATUS	,	V_321
evergreen_pcie_gen2_enable	,	F_93
CP_RB_WPTR_DELAY	,	V_304
dummy_page	,	V_218
CACHE_FIFO_SIZE	,	F_31
cayman_default_size	,	V_270
uint64_t	,	T_6
CRC_SIMD_ID_WADDR_DISABLE	,	V_150
INSTANCE_BROADCAST_WRITES	,	V_130
HDP_MISC_CNTL	,	V_185
r600_scratch_init	,	F_119
CGTS_USER_SYS_TCC_DISABLE	,	V_141
cayman_cp_enable	,	F_69
dev_info	,	F_86
"  VM_CONTEXT0_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_31
PACKET3_CLEAR_STATE	,	V_275
"GPU not posted. posting now...\n"	,	L_48
radeon_wb_init	,	F_99
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_213
CHIP_CAYMAN	,	V_22
platform_device_register_simple	,	F_8
CLIP_VTX_REORDER_ENA	,	V_189
FETCH_FIFO_HIWATER	,	F_32
enable	,	V_257
PACKET3_PREAMBLE_CNTL	,	V_271
PACKET3_SURFACE_SYNC	,	V_242
"Failed to load MC firmware!\n"	,	L_38
mc_arb_ramcfg	,	V_68
wptr	,	V_253
BTC_MC_UCODE_SIZE	,	V_16
VGT_GS_VERTEX_REUSE	,	V_175
"No VRAM object for PCIE GART.\n"	,	L_19
MC_IO_PAD_CNTL_D0	,	V_37
r600_audio_fini	,	F_111
SOFT_RESET_GDS	,	V_332
radeon_ring_unlock_commit	,	F_76
RB_RPTR_WR_ENA	,	V_314
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_190
SRBM_STATUS	,	V_325
radeon_irq_kms_fini	,	F_102
usec_timeout	,	V_36
kfree	,	F_140
radeon_vm	,	V_354
flags	,	V_64
COLOR_BUFFER_SIZE	,	F_25
CP_RB0_RPTR_ADDR	,	V_284
"vm manager initialization failed (%d).\n"	,	L_44
out	,	V_60
ENABLE_ADVANCED_DRIVER_MODEL	,	V_199
CAYMAN_GB_ADDR_CONFIG_GOLDEN	,	V_98
gtt_size	,	V_227
evergreen_mc_wait_for_idle	,	F_88
copy	,	V_338
max_shader_engines	,	V_79
evergreen_mc_resume	,	F_90
pt_gpu_addr	,	V_358
rb_disable_bitmap	,	V_128
cayman_pcie_gart_fini	,	F_55
EINVAL	,	V_12
NUM_CLIP_SEQ	,	F_43
robj	,	V_194
CP_RB0_WPTR	,	V_340
vm_manager	,	V_350
RADEON_VM_PAGE_SYSTEM	,	V_366
MEQ1_START	,	F_21
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_209
udelay	,	F_5
DATA_SEL	,	F_65
"\n"	,	L_1
DISABLE_CUBE_ANISO	,	V_159
SCRATCH_ADDR	,	V_306
EVENT_INDEX	,	F_63
CP_SEM_WAIT_TIMER	,	V_302
data	,	V_34
next_rptr	,	V_252
EVERGREEN_PM4_UCODE_SIZE	,	V_51
table_addr	,	V_216
GRBM_GFX_INDEX	,	V_129
"ARUBA"	,	L_9
evergreen_mc_program	,	F_95
r600_ring_init	,	F_126
CAYMAN_PFP_UCODE_SIZE	,	V_53
CP_RB1_CNTL	,	V_281
r600_blit_fini	,	F_97
RADEON_VM_PAGE_READABLE	,	V_362
SE_BROADCAST_WRITES	,	V_133
ARUBA_GB_ADDR_CONFIG_GOLDEN	,	V_100
mem_max_burst_length_bytes	,	V_115
nvm	,	V_351
CP_ME_RAM_RADDR	,	V_267
SPI_CONFIG_CNTL_1	,	V_149
radeon_ring_write	,	F_60
RADEON_VM_PAGE_VALID	,	V_360
max_tile_pipes	,	V_81
CP_RB0_BASE	,	V_292
radeon_get_clock_info	,	F_121
gb_addr_config	,	V_66
radeon_gart_restore	,	F_48
cayman_suspend	,	F_110
VM_CONTEXT1_CNTL	,	V_226
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_272
sc_hiz_tile_fifo_size	,	V_96
cp_rb_base	,	V_291
MULTI_GPU_TILE_SIZE_MASK	,	V_121
cp_rb_rptr_addr_hi	,	V_287
cgts_sm_ctrl_reg	,	V_72
L2_CACHE_BIGK_FRAGMENT_SIZE	,	F_51
"  R_00867C_CP_BUSY_STAT     = 0x%08X\n"	,	L_29
"Failed to load firmware!\n"	,	L_37
radeon_get_bios	,	F_115
rlc_fw	,	V_63
radeon_bo_fini	,	F_138
radeon_vm_manager_init	,	F_106
R600_PTE_READABLE	,	V_363
ready	,	V_228
radeon_atombios_init	,	F_117
drm_order	,	F_82
"ni_cp: Failed to load firmware \"%s\"\n"	,	L_18
rlc_req_size	,	V_45
r600_vram_scratch_fini	,	F_135
addr	,	V_219
SOFT_RESET_VGT	,	V_299
SX_DEBUG_1	,	V_146
BTC_IO_MC_REGS_SIZE	,	V_17
SOFT_RESET_CP	,	V_296
SQ_GPR_RESOURCE_MGMT_1	,	V_165
cayman_vm_set_page	,	F_147
radeon_scratch_free	,	F_79
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_215
NUM_GPUS_MASK	,	V_119
KERN_ERR	,	V_49
rb_cntl	,	V_309
SOFT_RESET_CB	,	V_330
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_204
