{"Source Block": ["oh/elink/dv/dv_elink.v@78:88@HdlIdDef", "   \n\n   wire                 txrd_wait;\n   wire                 txwr_wait;\n   wire                 txrr_wait; \n   wire                 rxrr_wait;\n   \n   \n   reg [31:0]    etime;  \n   wire \t itrace = 1'b1;\n \n"], "Clone Blocks": [["oh/elink/dv/dv_elink.v@76:86", "   wire \t\ttxrd_access;\n   wire [PW-1:0] \ttxrd_packet;\n   \n\n   wire                 txrd_wait;\n   wire                 txwr_wait;\n   wire                 txrr_wait; \n   wire                 rxrr_wait;\n   \n   \n   reg [31:0]    etime;  \n"], ["oh/elink/dv/dv_elink.v@82:92", "   wire                 txrr_wait; \n   wire                 rxrr_wait;\n   \n   \n   reg [31:0]    etime;  \n   wire \t itrace = 1'b1;\n \n   \n   //Clocks\n   wire clkin         = clk[0]; //for pll-->cclk, rxclk, txclk\n\n"], ["oh/elink/dv/dv_elink.v@77:87", "   wire [PW-1:0] \ttxrd_packet;\n   \n\n   wire                 txrd_wait;\n   wire                 txwr_wait;\n   wire                 txrr_wait; \n   wire                 rxrr_wait;\n   \n   \n   reg [31:0]    etime;  \n   wire \t itrace = 1'b1;\n"], ["oh/elink/dv/dv_elink.v@81:91", "   wire                 txwr_wait;\n   wire                 txrr_wait; \n   wire                 rxrr_wait;\n   \n   \n   reg [31:0]    etime;  \n   wire \t itrace = 1'b1;\n \n   \n   //Clocks\n   wire clkin         = clk[0]; //for pll-->cclk, rxclk, txclk\n"]], "Diff Content": {"Delete": [], "Add": [[83, "   wire                 emem_wait;\n"], [83, "   wire \t\trxrd_wait;\n"]]}}