Bairagi, D., Pande, S., and Agrawal, D. 2000. Framework for containing code size in limited register set embedded processors. In Proceedings of the ACM Workshop on Languages, Compilers and Tools for Embedded Systems (LCTES'00). ACM Press.
Nastaran Baradaran , Pedro C. Diniz, Compiler directed data management for configurable architectures with heterogeneous memory structures, University of Southern California, Los Angeles, CA, 2007
Nastaran Baradaran , Pedro C. Diniz, A Register Allocation Algorithm in the Presence of Scalar Replacement for Fine-Grain Configurable Architectures, Proceedings of the conference on Design, Automation and Test in Europe, p.6-11, March 07-11, 2005[doi>10.1109/DATE.2005.35]
Nastaran Baradaran , Pedro C. Diniz , Joonseok Park, Extending the applicability of scalar replacement to multiple induction variables, Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing, p.455-469, September 22-24, 2004, West Lafayette, IN[doi>10.1007/11532378_32]
Rajeev Barua , Walter Lee , Saman Amarasinghe , Anant Agarwal, Maps: a compiler-managed memory system for raw machines, Proceedings of the 26th annual international symposium on Computer architecture, p.4-15, May 01-04, 1999, Atlanta, Georgia, USA[doi>10.1145/300979.300980]
Koen Danckaert , Chidamber Kulkarni , Erik Brockmeyer , Per Gunnar Kjeldsbert , Francky Catthoor, Storage Management Programmable Process, Kluwer Academic Publishers, Norwell, MA, 2002
Katherine Compton , Scott Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys (CSUR), v.34 n.2, p.171-210, June 2002[doi>10.1145/508352.508353]
Maya B. Gokhale , Janice M. Stone, Automatic Allocation of Arrays to Memories in FPGA Processors with Multiple Memory Banks, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.63, April 21-23, 1999
Wenrui Gong , Gang Wang , R. Kastner, Storage assignment during high-level synthesis for configurable architectures, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.3-6, November 06-10, 2005, San Jose, CA
Zhi Guo , Betul Buyukkurt , Walid Najjar, Input data reuse in compiling window operations onto reconfigurable hardware, Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems, June 11-13, 2004, Washington, DC, USA[doi>10.1145/997163.997199]
J. Hu , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Analyzing data reuse for cache reconfiguration, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.4, p.851-876, November 2005[doi>10.1145/1113830.1113836]
M. Kandemir , A. Choudhary, Compiler-directed scratch pad memory hierarchy design and management, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514077]
P. G. Kjeldsberg , F. Catthoor , E. J. Aas, Storage requirement estimation for optimized design of data intensive applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.2, p.133-158, April 2004[doi>10.1145/989995.989996]
Kathryn S. McKinley , Steve Carr , Chau-Wen Tseng, Improving data locality with loop transformations, ACM Transactions on Programming Languages and Systems (TOPLAS), v.18 n.4, p.424-453, July 1996[doi>10.1145/233561.233564]
Mentor. 1999. Monet#8482; Behavioral Synthesis Manual. Mentor Graphics, Inc.
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.682-704, July 2000[doi>10.1145/348019.348570]
So, B. and Hall, M. 2004. Increasing the applicability of scalar replacement. In Proceedings of the 13th International Conference on Compiler Construction (CC'04). Lecture Notes in Computer Science, Springer-Verlag, 185--201.
Byoungro So , Mary W. Hall , Heidi E. Ziegler, Custom Data Layout for Memory Parallelism, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.291, March 20-24, 2004, Palo Alto, California
Weinhardt, M. and Luk, W. 2001. Memory access optimization for reconfigurable systems. IEE Proc.-Comput. Digit. Tech. 148, 3, 105--112.
Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.30-44, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113449]
Sven Wuytack , Francky Catthoor , Gjalt de Jong , Hugo J. De Man, Minimizing the required memory bandwidth in VLSI system realizations, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.4, p.433-441, Dec. 1999[doi>10.1109/92.805750]
