
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.423928                       # Number of seconds simulated
sim_ticks                                423927635500                       # Number of ticks simulated
final_tick                               2686259507500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1082883                       # Simulator instruction rate (inst/s)
host_op_rate                                  1082883                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              351805217                       # Simulator tick rate (ticks/s)
host_mem_usage                                 710396                       # Number of bytes of host memory used
host_seconds                                  1205.01                       # Real time elapsed on the host
sim_insts                                  1304880688                       # Number of instructions simulated
sim_ops                                    1304880688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         244416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         456704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         151232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         480832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         238528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         581376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         160768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         567296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2881152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       244416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       151232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       238528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       160768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        794944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1456128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1456128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            3819                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            7136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            7513                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            3727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            9084                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            2512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            8864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               45018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         22752                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22752                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst            576551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           1077316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            356740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1134231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            562662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           1371404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            379235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           1338191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6796330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       576551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       356740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       562662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       379235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1875188                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3434850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3434850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3434850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           576551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          1077316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           356740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1134231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           562662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          1371404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           379235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          1338191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             10231180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       45018                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22752                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45018                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22752                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2226880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  654272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1159680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2881152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1456128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  10223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4603                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        10357                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              809                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  423927622000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45018                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22752                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   32250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    133.279364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.136497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   163.453143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        16315     64.24%     64.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6148     24.21%     88.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1407      5.54%     93.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          541      2.13%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          251      0.99%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          125      0.49%     97.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           85      0.33%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           59      0.23%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          466      1.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25397                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.734239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    110.794199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1018     98.74%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           12      1.16%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1031                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.575170                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.512571                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.096211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           294     28.52%     28.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           722     70.03%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            12      1.16%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23             1      0.10%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.10%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1031                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    457947000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1110353250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  173975000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13161.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31911.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         5.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         2.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17871                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9637                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.10                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    6255387.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    51.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 92027880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 50213625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               131788800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               65448000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          27688549200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          22145191695                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         234927978000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           285101197200                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            672.531187                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 390734958250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   14155700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   19032238750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 99776880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 54441750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               139284600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               51742800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          27688549200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          22886285175                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         234277896000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           285197976405                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            672.759482                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 389645919000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   14155700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   20121036000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                    63868097                       # DTB read hits
system.cpu0.dtb.read_misses                       110                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                63651090                       # DTB read accesses
system.cpu0.dtb.write_hits                   15838182                       # DTB write hits
system.cpu0.dtb.write_misses                       54                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses               15698981                       # DTB write accesses
system.cpu0.dtb.data_hits                    79706279                       # DTB hits
system.cpu0.dtb.data_misses                       164                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                79350071                       # DTB accesses
system.cpu0.itb.fetch_hits                  325416114                       # ITB hits
system.cpu0.itb.fetch_misses                       67                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses              325416181                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                      5371099433                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  326266153                       # Number of instructions committed
system.cpu0.committedOps                    326266153                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            240348400                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses             104591045                       # Number of float alu accesses
system.cpu0.num_func_calls                    5517711                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     22918364                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   240348400                       # number of integer instructions
system.cpu0.num_fp_insts                    104591045                       # number of float instructions
system.cpu0.num_int_register_reads          457369081                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         166797346                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads           127622318                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           89274233                       # number of times the floating registers were written
system.cpu0.num_mem_refs                     79714597                       # number of memory refs
system.cpu0.num_load_insts                   63875876                       # Number of load instructions
system.cpu0.num_store_insts                  15838721                       # Number of store instructions
system.cpu0.num_idle_cycles              42997035.507322                       # Number of idle cycles
system.cpu0.num_busy_cycles              5328102397.492679                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.991995                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.008005                       # Percentage of idle cycles
system.cpu0.Branches                         31878700                       # Number of branches fetched
system.cpu0.op_class::No_OpClass             22943935      7.03%      7.03% # Class of executed instruction
system.cpu0.op_class::IntAlu                159970539     49.03%     56.06% # Class of executed instruction
system.cpu0.op_class::IntMult                  635194      0.19%     56.26% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     56.26% # Class of executed instruction
system.cpu0.op_class::FloatAdd               33684515     10.32%     66.58% # Class of executed instruction
system.cpu0.op_class::FloatCmp                4199172      1.29%     67.87% # Class of executed instruction
system.cpu0.op_class::FloatCvt                3436975      1.05%     68.92% # Class of executed instruction
system.cpu0.op_class::FloatMult              21081992      6.46%     75.38% # Class of executed instruction
system.cpu0.op_class::FloatDiv                 509536      0.16%     75.54% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                  1260      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     75.54% # Class of executed instruction
system.cpu0.op_class::MemRead                63912671     19.59%     95.13% # Class of executed instruction
system.cpu0.op_class::MemWrite               15839609      4.85%     99.98% # Class of executed instruction
system.cpu0.op_class::IprAccess                 50919      0.02%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 326266317                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     17338                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2089     24.42%     24.42% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    434      5.07%     29.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     19      0.22%     29.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   6014     70.29%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                8556                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2089     45.25%     45.25% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     434      9.40%     54.65% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      19      0.41%     55.06% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2075     44.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4617                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            420761581000     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              281157000      0.07%     99.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               18239000      0.00%     99.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2157037000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        423218014000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.345028                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.539621                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::swpctx                   11      0.07%      0.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 7534     45.24%     45.30% # number of callpals executed
system.cpu0.kern.callpal::rdps                    869      5.22%     50.52% # number of callpals executed
system.cpu0.kern.callpal::rti                     569      3.42%     53.94% # number of callpals executed
system.cpu0.kern.callpal::callsys                  99      0.59%     54.53% # number of callpals executed
system.cpu0.kern.callpal::rdunique               7572     45.47%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 16654                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              578                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                549                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                549                      
system.cpu0.kern.mode_good::user                  549                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.949827                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.974268                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        4044093500      0.96%      0.96% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        417518348000     99.04%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      11                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements           987576                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          509.940572                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           76361506                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           987576                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            77.322156                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     2263225805500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   509.940572                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.995978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995978                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          397                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        160427391                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       160427391                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     63340932                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       63340932                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     15295691                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15295691                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data        31023                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31023                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data        31645                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        31645                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     78636623                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        78636623                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     78636623                       # number of overall hits
system.cpu0.dcache.overall_hits::total       78636623                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       501086                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       501086                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       508527                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       508527                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         2454                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2454                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         1679                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1679                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1009613                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1009613                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1009613                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1009613                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   6591087000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6591087000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   6855587500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6855587500                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data     25026000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     25026000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      7285500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7285500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        26000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        26000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  13446674500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13446674500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  13446674500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13446674500                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     63842018                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     63842018                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     15804218                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15804218                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data        33477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        33477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data        33324                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        33324                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     79646236                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     79646236                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     79646236                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     79646236                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.007849                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007849                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.032177                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032177                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.073304                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.073304                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.050384                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050384                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.012676                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012676                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.012676                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012676                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13153.604371                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13153.604371                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 13481.265498                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 13481.265498                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10198.044010                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10198.044010                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  4339.189994                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4339.189994                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 13318.642391                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13318.642391                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 13318.642391                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13318.642391                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       585921                       # number of writebacks
system.cpu0.dcache.writebacks::total           585921                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       501086                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       501086                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       508527                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       508527                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         2454                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2454                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         1679                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1679                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      1009613                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1009613                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      1009613                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1009613                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data          271                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          271                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data          544                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          544                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data          815                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          815                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   6090001000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6090001000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   6347060500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6347060500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     22572000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     22572000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      5610500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5610500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        22000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        22000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  12437061500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12437061500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  12437061500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12437061500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data     61644500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     61644500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    123883000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    123883000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    185527500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    185527500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007849                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007849                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.032177                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.032177                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.073304                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.073304                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.050384                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.050384                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.012676                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012676                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.012676                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012676                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12153.604371                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12153.604371                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 12481.265498                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12481.265498                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data  9198.044010                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9198.044010                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3341.572365                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3341.572365                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 12318.642391                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12318.642391                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 12318.642391                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12318.642391                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 227470.479705                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 227470.479705                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 227726.102941                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227726.102941                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 227641.104294                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 227641.104294                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           127832                       # number of replacements
system.cpu0.icache.tags.tagsinuse          492.391305                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          269226274                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           127832                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2106.094515                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   492.391305                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.961702                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.961702                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          194                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        652660969                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       652660969                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    326137982                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      326137982                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    326137982                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       326137982                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    326137982                       # number of overall hits
system.cpu0.icache.overall_hits::total      326137982                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst       128335                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       128335                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst       128335                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        128335                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst       128335                       # number of overall misses
system.cpu0.icache.overall_misses::total       128335                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst   2031222000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2031222000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst   2031222000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2031222000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst   2031222000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2031222000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst    326266317                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    326266317                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    326266317                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    326266317                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    326266317                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    326266317                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000393                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000393                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000393                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000393                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000393                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000393                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15827.498344                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15827.498344                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15827.498344                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15827.498344                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15827.498344                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15827.498344                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       128335                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       128335                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst       128335                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       128335                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst       128335                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       128335                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   1902887000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1902887000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   1902887000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1902887000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   1902887000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1902887000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000393                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000393                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000393                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000393                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000393                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000393                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 14827.498344                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14827.498344                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 14827.498344                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14827.498344                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 14827.498344                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14827.498344                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                    63820947                       # DTB read hits
system.cpu1.dtb.read_misses                        38                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                63673573                       # DTB read accesses
system.cpu1.dtb.write_hits                   15815385                       # DTB write hits
system.cpu1.dtb.write_misses                       28                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses               15722264                       # DTB write accesses
system.cpu1.dtb.data_hits                    79636332                       # DTB hits
system.cpu1.dtb.data_misses                        66                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                79395837                       # DTB accesses
system.cpu1.itb.fetch_hits                  325527877                       # ITB hits
system.cpu1.itb.fetch_misses                       20                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses              325527897                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                      5371098393                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  326090809                       # Number of instructions committed
system.cpu1.committedOps                    326090809                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            240189770                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses             104583793                       # Number of float alu accesses
system.cpu1.num_func_calls                    5498465                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     22926527                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   240189770                       # number of integer instructions
system.cpu1.num_fp_insts                    104583793                       # number of float instructions
system.cpu1.num_int_register_reads          457155507                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         166662404                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads           127617419                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes           89269339                       # number of times the floating registers were written
system.cpu1.num_mem_refs                     79644449                       # number of memory refs
system.cpu1.num_load_insts                   63828580                       # Number of load instructions
system.cpu1.num_store_insts                  15815869                       # Number of store instructions
system.cpu1.num_idle_cycles              38858256.864889                       # Number of idle cycles
system.cpu1.num_busy_cycles              5332240136.135111                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.992765                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.007235                       # Percentage of idle cycles
system.cpu1.Branches                         31864258                       # Number of branches fetched
system.cpu1.op_class::No_OpClass             22939019      7.03%      7.03% # Class of executed instruction
system.cpu1.op_class::IntAlu                159887425     49.03%     56.07% # Class of executed instruction
system.cpu1.op_class::IntMult                  633535      0.19%     56.26% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     56.26% # Class of executed instruction
system.cpu1.op_class::FloatAdd               33682311     10.33%     66.59% # Class of executed instruction
system.cpu1.op_class::FloatCmp                4199172      1.29%     67.88% # Class of executed instruction
system.cpu1.op_class::FloatCvt                3435511      1.05%     68.93% # Class of executed instruction
system.cpu1.op_class::FloatMult              21081992      6.47%     75.40% # Class of executed instruction
system.cpu1.op_class::FloatDiv                 509170      0.16%     75.55% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                  1260      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     75.55% # Class of executed instruction
system.cpu1.op_class::MemRead                63861809     19.58%     95.14% # Class of executed instruction
system.cpu1.op_class::MemWrite               15815879      4.85%     99.99% # Class of executed instruction
system.cpu1.op_class::IprAccess                 43792      0.01%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 326090875                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      15                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     15818                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1861     25.74%     25.74% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    434      6.00%     31.75% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     16      0.22%     31.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   4918     68.03%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                7229                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1861     44.76%     44.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     434     10.44%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      16      0.38%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1847     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 4158                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            422050882000     99.60%     99.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              278565500      0.07%     99.67% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               17221000      0.00%     99.67% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1387189500      0.33%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        423733858000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.375559                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.575183                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     50.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::17                        1     50.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     2                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                    2      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 6260     40.96%     40.98% # number of callpals executed
system.cpu1.kern.callpal::rdps                    868      5.68%     46.66% # number of callpals executed
system.cpu1.kern.callpal::rti                     519      3.40%     50.05% # number of callpals executed
system.cpu1.kern.callpal::callsys                  60      0.39%     50.44% # number of callpals executed
system.cpu1.kern.callpal::rdunique               7573     49.56%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 15282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              505                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                502                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 16                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                503                      
system.cpu1.kern.mode_good::user                  502                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.996040                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.062500                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.983382                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2025440000      0.48%      0.48% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        418799501000     99.12%     99.60% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1709507500      0.40%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       2                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          1073478                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          501.938801                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           77589485                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1073478                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            72.278598                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2263240128500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   501.938801                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.980349                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.980349                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          354                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          111                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        160372316                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       160372316                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data     63290234                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       63290234                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     15197351                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15197351                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        29684                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        29684                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        30952                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        30952                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     78487585                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        78487585                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     78487585                       # number of overall hits
system.cpu1.dcache.overall_hits::total       78487585                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       506540                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       506540                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       585780                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       585780                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         2084                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2084                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          783                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          783                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1092320                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1092320                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1092320                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1092320                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   6669074000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6669074000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   7824708500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   7824708500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     24592000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     24592000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      3767000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3767000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  14493782500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14493782500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  14493782500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14493782500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     63796774                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     63796774                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     15783131                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15783131                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        31768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        31768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        31735                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        31735                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     79579905                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     79579905                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     79579905                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     79579905                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.007940                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007940                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.037114                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037114                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.065601                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.065601                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.024673                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.024673                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.013726                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013726                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.013726                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013726                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 13165.937537                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 13165.937537                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 13357.759739                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13357.759739                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 11800.383877                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11800.383877                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  4810.983397                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4810.983397                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 13268.806302                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 13268.806302                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 13268.806302                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 13268.806302                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       688365                       # number of writebacks
system.cpu1.dcache.writebacks::total           688365                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       506540                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       506540                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       585780                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       585780                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         2084                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2084                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          783                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          783                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data      1092320                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1092320                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data      1092320                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1092320                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data          450                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          450                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data          450                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          450                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   6162534000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6162534000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   7238928500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7238928500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     22508000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22508000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      2985000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2985000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  13401462500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  13401462500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  13401462500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  13401462500                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    102672500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    102672500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    102672500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    102672500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.007940                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007940                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.037114                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037114                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.065601                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.065601                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.024673                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.024673                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.013726                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013726                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.013726                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013726                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12165.937537                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12165.937537                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 12357.759739                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12357.759739                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 10800.383877                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10800.383877                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3812.260536                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3812.260536                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12268.806302                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12268.806302                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12268.806302                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12268.806302                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 228161.111111                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 228161.111111                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 228161.111111                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 228161.111111                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           113419                       # number of replacements
system.cpu1.icache.tags.tagsinuse          478.906894                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          261165784                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           113419                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2302.663434                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   478.906894                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.935365                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.935365                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          302                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          198                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        652295671                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       652295671                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst    325976954                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      325976954                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst    325976954                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       325976954                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst    325976954                       # number of overall hits
system.cpu1.icache.overall_hits::total      325976954                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst       113921                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       113921                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst       113921                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        113921                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst       113921                       # number of overall misses
system.cpu1.icache.overall_misses::total       113921                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1710195000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1710195000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst   1710195000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1710195000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst   1710195000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1710195000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst    326090875                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    326090875                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst    326090875                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    326090875                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst    326090875                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    326090875                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000349                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000349                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000349                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000349                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000349                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000349                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 15012.113658                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15012.113658                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 15012.113658                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15012.113658                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 15012.113658                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15012.113658                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       113921                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       113921                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst       113921                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       113921                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst       113921                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       113921                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1596274000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1596274000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1596274000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1596274000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1596274000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1596274000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000349                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000349                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000349                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000349                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000349                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000349                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14012.113658                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14012.113658                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14012.113658                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14012.113658                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14012.113658                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14012.113658                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                    63887058                       # DTB read hits
system.cpu2.dtb.read_misses                       199                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                63701689                       # DTB read accesses
system.cpu2.dtb.write_hits                   15856445                       # DTB write hits
system.cpu2.dtb.write_misses                       71                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses               15734063                       # DTB write accesses
system.cpu2.dtb.data_hits                    79743503                       # DTB hits
system.cpu2.dtb.data_misses                       270                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                79435752                       # DTB accesses
system.cpu2.itb.fetch_hits                  325740881                       # ITB hits
system.cpu2.itb.fetch_misses                      120                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses              325741001                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                      5372519015                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  326501061                       # Number of instructions committed
system.cpu2.committedOps                    326501061                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            240575557                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses             104595891                       # Number of float alu accesses
system.cpu2.num_func_calls                    5506900                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     22978195                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   240575557                       # number of integer instructions
system.cpu2.num_fp_insts                    104595891                       # number of float instructions
system.cpu2.num_int_register_reads          457699051                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         166948336                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads           127625252                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes           89277289                       # number of times the floating registers were written
system.cpu2.num_mem_refs                     79752287                       # number of memory refs
system.cpu2.num_load_insts                   63895180                       # Number of load instructions
system.cpu2.num_store_insts                  15857107                       # Number of store instructions
system.cpu2.num_idle_cycles              1141050.424142                       # Number of idle cycles
system.cpu2.num_busy_cycles              5371377964.575857                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999788                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000212                       # Percentage of idle cycles
system.cpu2.Branches                         31929367                       # Number of branches fetched
system.cpu2.op_class::No_OpClass             22948851      7.03%      7.03% # Class of executed instruction
system.cpu2.op_class::IntAlu                160162483     49.05%     56.08% # Class of executed instruction
system.cpu2.op_class::IntMult                  634925      0.19%     56.28% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     56.28% # Class of executed instruction
system.cpu2.op_class::FloatAdd               33685714     10.32%     66.59% # Class of executed instruction
system.cpu2.op_class::FloatCmp                4199165      1.29%     67.88% # Class of executed instruction
system.cpu2.op_class::FloatCvt                3437764      1.05%     68.93% # Class of executed instruction
system.cpu2.op_class::FloatMult              21081962      6.46%     75.39% # Class of executed instruction
system.cpu2.op_class::FloatDiv                 509736      0.16%     75.55% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                  1260      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     75.55% # Class of executed instruction
system.cpu2.op_class::MemRead                63933320     19.58%     95.13% # Class of executed instruction
system.cpu2.op_class::MemWrite               15857224      4.86%     99.99% # Class of executed instruction
system.cpu2.op_class::IprAccess                 48927      0.01%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 326501331                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     16743                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    2056     26.61%     26.61% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.01%     26.63% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    434      5.62%     32.25% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     19      0.25%     32.49% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   5215     67.51%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                7725                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     2056     45.06%     45.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.02%     45.08% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     434      9.51%     54.59% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      19      0.42%     55.01% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    2053     44.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 4563                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            422004865000     99.55%     99.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1399500      0.00%     99.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              279138500      0.07%     99.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               16726500      0.00%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1618676000      0.38%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        423920805500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.393672                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.590680                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      6.25%      6.25% # number of syscalls executed
system.cpu2.kern.syscall::71                        6     37.50%     43.75% # number of syscalls executed
system.cpu2.kern.syscall::73                        3     18.75%     62.50% # number of syscalls executed
system.cpu2.kern.syscall::74                        6     37.50%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    16                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   34      0.21%      0.21% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   37      0.23%      0.45% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 6738     42.36%     42.81% # number of callpals executed
system.cpu2.kern.callpal::rdps                    876      5.51%     48.32% # number of callpals executed
system.cpu2.kern.callpal::rti                     540      3.39%     51.71% # number of callpals executed
system.cpu2.kern.callpal::callsys                  76      0.48%     52.19% # number of callpals executed
system.cpu2.kern.callpal::rdunique               7605     47.81%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 15906                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              577                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                528                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                528                      
system.cpu2.kern.mode_good::user                  528                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.915078                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.955656                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        2752275500      0.65%      0.65% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        421168529000     99.35%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      37                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          1248570                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.312886                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           78030157                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1248570                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            62.495621                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2262994657500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   510.312886                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.996705                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996705                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          243                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        160764598                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       160764598                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     63228361                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       63228361                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     15189392                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15189392                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        31076                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        31076                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        31880                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        31880                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     78417753                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78417753                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     78417753                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78417753                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       633833                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       633833                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       633875                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       633875                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1705                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1705                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          858                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          858                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1267708                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1267708                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1267708                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1267708                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   8395384500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8395384500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   8567455500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   8567455500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     23240500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     23240500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      4364500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      4364500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        62000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        62000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  16962840000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16962840000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  16962840000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16962840000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     63862194                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     63862194                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     15823267                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     15823267                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        32781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        32781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        32738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        32738                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     79685461                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     79685461                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     79685461                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     79685461                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.009925                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009925                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.040060                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040060                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.052012                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.052012                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.026208                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.026208                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.015909                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015909                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.015909                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.015909                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 13245.420324                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 13245.420324                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 13516.001578                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 13516.001578                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 13630.791789                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13630.791789                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  5086.829837                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5086.829837                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 13380.715433                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 13380.715433                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 13380.715433                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 13380.715433                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       842205                       # number of writebacks
system.cpu2.dcache.writebacks::total           842205                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       633833                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       633833                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       633875                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       633875                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data         1705                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1705                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          858                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          858                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data      1267708                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1267708                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data      1267708                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1267708                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::cpu2.data            6                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            6                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::cpu2.data          484                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          484                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::cpu2.data          490                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          490                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   7761551500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7761551500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   7933580500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   7933580500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     21535500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     21535500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      3512500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      3512500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        56000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        56000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  15695132000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  15695132000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  15695132000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  15695132000                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data      1012000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      1012000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    110063000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    110063000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    111075000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    111075000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.009925                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.009925                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.040060                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040060                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.052012                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.052012                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.026208                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.026208                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.015909                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.015909                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.015909                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.015909                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12245.420324                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12245.420324                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 12516.001578                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12516.001578                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12630.791789                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12630.791789                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  4093.822844                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4093.822844                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 12380.715433                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12380.715433                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 12380.715433                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 12380.715433                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 168666.666667                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168666.666667                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 227402.892562                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227402.892562                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 226683.673469                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 226683.673469                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           119871                       # number of replacements
system.cpu2.icache.tags.tagsinuse          510.631428                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          245174422                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           119871                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2045.318901                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     2686233770000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   510.631428                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.997327                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.997327                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          260                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        653123047                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       653123047                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst    326380949                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      326380949                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst    326380949                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       326380949                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst    326380949                       # number of overall hits
system.cpu2.icache.overall_hits::total      326380949                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst       120383                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       120383                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst       120383                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        120383                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst       120383                       # number of overall misses
system.cpu2.icache.overall_misses::total       120383                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   1873866500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1873866500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   1873866500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1873866500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   1873866500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1873866500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst    326501332                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    326501332                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst    326501332                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    326501332                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst    326501332                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    326501332                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000369                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000369                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000369                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000369                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000369                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000369                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 15565.873088                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 15565.873088                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 15565.873088                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 15565.873088                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 15565.873088                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 15565.873088                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst       120383                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       120383                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst       120383                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       120383                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst       120383                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       120383                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1753483500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1753483500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1753483500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1753483500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1753483500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1753483500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000369                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000369                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000369                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000369                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000369                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000369                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14565.873088                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14565.873088                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14565.873088                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14565.873088                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14565.873088                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14565.873088                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                    63832052                       # DTB read hits
system.cpu3.dtb.read_misses                       168                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                63663903                       # DTB read accesses
system.cpu3.dtb.write_hits                   15801198                       # DTB write hits
system.cpu3.dtb.write_misses                       63                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses               15686493                       # DTB write accesses
system.cpu3.dtb.data_hits                    79633250                       # DTB hits
system.cpu3.dtb.data_misses                       231                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                79350396                       # DTB accesses
system.cpu3.itb.fetch_hits                  325358630                       # ITB hits
system.cpu3.itb.fetch_misses                      102                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses              325358732                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                      5371098553                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  326022665                       # Number of instructions committed
system.cpu3.committedOps                    326022665                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            240093225                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses             104613368                       # Number of float alu accesses
system.cpu3.num_func_calls                    5505850                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     22891680                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   240093225                       # number of integer instructions
system.cpu3.num_fp_insts                    104613368                       # number of float instructions
system.cpu3.num_int_register_reads          457032877                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         166602884                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads           127637368                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes           89289182                       # number of times the floating registers were written
system.cpu3.num_mem_refs                     79641892                       # number of memory refs
system.cpu3.num_load_insts                   63840054                       # Number of load instructions
system.cpu3.num_store_insts                  15801838                       # Number of store instructions
system.cpu3.num_idle_cycles              35900418.741194                       # Number of idle cycles
system.cpu3.num_busy_cycles              5335198134.258805                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.993316                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.006684                       # Percentage of idle cycles
system.cpu3.Branches                         31838498                       # Number of branches fetched
system.cpu3.op_class::No_OpClass             22951575      7.04%      7.04% # Class of executed instruction
system.cpu3.op_class::IntAlu                159782835     49.01%     56.05% # Class of executed instruction
system.cpu3.op_class::IntMult                  636297      0.20%     56.24% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     56.24% # Class of executed instruction
system.cpu3.op_class::FloatAdd               33691529     10.33%     66.58% # Class of executed instruction
system.cpu3.op_class::FloatCmp                4199179      1.29%     67.87% # Class of executed instruction
system.cpu3.op_class::FloatCvt                3441360      1.06%     68.92% # Class of executed instruction
system.cpu3.op_class::FloatMult              21082022      6.47%     75.39% # Class of executed instruction
system.cpu3.op_class::FloatDiv                 510799      0.16%     75.55% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                  1260      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     75.55% # Class of executed instruction
system.cpu3.op_class::MemRead                63875901     19.59%     95.14% # Class of executed instruction
system.cpu3.op_class::MemWrite               15801928      4.85%     99.99% # Class of executed instruction
system.cpu3.op_class::IprAccess                 48211      0.01%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 326022896                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     16558                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2031     26.72%     26.72% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    434      5.71%     32.43% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     23      0.30%     32.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   5114     67.27%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                7602                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2031     45.02%     45.02% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     434      9.62%     54.64% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      23      0.51%     55.15% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2023     44.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 4511                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            421939376000     99.58%     99.58% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              285510000      0.07%     99.64% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               18557500      0.00%     99.65% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1490362500      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        423733806000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.395581                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.593396                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     50.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::74                        1     50.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     2                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   28      0.18%      0.18% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   33      0.21%      0.39% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 6580     41.71%     42.10% # number of callpals executed
system.cpu3.kern.callpal::rdps                    879      5.57%     47.67% # number of callpals executed
system.cpu3.kern.callpal::rti                     572      3.63%     51.30% # number of callpals executed
system.cpu3.kern.callpal::callsys                  94      0.60%     51.89% # number of callpals executed
system.cpu3.kern.callpal::rdunique               7589     48.11%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 15775                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              605                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                554                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                554                      
system.cpu3.kern.mode_good::user                  554                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.915702                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.955997                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        3412783500      0.81%      0.81% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        418617995500     99.19%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      33                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          1085899                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          510.566349                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           72398232                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1085899                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            66.671239                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2263015402500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   510.566349                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.997200                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.997200                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        160376590                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       160376590                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data     63233008                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       63233008                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     15243601                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15243601                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data        30763                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        30763                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data        31213                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        31213                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     78476609                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        78476609                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     78476609                       # number of overall hits
system.cpu3.dcache.overall_hits::total       78476609                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       574674                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       574674                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       524960                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       524960                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         1437                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1437                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          930                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          930                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1099634                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1099634                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1099634                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1099634                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   7652839000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7652839000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   7116597500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   7116597500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data     18943000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     18943000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data      4574000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      4574000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data       100000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       100000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  14769436500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  14769436500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  14769436500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  14769436500                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data     63807682                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     63807682                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     15768561                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     15768561                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data        32200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        32200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data        32143                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        32143                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     79576243                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     79576243                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     79576243                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     79576243                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.009006                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009006                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.033292                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.033292                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.044627                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.044627                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.028933                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.028933                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.013819                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.013819                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.013819                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.013819                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 13316.835284                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 13316.835284                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 13556.456682                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 13556.456682                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 13182.324287                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13182.324287                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  4918.279570                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4918.279570                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 13431.229391                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 13431.229391                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 13431.229391                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 13431.229391                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       676299                       # number of writebacks
system.cpu3.dcache.writebacks::total           676299                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       574674                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       574674                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       524960                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       524960                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data         1437                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1437                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          930                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          930                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data      1099634                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1099634                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data      1099634                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1099634                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::cpu3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::cpu3.data          491                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          491                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::cpu3.data          495                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          495                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   7078165000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7078165000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   6591637500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6591637500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     17506000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     17506000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data      3652000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3652000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        92000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        92000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  13669802500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  13669802500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  13669802500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  13669802500                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data       628000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       628000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data    111034000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    111034000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data    111662000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    111662000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.009006                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009006                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.033292                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.033292                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.044627                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.044627                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.028933                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.028933                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.013819                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013819                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.013819                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013819                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 12316.835284                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 12316.835284                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 12556.456682                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12556.456682                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 12182.324287                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12182.324287                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  3926.881720                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3926.881720                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 12431.229391                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12431.229391                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 12431.229391                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12431.229391                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data       157000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       157000                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data 226138.492872                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 226138.492872                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data 225579.797980                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 225579.797980                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           111388                       # number of replacements
system.cpu3.icache.tags.tagsinuse          510.742605                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          273774988                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           111388                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2457.849930                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   510.742605                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.997544                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.997544                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          296                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        652157691                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       652157691                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst    325910997                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      325910997                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst    325910997                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       325910997                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst    325910997                       # number of overall hits
system.cpu3.icache.overall_hits::total      325910997                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst       111899                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       111899                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst       111899                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        111899                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst       111899                       # number of overall misses
system.cpu3.icache.overall_misses::total       111899                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst   1739309000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1739309000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst   1739309000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1739309000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst   1739309000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1739309000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst    326022896                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    326022896                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst    326022896                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    326022896                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst    326022896                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    326022896                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000343                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000343                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000343                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000343                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000343                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000343                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 15543.561605                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 15543.561605                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 15543.561605                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 15543.561605                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 15543.561605                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 15543.561605                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst       111899                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       111899                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst       111899                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       111899                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst       111899                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       111899                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst   1627410000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1627410000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst   1627410000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1627410000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst   1627410000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1627410000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000343                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000343                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000343                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000343                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000343                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 14543.561605                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14543.561605                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 14543.561605                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14543.561605                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 14543.561605                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14543.561605                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   3                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    24576                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  282                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 282                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2353                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2353                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3726                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4500                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5270                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        14904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        15294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    39878                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              3725000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              453000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             1994915                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2531000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              386000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  369                       # number of replacements
system.iocache.tags.tagsinuse               15.986490                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  369                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2262689944000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide    15.986490                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.999156                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999156                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 3465                       # Number of tag accesses
system.iocache.tags.data_accesses                3465                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          384                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          384                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       124999                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       124999                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide     45462916                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     45462916                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       124999                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       124999                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       124999                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       124999                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       124999                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       124999                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 118393.010417                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118393.010417                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       124999                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       124999                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       124999                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       124999                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             368                       # number of writebacks
system.iocache.writebacks::total                  368                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            1                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide          384                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          384                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            1                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            1                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide        74999                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total        74999                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide     26262916                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     26262916                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide        74999                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total        74999                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide        74999                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total        74999                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        74999                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        74999                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 68393.010417                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68393.010417                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        74999                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        74999                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        74999                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        74999                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     42299                       # number of replacements
system.l2.tags.tagsinuse                  3320.307230                       # Cycle average of tags in use
system.l2.tags.total_refs                     3142782                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     42299                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     74.299203                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2016.829285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       119.231101                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       106.865421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        78.033823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        78.293677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       232.411335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       203.389410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       151.552888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       333.700290                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.492390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.029109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.026090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.019051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.019115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.056741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.049656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.037000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.081470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.810622                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3877                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          403                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1763                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.946533                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  67164606                       # Number of tag accesses
system.l2.tags.data_accesses                 67164606                       # Number of data accesses
system.l2.Writeback_hits::writebacks          2792789                       # number of Writeback hits
system.l2.Writeback_hits::total               2792789                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data              904                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data             1425                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              677                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data              361                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3367                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data             24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data             22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data             24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data             23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 93                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data            488115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data            567906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data            618452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data            510119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2184592                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst         123192                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst         110785                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst         115961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst         107783                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             457721                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data        487096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data        495045                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data        623319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data        564177                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2169637                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst               123192                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               975211                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst               110785                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data              1062951                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst               115961                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data              1241771                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst               107783                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data              1074296                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4811950                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst              123192                       # number of overall hits
system.l2.overall_hits::cpu0.data              975211                       # number of overall hits
system.l2.overall_hits::cpu1.inst              110785                       # number of overall hits
system.l2.overall_hits::cpu1.data             1062951                       # number of overall hits
system.l2.overall_hits::cpu2.inst              115961                       # number of overall hits
system.l2.overall_hits::cpu2.data             1241771                       # number of overall hits
system.l2.overall_hits::cpu3.inst              107783                       # number of overall hits
system.l2.overall_hits::cpu3.data             1074296                       # number of overall hits
system.l2.overall_hits::total                 4811950                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data           3125                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data           2134                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data           2068                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data           1545                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               8872                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               75                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            5575                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            5286                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            6250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data            6118                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               23229                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         5143                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst         3136                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst         4422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst         4116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16817                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data         2549                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data         2644                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data         3216                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data         3559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11968                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               5143                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               8124                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               3136                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               7930                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               4422                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               9466                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               4116                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               9677                       # number of demand (read+write) misses
system.l2.demand_misses::total                  52014                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              5143                       # number of overall misses
system.l2.overall_misses::cpu0.data              8124                       # number of overall misses
system.l2.overall_misses::cpu1.inst              3136                       # number of overall misses
system.l2.overall_misses::cpu1.data              7930                       # number of overall misses
system.l2.overall_misses::cpu2.inst              4422                       # number of overall misses
system.l2.overall_misses::cpu2.data              9466                       # number of overall misses
system.l2.overall_misses::cpu3.inst              4116                       # number of overall misses
system.l2.overall_misses::cpu3.data              9677                       # number of overall misses
system.l2.overall_misses::total                 52014                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data     21007000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data     15639000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data     15788000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data      7085000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     59519000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu0.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu2.data        91500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data        92000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       214000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    334637000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data    300192000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data    405823000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data    383656500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1424308500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst    410738000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst    257000000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst    351154500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst    321776500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1340669000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data    201985000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data    198771500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data    261501000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data    279558500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    941816000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst    410738000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    536622000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst    257000000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data    498963500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst    351154500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data    667324000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst    321776500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data    663215000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3706793500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst    410738000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    536622000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst    257000000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data    498963500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst    351154500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data    667324000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst    321776500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data    663215000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3706793500                       # number of overall miss cycles
system.l2.Writeback_accesses::writebacks      2792789                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2792789                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data         4029                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data         3559                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data         2745                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data         1906                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            12239                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data           49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data           46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            168                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        493690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data        573192                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data        624702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data        516237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2207821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst       128335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst       113921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst       120383                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst       111899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         474538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data       489645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data       497689                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data       626535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data       567736                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2181605                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst           128335                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           983335                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst           113921                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data          1070881                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst           120383                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data          1251237                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst           111899                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data          1083973                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4863964                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst          128335                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          983335                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst          113921                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data         1070881                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst          120383                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data         1251237                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst          111899                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data         1083973                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4863964                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.775627                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.599607                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.753370                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.810598                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.724896                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.405405                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.510204                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.446429                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.011293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.009222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.010005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.011851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.010521                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.040075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.027528                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.036733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.036783                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.035439                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.005206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.005313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.005133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.006269                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.005486                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.040075                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.008262                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.027528                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.007405                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.036733                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.007565                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.036783                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.008927                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.010694                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.040075                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.008262                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.027528                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.007405                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.036733                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.007565                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.036783                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.008927                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.010694                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  6722.240000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data  7328.491097                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data  7634.429400                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data  4585.760518                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6708.633904                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu0.data  2541.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu2.data         3660                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data         4000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2853.333333                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 60024.573991                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 56790.011351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 64931.680000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 62709.463877                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61315.962805                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 79863.503792                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 81951.530612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 79410.786974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 78176.992225                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79721.056074                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 79240.878776                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 75178.328290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 81312.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 78549.733071                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78694.518717                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 79863.503792                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 66053.914328                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 81951.530612                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 62920.996217                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 79410.786974                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 70496.936404                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 78176.992225                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 68535.186525                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71265.303572                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 79863.503792                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 66053.914328                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 81951.530612                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 62920.996217                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 79410.786974                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 70496.936404                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 78176.992225                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 68535.186525                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71265.303572                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                22384                       # number of writebacks
system.l2.writebacks::total                     22384                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst         1324                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst          773                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst          695                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst         1604                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4396                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data          499                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data          310                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data          218                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data          547                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1574                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst            1324                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data             499                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst             773                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data             310                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst             695                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data             218                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst            1604                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data             547                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5970                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst           1324                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data            499                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst            773                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data            310                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst            695                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data            218                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst           1604                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data            547                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5970                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         4929                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4929                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data         3125                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data         2134                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data         2068                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data         1545                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          8872                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           75                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         5575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         5286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data         6250                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data         6118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          23229                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         3819                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst         2363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst         3727                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst         2512                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12421                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data         2050                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data         2334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data         2998                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data         3012                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10394                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          3819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          7625                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst          2363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          7620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst          3727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          9248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst          2512                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          9130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46044                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         3819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         7625                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst         2363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         7620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst         3727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         9248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst         2512                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         9130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46044                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu0.data          271                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::cpu2.data            6                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::cpu3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          281                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu0.data          544                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu1.data          450                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu2.data          484                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu3.data          491                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1969                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu0.data          815                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu1.data          450                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu2.data          490                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu3.data          495                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2250                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data     64439496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data     44075491                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data     42607495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data     31904499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    183026981                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data       247000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data       308000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data       518500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data       479500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1553000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    278887000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data    247332000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data    343323000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data    322476500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1192018500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst    279237000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst    177184000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst    263725500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst    180605000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    900751500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data    148979500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data    156188000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data    216819500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data    211634000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    733621000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst    279237000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    427866500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst    177184000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data    403520000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst    263725500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data    560142500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst    180605000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    534110500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2826391000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst    279237000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    427866500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst    177184000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data    403520000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst    263725500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data    560142500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst    180605000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    534110500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2826391000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu0.data     58255500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu2.data       937000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu3.data       578000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     59770500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu0.data    117335500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu1.data     97178500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu2.data    104218000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu3.data    105067500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    423799500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu0.data    175591000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu1.data     97178500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu2.data    105155000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu3.data    105645500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    483570000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.775627                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.599607                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.753370                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.810598                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.724896                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.405405                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.510204                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.446429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.011293                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.009222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.010005                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.011851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.010521                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.029758                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.020742                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.030960                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.022449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.026175                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.004187                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.004690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.004785                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.005305                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.004764                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.029758                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.007754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.020742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.007116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.030960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.007391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.022449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.008423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009466                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.029758                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.007754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.020742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.007116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.030960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.007391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.022449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.008423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.009466                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20620.638720                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20653.932052                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 20603.237427                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 20650.161165                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20629.731853                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 20583.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 20533.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data        20740                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 20847.826087                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20706.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 50024.573991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 46790.011351                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 54931.680000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 52709.463877                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51315.962805                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 73117.831893                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 74982.649175                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 70760.799571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 71896.894904                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72518.436519                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 72672.926829                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 66918.594687                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 72321.380921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 70263.612218                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70581.200693                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 73117.831893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 56113.639344                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 74982.649175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 52955.380577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 70760.799571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 60569.041955                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 71896.894904                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 58500.602410                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61384.566936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 73117.831893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 56113.639344                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 74982.649175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 52955.380577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 70760.799571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 60569.041955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 71896.894904                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 58500.602410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61384.566936                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 214964.944649                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 156166.666667                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu3.data       144500                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 212706.405694                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 215690.257353                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 215952.222222                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 215326.446281                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu3.data 213986.761711                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 215235.906552                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu0.data 215449.079755                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu1.data 215952.222222                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu2.data 214602.040816                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu3.data 213425.252525                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       214920                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 281                       # Transaction distribution
system.membus.trans_dist::ReadResp              23097                       # Transaction distribution
system.membus.trans_dist::WriteReq               1969                       # Transaction distribution
system.membus.trans_dist::WriteResp              1969                       # Transaction distribution
system.membus.trans_dist::Writeback             22752                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13014                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            29760                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4138                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            9973                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22402                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22203                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22816                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           384                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          384                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       169504                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       174004                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 175141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        23552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        23552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        15294                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4313728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4329022                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4352574                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            24125                       # Total snoops (count)
system.membus.snoop_fanout::samples            117520                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  117520    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              117520                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4482000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           191229336                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             671717                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          261114033                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                281                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2698632                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1969                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1969                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2815544                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          463906                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           32101                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4231                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36332                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           19                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2221041                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2221041                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        474538                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2223814                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          384                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       288024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2672299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       255258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2935906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       273240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3435900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       251670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2961096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13073393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8213440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    100436363                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      7290944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    112595344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      7704512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    133984095                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      7161536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    112661252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              490047486                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          122428                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          9869081                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.004363                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065907                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                9826025     99.56%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  43056      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9869081                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7706803465                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         193188714                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1509032143                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         171282746                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1633515922                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         180938196                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1898189054                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         168660527                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1647005037                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003752                       # Number of seconds simulated
sim_ticks                                  3752451000                       # Number of ticks simulated
final_tick                               2690011958500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              650277911                       # Simulator instruction rate (inst/s)
host_op_rate                                650273237                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1867409691                       # Simulator tick rate (ticks/s)
host_mem_usage                                 721484                       # Number of bytes of host memory used
host_seconds                                     2.01                       # Real time elapsed on the host
sim_insts                                  1306677562                       # Number of instructions simulated
sim_ops                                    1306677562                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         145600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         619648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         194176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         304896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          39872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         100224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1409344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       145600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       194176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        39872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        382208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       574144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          574144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            2275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            9682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            3034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            4764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            1566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8971                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8971                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          38801306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         165131537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            682221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data            631054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          51746445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          81252493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          10625588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          26708943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             375579588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     38801306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       682221                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     51746445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     10625588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        101855561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       153005063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            153005063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       153005063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         38801306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        165131537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           682221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data           631054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         51746445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         81252493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         10625588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         26708943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            528584650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       22021                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8971                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22021                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8971                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1408320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  574464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1409344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               574144                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          331                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              731                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3752451000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22021                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8971                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   21295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.216656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   132.321923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.272175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4552     48.73%     48.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2505     26.81%     75.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          819      8.77%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          385      4.12%     88.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          205      2.19%     90.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          154      1.65%     92.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           92      0.98%     93.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           66      0.71%     93.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          564      6.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9342                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          546                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.298535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.398676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.136094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             16      2.93%      2.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           251     45.97%     48.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           141     25.82%     74.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            65     11.90%     86.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            33      6.04%     92.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            12      2.20%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      2.38%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.92%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            2      0.37%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.73%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      0.55%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           546                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.439560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.418626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.852955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              424     77.66%     77.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      2.56%     80.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              100     18.32%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      1.28%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           546                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    230101000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               642694750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  110025000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10456.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29206.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       375.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       153.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    375.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    153.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    16130                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5510                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     121078.05                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                124256160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 67798500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               215451600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               95508720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          27933675120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          23927593950                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         235616250750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           287980534800                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            673.362066                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1131172250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     125320000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2496447750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                138264840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 75442125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               227346600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               79866000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          27933675120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          24716251935                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         234924445500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           288095292120                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            673.630394                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1060983750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     125320000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2566668750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      193571                       # DTB read hits
system.cpu0.dtb.read_misses                       371                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                   34062                       # DTB read accesses
system.cpu0.dtb.write_hits                     138418                       # DTB write hits
system.cpu0.dtb.write_misses                      106                       # DTB write misses
system.cpu0.dtb.write_acv                           5                       # DTB write access violations
system.cpu0.dtb.write_accesses                  15516                       # DTB write accesses
system.cpu0.dtb.data_hits                      331989                       # DTB hits
system.cpu0.dtb.data_misses                       477                       # DTB misses
system.cpu0.dtb.data_acv                            5                       # DTB access violations
system.cpu0.dtb.data_accesses                   49578                       # DTB accesses
system.cpu0.itb.fetch_hits                     184992                       # ITB hits
system.cpu0.itb.fetch_misses                      152                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 185144                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                         8924484                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                    1052772                       # Number of instructions committed
system.cpu0.committedOps                      1052772                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses              1014606                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  3618                       # Number of float alu accesses
system.cpu0.num_func_calls                      76475                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts        91448                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                     1014606                       # number of integer instructions
system.cpu0.num_fp_insts                         3618                       # number of float instructions
system.cpu0.num_int_register_reads            1345448                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            750555                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2367                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               2352                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       333118                       # number of memory refs
system.cpu0.num_load_insts                     194422                       # Number of load instructions
system.cpu0.num_store_insts                    138696                       # Number of store instructions
system.cpu0.num_idle_cycles              496024.660019                       # Number of idle cycles
system.cpu0.num_busy_cycles              8428459.339981                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.944420                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.055580                       # Percentage of idle cycles
system.cpu0.Branches                           177411                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                13273      1.26%      1.26% # Class of executed instruction
system.cpu0.op_class::IntAlu                   675130     64.10%     65.36% # Class of executed instruction
system.cpu0.op_class::IntMult                     705      0.07%     65.43% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     65.43% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1172      0.11%     65.54% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     65.54% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     65.54% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     65.54% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.02%     65.56% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     65.56% # Class of executed instruction
system.cpu0.op_class::MemRead                  204908     19.45%     85.01% # Class of executed instruction
system.cpu0.op_class::MemWrite                 138772     13.18%     98.19% # Class of executed instruction
system.cpu0.op_class::IprAccess                 19067      1.81%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                   1053254                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     149                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      3710                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1450     48.45%     48.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      6      0.20%     48.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      4      0.13%     48.78% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.03%     48.81% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1532     51.19%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                2993                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1448     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       6      0.21%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       4      0.14%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.03%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1447     49.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2906                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              2721024500     61.00%     61.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                4594500      0.10%     61.11% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                3920000      0.09%     61.19% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1002000      0.02%     61.22% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1729867000     38.78%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          4460408000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998621                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.944517                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.970932                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.10%      0.10% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      1.73%      1.83% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 2872     93.70%     95.53% # number of callpals executed
system.cpu0.kern.callpal::rdps                      9      0.29%     95.82% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.03%     95.86% # number of callpals executed
system.cpu0.kern.callpal::rti                     110      3.59%     99.45% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.49%     99.93% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.07%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  3065                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              162                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 97                      
system.cpu0.kern.mode_good::user                   98                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.598765                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.750000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        6313625000     94.29%     94.29% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           382158000      5.71%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            13009                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          479.080759                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2664436                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13521                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           197.059093                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   479.080759                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.935705                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.935705                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          393                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           668474                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          668474                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       181386                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         181386                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       127403                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        127403                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         2611                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2611                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         2433                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2433                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       308789                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          308789                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       308789                       # number of overall hits
system.cpu0.dcache.overall_hits::total         308789                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         6145                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6145                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         7196                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7196                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          281                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          281                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          109                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        13341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13341                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        13341                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13341                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    307253500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    307253500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    499999000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    499999000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      7199000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7199000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data       532000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       532000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    807252500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    807252500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    807252500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    807252500                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       187531                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       187531                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       134599                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       134599                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         2892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2892                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         2542                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2542                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       322130                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       322130                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       322130                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       322130                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.032768                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032768                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.053463                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.053463                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.097165                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.097165                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.042880                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.042880                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.041415                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.041415                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.041415                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.041415                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 50000.569569                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50000.569569                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 69482.907171                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69482.907171                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 25619.217082                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25619.217082                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  4880.733945                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4880.733945                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 60509.144742                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60509.144742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 60509.144742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60509.144742                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8518                       # number of writebacks
system.cpu0.dcache.writebacks::total             8518                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         6145                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6145                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         7196                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7196                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          281                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          281                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          109                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        13341                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        13341                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        13341                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        13341                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data         3628                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3628                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data         1334                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         1334                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data         4962                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         4962                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    301108500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    301108500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    492803000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    492803000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      6918000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6918000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       423000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       423000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    793911500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    793911500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    793911500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    793911500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    824940000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    824940000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    302220000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    302220000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1127160000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1127160000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.032768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.032768                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.053463                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053463                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.097165                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.097165                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.042880                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.042880                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.041415                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041415                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.041415                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041415                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 49000.569569                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 49000.569569                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 68482.907171                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68482.907171                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 24619.217082                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24619.217082                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  3880.733945                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3880.733945                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 59509.144742                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 59509.144742                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 59509.144742                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 59509.144742                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 227381.477398                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 227381.477398                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 226551.724138                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 226551.724138                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 227158.403869                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 227158.403869                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             5648                       # number of replacements
system.cpu0.icache.tags.tagsinuse          507.183625                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           57959304                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6160                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          9408.977922                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     2688577981500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   507.183625                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.990593                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.990593                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          151                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2112169                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2112169                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1047596                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1047596                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1047596                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1047596                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1047596                       # number of overall hits
system.cpu0.icache.overall_hits::total        1047596                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         5659                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         5659                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         5659                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          5659                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         5659                       # number of overall misses
system.cpu0.icache.overall_misses::total         5659                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    233541500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    233541500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    233541500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    233541500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    233541500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    233541500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1053255                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1053255                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1053255                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1053255                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1053255                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1053255                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.005373                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005373                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.005373                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005373                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.005373                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005373                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 41269.040467                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 41269.040467                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 41269.040467                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 41269.040467                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 41269.040467                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 41269.040467                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         5659                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         5659                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         5659                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         5659                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         5659                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         5659                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    227882500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    227882500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    227882500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    227882500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    227882500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    227882500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.005373                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005373                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.005373                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005373                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.005373                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005373                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 40269.040467                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 40269.040467                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 40269.040467                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 40269.040467                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 40269.040467                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 40269.040467                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                        1520                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                        845                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                        2365                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                       1039                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                   1039                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                         7827954                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                       6969                       # Number of instructions committed
system.cpu1.committedOps                         6969                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                 6646                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                        292                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts          480                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                        6646                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads               8988                       # number of times the integer registers were read
system.cpu1.num_int_register_writes              5276                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                         2370                       # number of memory refs
system.cpu1.num_load_insts                       1520                       # Number of load instructions
system.cpu1.num_store_insts                       850                       # Number of store instructions
system.cpu1.num_idle_cycles              7787762.329089                       # Number of idle cycles
system.cpu1.num_busy_cycles              40191.670911                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.005134                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.994866                       # Percentage of idle cycles
system.cpu1.Branches                              922                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                   32      0.46%      0.46% # Class of executed instruction
system.cpu1.op_class::IntAlu                     4138     59.38%     59.84% # Class of executed instruction
system.cpu1.op_class::IntMult                      22      0.32%     60.15% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.15% # Class of executed instruction
system.cpu1.op_class::MemRead                    1570     22.53%     82.68% # Class of executed instruction
system.cpu1.op_class::MemWrite                    850     12.20%     94.88% # Class of executed instruction
system.cpu1.op_class::IprAccess                   357      5.12%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                      6969                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        86                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      22     28.21%     28.21% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      4      5.13%     33.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      1.28%     34.62% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     51     65.38%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  78                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       22     45.83%     45.83% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       4      8.33%     54.17% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      2.08%     56.25% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      21     43.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   48                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              3899814500     99.64%     99.64% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1462000      0.04%     99.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1539500      0.04%     99.71% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               11161000      0.29%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          3913977000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.411765                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.615385                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   68     83.95%     83.95% # number of callpals executed
system.cpu1.kern.callpal::rdps                      8      9.88%     93.83% # number of callpals executed
system.cpu1.kern.callpal::rti                       5      6.17%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    81                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements               43                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          444.328160                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             957580                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              452                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          2118.539823                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   444.328160                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.867828                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.867828                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          277                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          101                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             4784                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            4784                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         1446                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           1446                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          804                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           804                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data           16                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data           14                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data         2250                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            2250                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         2250                       # number of overall hits
system.cpu1.dcache.overall_hits::total           2250                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data           50                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           12                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            8                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           10                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data           62                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data           62                       # number of overall misses
system.cpu1.dcache.overall_misses::total           62                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      3496500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      3496500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data       549000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       549000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data       466500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       466500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       167000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       167000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      4045500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      4045500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      4045500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      4045500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         1496                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         1496                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          816                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          816                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         2312                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         2312                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         2312                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         2312                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.033422                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.033422                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.014706                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.014706                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.416667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.416667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.026817                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.026817                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.026817                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.026817                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data        69930                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total        69930                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data        45750                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total        45750                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 58312.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 58312.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        16700                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        16700                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data        65250                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total        65250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data        65250                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total        65250                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu1.dcache.writebacks::total               10                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           50                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            8                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           10                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           62                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           62                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      3446500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      3446500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       537000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       537000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       458500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       458500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       157000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       157000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      3983500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      3983500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      3983500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      3983500                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data      1140500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1140500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data      1140500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1140500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.033422                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033422                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.014706                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.014706                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.416667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.026817                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.026817                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.026817                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.026817                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data        68930                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total        68930                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data        44750                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        44750                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 57312.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57312.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data        15700                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total        15700                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data        64250                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total        64250                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data        64250                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total        64250                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data       228100                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       228100                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data       228100                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       228100                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               57                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 502                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           64818082                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              559                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         115953.635063                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          502                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.980469                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.980469                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          169                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            13995                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           13995                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         6912                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           6912                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         6912                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            6912                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         6912                       # number of overall hits
system.cpu1.icache.overall_hits::total           6912                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4250000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4250000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4250000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4250000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4250000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4250000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         6969                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         6969                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         6969                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         6969                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         6969                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         6969                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.008179                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008179                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.008179                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008179                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.008179                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008179                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 74561.403509                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74561.403509                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 74561.403509                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74561.403509                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 74561.403509                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74561.403509                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           57                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           57                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           57                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4193000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4193000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4193000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4193000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4193000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4193000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.008179                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.008179                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.008179                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.008179                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.008179                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.008179                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 73561.403509                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 73561.403509                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 73561.403509                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 73561.403509                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 73561.403509                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 73561.403509                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                      133877                       # DTB read hits
system.cpu2.dtb.read_misses                       262                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                   42016                       # DTB read accesses
system.cpu2.dtb.write_hits                      61366                       # DTB write hits
system.cpu2.dtb.write_misses                       28                       # DTB write misses
system.cpu2.dtb.write_acv                          12                       # DTB write access violations
system.cpu2.dtb.write_accesses                  24147                       # DTB write accesses
system.cpu2.dtb.data_hits                      195243                       # DTB hits
system.cpu2.dtb.data_misses                       290                       # DTB misses
system.cpu2.dtb.data_acv                           12                       # DTB access violations
system.cpu2.dtb.data_accesses                   66163                       # DTB accesses
system.cpu2.itb.fetch_hits                     210161                       # ITB hits
system.cpu2.itb.fetch_misses                      264                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                 210425                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                         6394772                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                     579579                       # Number of instructions committed
system.cpu2.committedOps                       579579                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses               561078                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  1211                       # Number of float alu accesses
system.cpu2.num_func_calls                      13110                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts       106774                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                      561078                       # number of integer instructions
system.cpu2.num_fp_insts                         1211                       # number of float instructions
system.cpu2.num_int_register_reads             728087                       # number of times the integer registers were read
system.cpu2.num_int_register_writes            388235                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                 857                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                611                       # number of times the floating registers were written
system.cpu2.num_mem_refs                       196068                       # number of memory refs
system.cpu2.num_load_insts                     134593                       # Number of load instructions
system.cpu2.num_store_insts                     61475                       # Number of store instructions
system.cpu2.num_idle_cycles              3796160.051921                       # Number of idle cycles
system.cpu2.num_busy_cycles              2598611.948079                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.406365                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.593635                       # Percentage of idle cycles
system.cpu2.Branches                           124788                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                 8861      1.53%      1.53% # Class of executed instruction
system.cpu2.op_class::IntAlu                   360813     62.22%     63.75% # Class of executed instruction
system.cpu2.op_class::IntMult                     953      0.16%     63.91% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     63.91% # Class of executed instruction
system.cpu2.op_class::FloatAdd                    208      0.04%     63.95% # Class of executed instruction
system.cpu2.op_class::FloatCmp                     33      0.01%     63.96% # Class of executed instruction
system.cpu2.op_class::FloatCvt                     66      0.01%     63.97% # Class of executed instruction
system.cpu2.op_class::FloatMult                     1      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::FloatDiv                     15      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     63.97% # Class of executed instruction
system.cpu2.op_class::MemRead                  137339     23.68%     87.65% # Class of executed instruction
system.cpu2.op_class::MemWrite                  61763     10.65%     98.30% # Class of executed instruction
system.cpu2.op_class::IprAccess                  9829      1.70%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                    579881                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      2011                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     502     44.82%     44.82% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      4      0.36%     45.18% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.09%     45.27% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    613     54.73%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1120                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      502     49.80%     49.80% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       4      0.40%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.10%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     501     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1008                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              2940324000     91.76%     91.76% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                3616000      0.11%     91.88% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1435500      0.04%     91.92% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              258873500      8.08%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          3204249000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.817292                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.900000                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      4.00%      4.00% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      4.00%      8.00% # number of syscalls executed
system.cpu2.kern.syscall::4                        20     80.00%     88.00% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      4.00%     92.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      4.00%     96.00% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      4.00%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    25                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.07%      0.07% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   21      1.46%      1.53% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.14%      1.67% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1056     73.33%     75.00% # number of callpals executed
system.cpu2.kern.callpal::rdps                      8      0.56%     75.56% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.07%     75.62% # number of callpals executed
system.cpu2.kern.callpal::rti                      59      4.10%     79.72% # number of callpals executed
system.cpu2.kern.callpal::callsys                  34      2.36%     82.08% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.35%     82.43% # number of callpals executed
system.cpu2.kern.callpal::rdunique                253     17.57%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  1440                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               81                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 54                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 55                      
system.cpu2.kern.mode_good::user                   54                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.679012                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.807407                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1022906500     68.16%     68.16% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           477879500     31.84%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      21                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements             7960                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          447.728726                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             644417                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             8320                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            77.453966                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   447.728726                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.874470                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.874470                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          360                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          356                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           399801                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          399801                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       127001                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         127001                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data        57057                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         57057                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data         1353                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1353                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data         1468                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1468                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       184058                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          184058                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       184058                       # number of overall hits
system.cpu2.dcache.overall_hits::total         184058                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         5673                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         5673                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         2731                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2731                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data          304                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          304                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          109                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         8404                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8404                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         8404                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8404                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    284853500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    284853500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    155710500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    155710500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     10993000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     10993000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data       590500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       590500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    440564000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    440564000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    440564000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    440564000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       132674                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       132674                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data        59788                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        59788                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data         1657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data         1577                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1577                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       192462                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       192462                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       192462                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       192462                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.042759                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.042759                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.045678                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.045678                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.183464                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.183464                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.069119                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.069119                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.043666                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.043666                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.043666                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.043666                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 50212.145249                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 50212.145249                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 57015.928231                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57015.928231                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 36161.184211                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36161.184211                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  5417.431193                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5417.431193                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 52423.131842                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 52423.131842                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 52423.131842                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 52423.131842                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         4113                       # number of writebacks
system.cpu2.dcache.writebacks::total             4113                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         5673                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5673                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         2731                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2731                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data          304                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          304                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          109                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         8404                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         8404                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         8404                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         8404                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::cpu2.data            8                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            8                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::cpu2.data            8                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            8                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    279180500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    279180500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    152979500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    152979500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     10689000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     10689000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       481500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       481500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data    432160000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    432160000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data    432160000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    432160000                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data      1812500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1812500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data      1812500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1812500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.042759                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.042759                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.045678                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.045678                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.183464                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.183464                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.069119                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.069119                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.043666                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043666                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.043666                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043666                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 49212.145249                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 49212.145249                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 56015.928231                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 56015.928231                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 35161.184211                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35161.184211                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  4417.431193                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4417.431193                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 51423.131842                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 51423.131842                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 51423.131842                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 51423.131842                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 226562.500000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 226562.500000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 226562.500000                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 226562.500000                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             7665                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.885621                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           81778737                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             8177                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         10001.068485                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.885621                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999777                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999777                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          502                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1167430                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1167430                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       572210                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         572210                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       572210                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          572210                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       572210                       # number of overall hits
system.cpu2.icache.overall_hits::total         572210                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         7670                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         7670                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         7670                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          7670                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         7670                       # number of overall misses
system.cpu2.icache.overall_misses::total         7670                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    311807000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    311807000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    311807000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    311807000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    311807000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    311807000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       579880                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       579880                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       579880                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       579880                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       579880                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       579880                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.013227                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.013227                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.013227                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.013227                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.013227                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.013227                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 40652.803129                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 40652.803129                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 40652.803129                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 40652.803129                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 40652.803129                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 40652.803129                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         7670                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         7670                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         7670                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         7670                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         7670                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         7670                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    304137000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    304137000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    304137000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    304137000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    304137000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    304137000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.013227                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.013227                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.013227                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.013227                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.013227                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.013227                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 39652.803129                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 39652.803129                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 39652.803129                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 39652.803129                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 39652.803129                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 39652.803129                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                       29984                       # DTB read hits
system.cpu3.dtb.read_misses                       326                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                    1824                       # DTB read accesses
system.cpu3.dtb.write_hits                      18336                       # DTB write hits
system.cpu3.dtb.write_misses                       38                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                    875                       # DTB write accesses
system.cpu3.dtb.data_hits                       48320                       # DTB hits
system.cpu3.dtb.data_misses                       364                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                    2699                       # DTB accesses
system.cpu3.itb.fetch_hits                      24518                       # ITB hits
system.cpu3.itb.fetch_misses                      125                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                  24643                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                         7828462                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                     157554                       # Number of instructions committed
system.cpu3.committedOps                       157554                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses               151774                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                   296                       # Number of float alu accesses
system.cpu3.num_func_calls                       3169                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts        17961                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                      151774                       # number of integer instructions
system.cpu3.num_fp_insts                          296                       # number of float instructions
system.cpu3.num_int_register_reads             202479                       # number of times the integer registers were read
system.cpu3.num_int_register_writes            114257                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                 153                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                155                       # number of times the floating registers were written
system.cpu3.num_mem_refs                        49432                       # number of memory refs
system.cpu3.num_load_insts                      30868                       # Number of load instructions
system.cpu3.num_store_insts                     18564                       # Number of store instructions
system.cpu3.num_idle_cycles              6939508.452550                       # Number of idle cycles
system.cpu3.num_busy_cycles              888953.547450                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.113554                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.886446                       # Percentage of idle cycles
system.cpu3.Branches                            22367                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                 2856      1.81%      1.81% # Class of executed instruction
system.cpu3.op_class::IntAlu                    97448     61.70%     63.51% # Class of executed instruction
system.cpu3.op_class::IntMult                     130      0.08%     63.59% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     63.59% # Class of executed instruction
system.cpu3.op_class::FloatAdd                     24      0.02%     63.61% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      3      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     63.61% # Class of executed instruction
system.cpu3.op_class::MemRead                   32015     20.27%     83.88% # Class of executed instruction
system.cpu3.op_class::MemWrite                  18577     11.76%     95.64% # Class of executed instruction
system.cpu3.op_class::IprAccess                  6886      4.36%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                    157939                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       912                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     136     42.77%     42.77% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      4      1.26%     44.03% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.94%     44.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    175     55.03%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 318                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      136     48.92%     48.92% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       4      1.44%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.08%     51.44% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     135     48.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  278                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              3846624500     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2363000      0.06%     98.33% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                3345000      0.09%     98.42% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               61898500      1.58%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          3914231000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.771429                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.874214                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.25%      0.25% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     14.65%     14.90% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.26%     16.16% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  239     60.35%     76.52% # number of callpals executed
system.cpu3.kern.callpal::rdps                      9      2.27%     78.79% # number of callpals executed
system.cpu3.kern.callpal::rti                      73     18.43%     97.22% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.27%     99.49% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.51%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   396                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              131                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.511450                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.676768                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        4137584500     99.10%     99.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            37587500      0.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             2870                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          476.820781                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6186231                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3330                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          1857.727027                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   476.820781                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.931291                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.931291                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          422                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           101028                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          101028                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        27880                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          27880                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        16818                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         16818                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data          505                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          505                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data          530                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          530                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data        44698                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           44698                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data        44698                       # number of overall hits
system.cpu3.dcache.overall_hits::total          44698                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         2090                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2090                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         1059                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1059                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data           55                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data           30                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         3149                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3149                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         3149                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3149                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     93725500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     93725500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     59857500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     59857500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      2429000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2429000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data       190000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       190000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        58000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        58000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    153583000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    153583000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    153583000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    153583000                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        29970                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        29970                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        17877                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        17877                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data          560                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          560                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data        47847                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        47847                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data        47847                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        47847                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.069736                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.069736                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.059238                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.059238                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.098214                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.098214                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.053571                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.053571                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.065814                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.065814                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.065814                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.065814                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 44844.736842                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 44844.736842                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 56522.662890                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 56522.662890                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 44163.636364                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 44163.636364                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  6333.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6333.333333                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 48771.991108                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 48771.991108                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 48771.991108                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48771.991108                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1571                       # number of writebacks
system.cpu3.dcache.writebacks::total             1571                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         2090                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         2090                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         1059                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1059                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data           55                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           55                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data           30                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         3149                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3149                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         3149                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3149                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::cpu3.data            7                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            7                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::cpu3.data            7                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            7                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     91635500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     91635500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     58798500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     58798500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      2374000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2374000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       164000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       164000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        54000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        54000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    150434000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    150434000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    150434000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    150434000                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data      1584000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1584000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data      1584000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1584000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.069736                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.069736                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.059238                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.059238                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.098214                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.098214                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.053571                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.053571                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.065814                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065814                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.065814                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065814                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 43844.736842                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43844.736842                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 55522.662890                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 55522.662890                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 43163.636364                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 43163.636364                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  5466.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5466.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 47771.991108                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 47771.991108                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 47771.991108                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47771.991108                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data 226285.714286                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 226285.714286                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data 226285.714286                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 226285.714286                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1537                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.546499                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           52292410                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2049                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         25520.941923                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     2687961249500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.546499                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.999114                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999114                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          429                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           317416                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          317416                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       156401                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         156401                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       156401                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          156401                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       156401                       # number of overall hits
system.cpu3.icache.overall_hits::total         156401                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1538                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1538                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1538                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1538                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1538                       # number of overall misses
system.cpu3.icache.overall_misses::total         1538                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     66121000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     66121000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     66121000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     66121000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     66121000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     66121000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       157939                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       157939                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       157939                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       157939                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       157939                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       157939                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.009738                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009738                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.009738                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009738                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.009738                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009738                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 42991.547464                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 42991.547464                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 42991.547464                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 42991.547464                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 42991.547464                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 42991.547464                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         1538                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1538                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         1538                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1538                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         1538                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1538                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     64583000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     64583000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     64583000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     64583000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     64583000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     64583000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.009738                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.009738                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.009738                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.009738                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.009738                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.009738                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 41991.547464                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 41991.547464                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 41991.547464                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 41991.547464                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 41991.547464                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 41991.547464                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 3628                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3628                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1354                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1354                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         9852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9964                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    9964                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         4926                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     5248                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                58000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               42000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             6236000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8610000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     21936                       # number of replacements
system.l2.tags.tagsinuse                  4002.398451                       # Cycle average of tags in use
system.l2.tags.total_refs                     2731772                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25982                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    105.140944                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1396.598843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       436.480068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       522.753058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        18.154938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        18.941962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       618.589431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       572.547868                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       178.846541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       239.485743                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.340967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.106563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.127625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.004432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.004625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.151023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.139782                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.043664                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.058468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977148                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4046                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          835                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3001                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987793                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    613696                       # Number of tag accesses
system.l2.tags.data_accesses                   613696                       # Number of data accesses
system.l2.Writeback_hits::writebacks            14212                       # number of Writeback hits
system.l2.Writeback_hits::total                 14212                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              137                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data               78                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  223                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  9                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data               573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data               706                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data               246                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1526                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst           3380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst           4617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst            887                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8895                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data          2736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data            14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data          2471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data          1133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6354                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst                 3380                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 3309                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   15                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 4617                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                 3177                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                  887                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 1379                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16775                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                3380                       # number of overall hits
system.l2.overall_hits::cpu0.data                3309                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  11                       # number of overall hits
system.l2.overall_hits::cpu1.data                  15                       # number of overall hits
system.l2.overall_hits::cpu2.inst                4617                       # number of overall hits
system.l2.overall_hits::cpu2.data                3177                       # number of overall hits
system.l2.overall_hits::cpu3.inst                 887                       # number of overall hits
system.l2.overall_hits::cpu3.data                1379                       # number of overall hits
system.l2.overall_hits::total                   16775                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data            199                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data              6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data             94                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data             11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                310                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            6295                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            1716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8688                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         2278                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst           46                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst         3053                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst          651                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6028                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data         3393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data         3088                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data          909                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7426                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               2278                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               9688                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 46                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                 40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               3053                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               4804                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                651                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               1582                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22142                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              2278                       # number of overall misses
system.l2.overall_misses::cpu0.data              9688                       # number of overall misses
system.l2.overall_misses::cpu1.inst                46                       # number of overall misses
system.l2.overall_misses::cpu1.data                40                       # number of overall misses
system.l2.overall_misses::cpu2.inst              3053                       # number of overall misses
system.l2.overall_misses::cpu2.data              4804                       # number of overall misses
system.l2.overall_misses::cpu3.inst               651                       # number of overall misses
system.l2.overall_misses::cpu3.data              1582                       # number of overall misses
system.l2.overall_misses::total                 22142                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data       274500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       366000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu0.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu2.data        91500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data        31500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       153500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    469621500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       324000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data    137036000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     53387500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     660369000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst    183868000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst      3988500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst    244096500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst     52924500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    484877500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data    268332500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data      3645500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data    251960500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data     78635500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    602574000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst    183868000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    737954000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      3988500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      3969500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst    244096500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data    388996500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst     52924500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data    132023000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1747820500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst    183868000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    737954000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      3988500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      3969500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst    244096500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data    388996500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst     52924500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data    132023000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1747820500                       # number of overall miss cycles
system.l2.Writeback_accesses::writebacks        14212                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             14212                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          207                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data          231                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              533                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          6868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          2422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10214                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst         5658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst           57                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst         7670                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst         1538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data         6129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data           50                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data         5559                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data         2042                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst             5658                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            12997                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             7670                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data             7981                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             1538                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             2961                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38917                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst            5658                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           12997                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            7670                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data            7981                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            1538                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            2961                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38917                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.961353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.406926                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.123596                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.581614                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.590909                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.916570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.708505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.732318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.850597                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.402616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.807018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.398044                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.423277                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.403940                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.553598                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.720000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.555496                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.445152                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.538897                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.402616                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.745403                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.807018                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.727273                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.398044                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.601930                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.423277                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.534279                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.568954                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.402616                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.745403                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.807018                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.727273                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.398044                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.601930                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.423277                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.534279                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.568954                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  1379.396985                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data   324.468085                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data  5545.454545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1180.645161                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu0.data 10166.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu2.data        18300                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data        15750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11807.692308                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 74602.303415                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data        81000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 79857.808858                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 79327.637444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76009.323204                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 80714.661984                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 86706.521739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 79952.997052                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 81297.235023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80437.541473                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 79084.143826                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 101263.888889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 81593.426166                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 86507.700770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81143.819014                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 80714.661984                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 76171.965318                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 86706.521739                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 99237.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 79952.997052                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 80973.459617                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 81297.235023                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 83453.223767                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78936.884654                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 80714.661984                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 76171.965318                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 86706.521739                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 99237.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 79952.997052                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 80973.459617                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 81297.235023                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 83453.223767                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78936.884654                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8971                       # number of writebacks
system.l2.writebacks::total                      8971                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            56                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data           39                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           57                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data              39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 113                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data             39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                113                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          947                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           947                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data          199                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data           94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           310                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         6295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data         1716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          673                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8688                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         2275                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst           40                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst         3034                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst          623                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5972                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data         3393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data         3049                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data          894                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7369                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          2275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          9688                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data            37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst          3034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          4765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst           623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          1567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22029                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         2275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         9688                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst         3034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         4765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst          623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         1567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22029                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu0.data         3628                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         3628                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu0.data         1334                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu1.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu2.data            8                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu3.data            7                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1354                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu0.data         4962                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu1.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu2.data            8                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu3.data            7                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4982                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data      4114500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data       123000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data      1928000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data       230000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      6395500                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        61500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        65000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data       103000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data        42000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       271500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    406671500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       284000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data    119876000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     46657500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    573489000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst    160907500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst      2983500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst    212414500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst     44600500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    420906000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data    234402500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data      3047000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data    219961500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data     68783000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    526194000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst    160907500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    641074000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      2983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data      3331000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst    212414500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data    339837500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst     44600500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    115440500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1520589000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst    160907500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    641074000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      2983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data      3331000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst    212414500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data    339837500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst     44600500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    115440500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1520589000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu0.data    779581500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    779581500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu0.data    286865500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu1.data      1079000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu2.data      1719000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu3.data      1503500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    291167000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu0.data   1066447000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu1.data      1079000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu2.data      1719000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu3.data      1503500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1070748500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.961353                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.406926                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.123596                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.581614                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.590909                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.916570                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.800000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.708505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.732318                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.850597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.402086                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.701754                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.395567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.405072                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.400188                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.553598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.660000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.548480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.437806                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.534761                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.402086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.745403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.701754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.672727                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.395567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.597043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.405072                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.529213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.566051                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.402086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.745403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.701754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.672727                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.395567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.597043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.405072                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.529213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.566051                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20675.879397                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 20510.638298                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 20909.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20630.645161                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 21666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data        20600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        21000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20884.615385                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 64602.303415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data        71000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 69857.808858                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 69327.637444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66009.323204                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 70728.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 74587.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 70011.371127                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 71589.887640                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70479.906229                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 69084.143826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 92333.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 72142.177763                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 76938.478747                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71406.432352                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 70728.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 66171.965318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 74587.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 90027.027027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 70011.371127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 71319.517314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 71589.887640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 73669.751117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69026.692088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 70728.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 66171.965318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 74587.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 90027.027027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 70011.371127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 71319.517314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 71589.887640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 73669.751117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69026.692088                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 214879.134509                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 214879.134509                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 215041.604198                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu1.data       215800                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu2.data       214875                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu3.data 214785.714286                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 215042.097489                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu0.data 214922.813382                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu1.data       215800                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu2.data       214875                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu3.data 214785.714286                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 214923.424328                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3628                       # Transaction distribution
system.membus.trans_dist::ReadResp              16969                       # Transaction distribution
system.membus.trans_dist::WriteReq               1354                       # Transaction distribution
system.membus.trans_dist::WriteResp              1354                       # Transaction distribution
system.membus.trans_dist::Writeback              8971                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10026                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              480                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            245                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             331                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8692                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8680                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13341                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        64107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        74071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  74071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1983488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1988736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1988736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              406                       # Total snoops (count)
system.membus.snoop_fanout::samples             46737                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   46737    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               46737                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8117997                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            77455495                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          126854670                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               3628                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             33158                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1354                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1354                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            23183                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           31922                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             695                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           254                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            949                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10303                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10303                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14924                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        14606                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        15428                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        49078                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          192                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        21910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        24250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         8577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                123391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       362112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1382062                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         4200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       490880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       774066                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        98432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       290104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3405504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           23250                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           106493                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.205985                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.404422                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  84557     79.40%     79.40% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  21936     20.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             106493                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           57168498                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8490494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          24517977                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy             88494                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            107997                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          11517971                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          12846947                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2321467                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4726973                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
