# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../SAP_1.srcs/sources_1/new/adder_subtractor.vhd" \

# Do not sort compile order
nosort
