# ASYNC-FIFO
This Project contains the Verilog implementation of an Asynchronous FIFO. The FIFO is designed to handle data transfer between two clock domains with different frequencies, ensuring reliable data communication without metastability issues
