# ðŸš€ About Me

Hey there! I'm on an exciting journey in the world of Digital VLSI, where I'm on a mission to engineer the future of integrated circuits. My passion lies in creating revolutionary solutions and pushing the boundaries of digital VLSI design.

## ðŸ“š Education
- **Master of Science in Computer Engineering** (May 2024)  
  Arizona State University, Tempe, AZ

- **Bachelor of Engineering in Medical Electronics** (May 2022)  
  B.M.S College of Engineering, Bangalore, India

## ðŸ’» Technical Expertise
- **EDA Tools:** Keil, Tina-Ti, ModelSim, Cadence (Virtuoso, Innovus, HSPICE), Synopsys (Design Compiler, Primetime, VCS, Verdi), Mentor Graphics Calibre, Xilinx (Vivado, ISE), QuartusPrime, Spectre
- **Programming Languages:** Python, C, C++, Verilog, VHDL, System Verilog (UVM), TCL, Perl
- **Computer Architecture:** RISC-V, ARM, Branch Predictors, Cache Design, Coherence Protocols, AMBA, I2C, UART, SPI
- **Physical Design:** Floorplanning, Place and Route, Clock Tree Synthesis, Static Timing Analysis, Power Analysis, Physical Verification, Electromigration, IR Analysis

Feel free to reach out to me on [LinkedIn](https://www.linkedin.com/in/sidhartha-g) or via email at sidharthagiridhar@gmail.com for any discussions or collaborations related to Digital VLSI or any related endeavors.




