// Seed: 91608565
module module_0 #(
    parameter id_8 = 32'd69
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  logic [-1 : ~  1] id_7;
  ;
  initial begin : LABEL_0
    $clog2(96);
    ;
  end
  tri1  _id_8 = -1;
  logic id_9;
  assign #id_10 id_10 = id_3;
  wire id_11;
  wire [id_8 : -1] id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign #1 id_3 = -1;
  logic id_4;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4,
      id_3
  );
endmodule
