AArch64 Y001
(* IRG *)
{
int x=100;
0:X0=x;
0:GCR_EL1=0xFFFFFFFFFFFF0000; (* RRND=1, Exclude=0 *)
}
 P0            ;
 IRG X1,X0     ;
exists 0:X1=x:t2

