$date
	Sun Oct 23 03:11:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#814432
b10 !
1"
#814434
b10 &
b10 %
1$
#814435
0"
#814438
b1 &
1#
b1 %
#814442
b0 &
b0 %
0#
0$
#1784065
b1100 !
1"
#1784066
b1100 &
b1100 %
1$
#1784067
0"
#1784070
b110 &
b110 %
#1784074
b11 &
b11 %
#1784078
b1010 &
b1010 %
#1784082
b101 &
b101 %
#1784086
b10000 &
b10000 %
#1784090
b1000 &
b1000 %
#1784094
b100 &
b100 %
#1784098
b10 &
b10 %
#1784102
b1 &
1#
b1 %
#1784106
b0 &
b0 %
0#
0$
#2810739
b10001 !
1"
#2810742
b10001 &
b10001 %
1$
#2810743
0"
#2810746
b110100 &
b110100 %
#2810750
b11010 &
b11010 %
#2810754
b1101 &
b1101 %
#2810758
b101000 &
b101000 %
#2810762
b10100 &
b10100 %
#2810766
b1010 &
b1010 %
#2810770
b101 &
b101 %
#2810774
b10000 &
b10000 %
#2810778
b1000 &
b1000 %
#2810782
b100 &
b100 %
#2810786
b10 &
b10 %
#2810790
b1 &
1#
b1 %
#2810794
b0 &
b0 %
0#
0$
#4500012
