
Objectify.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006640  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00086640  00086640  0000e640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a44  20070000  00086648  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000035c  20070a44  0008708c  00010a44  2**2
                  ALLOC
  4 .stack        00002000  20070da0  000873e8  00010a44  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00010a44  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010a6d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00013428  00000000  00000000  00010ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003462  00000000  00000000  00023ef0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006bcd  00000000  00000000  00027352  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000d20  00000000  00000000  0002df1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c78  00000000  00000000  0002ec3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001b934  00000000  00000000  0002f8b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00014f00  00000000  00000000  0004b1eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006ff2b  00000000  00000000  000600eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000027ac  00000000  00000000  000d0018  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072da0 	.word	0x20072da0
   80004:	00082769 	.word	0x00082769
   80008:	00082765 	.word	0x00082765
   8000c:	00082765 	.word	0x00082765
   80010:	00082765 	.word	0x00082765
   80014:	00082765 	.word	0x00082765
   80018:	00082765 	.word	0x00082765
	...
   8002c:	00082765 	.word	0x00082765
   80030:	00082765 	.word	0x00082765
   80034:	00000000 	.word	0x00000000
   80038:	00082765 	.word	0x00082765
   8003c:	00082765 	.word	0x00082765
   80040:	00082765 	.word	0x00082765
   80044:	00082765 	.word	0x00082765
   80048:	00082765 	.word	0x00082765
   8004c:	00082765 	.word	0x00082765
   80050:	00082765 	.word	0x00082765
   80054:	00082765 	.word	0x00082765
   80058:	00082765 	.word	0x00082765
   8005c:	00082765 	.word	0x00082765
   80060:	00082765 	.word	0x00082765
   80064:	00082765 	.word	0x00082765
   80068:	00000000 	.word	0x00000000
   8006c:	00081491 	.word	0x00081491
   80070:	000814a5 	.word	0x000814a5
   80074:	000814b9 	.word	0x000814b9
   80078:	000814cd 	.word	0x000814cd
	...
   80084:	00082985 	.word	0x00082985
   80088:	00082765 	.word	0x00082765
   8008c:	00082765 	.word	0x00082765
   80090:	00082765 	.word	0x00082765
   80094:	00082765 	.word	0x00082765
   80098:	00082765 	.word	0x00082765
   8009c:	00082765 	.word	0x00082765
   800a0:	00082765 	.word	0x00082765
   800a4:	00000000 	.word	0x00000000
   800a8:	00082765 	.word	0x00082765
   800ac:	00082765 	.word	0x00082765
   800b0:	00082765 	.word	0x00082765
   800b4:	00082765 	.word	0x00082765
   800b8:	00082765 	.word	0x00082765
   800bc:	00082765 	.word	0x00082765
   800c0:	00082765 	.word	0x00082765
   800c4:	00082765 	.word	0x00082765
   800c8:	00082765 	.word	0x00082765
   800cc:	00082765 	.word	0x00082765
   800d0:	00082765 	.word	0x00082765
   800d4:	00082765 	.word	0x00082765
   800d8:	00082765 	.word	0x00082765
   800dc:	00082765 	.word	0x00082765
   800e0:	00081b7d 	.word	0x00081b7d
   800e4:	00082765 	.word	0x00082765
   800e8:	00082765 	.word	0x00082765
   800ec:	00082765 	.word	0x00082765
   800f0:	00082765 	.word	0x00082765

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070a44 	.word	0x20070a44
   80110:	00000000 	.word	0x00000000
   80114:	00086648 	.word	0x00086648

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00086648 	.word	0x00086648
   8013c:	20070a48 	.word	0x20070a48
   80140:	00086648 	.word	0x00086648
   80144:	00000000 	.word	0x00000000

00080148 <pulseIn>:
uint16_t static tick = 0;
uint8_t static angle = 0;
uint8_t static reset_tick = 0;

long pulseIn()
{
   80148:	b538      	push	{r3, r4, r5, lr}
	//printf("pulseread");
	//timeout zone
	unsigned long numloops = 0;
   8014a:	2400      	movs	r4, #0
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   8014c:	4a17      	ldr	r2, [pc, #92]	; (801ac <pulseIn+0x64>)
	unsigned long maxloops = 250000;
	unsigned long width = 0;
	// wait for the pulse to start
	while (ioport_get_pin_level(echo)== LOW)
	{
		if (numloops++ == maxloops)
   8014e:	4918      	ldr	r1, [pc, #96]	; (801b0 <pulseIn+0x68>)
	//timeout zone
	unsigned long numloops = 0;
	unsigned long maxloops = 250000;
	unsigned long width = 0;
	// wait for the pulse to start
	while (ioport_get_pin_level(echo)== LOW)
   80150:	e00e      	b.n	80170 <pulseIn+0x28>
	{
		if (numloops++ == maxloops)
   80152:	3401      	adds	r4, #1
   80154:	428c      	cmp	r4, r1
   80156:	d10b      	bne.n	80170 <pulseIn+0x28>
		{
			printf("brokenLOW\n");
   80158:	4816      	ldr	r0, [pc, #88]	; (801b4 <pulseIn+0x6c>)
   8015a:	4b17      	ldr	r3, [pc, #92]	; (801b8 <pulseIn+0x70>)
   8015c:	4798      	blx	r3
   8015e:	4b13      	ldr	r3, [pc, #76]	; (801ac <pulseIn+0x64>)
   80160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			break;
		}
	}
	
	// wait for the pulse to stop @ here we are measuring the pulse width = incrementing the WIDTH value by one each cycle. atmega328 1 micro second is equal to 16 cycles.
	while (ioport_get_pin_level(echo)==HIGH)
   80162:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
   80166:	d01a      	beq.n	8019e <pulseIn+0x56>
	{
		if (numloops++ == maxloops)
   80168:	4b14      	ldr	r3, [pc, #80]	; (801bc <pulseIn+0x74>)
   8016a:	429c      	cmp	r4, r3
   8016c:	d10e      	bne.n	8018c <pulseIn+0x44>
   8016e:	e008      	b.n	80182 <pulseIn+0x3a>
   80170:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
	//timeout zone
	unsigned long numloops = 0;
	unsigned long maxloops = 250000;
	unsigned long width = 0;
	// wait for the pulse to start
	while (ioport_get_pin_level(echo)== LOW)
   80172:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
   80176:	d0ec      	beq.n	80152 <pulseIn+0xa>
   80178:	e7f1      	b.n	8015e <pulseIn+0x16>
   8017a:	1963      	adds	r3, r4, r5
	}
	
	// wait for the pulse to stop @ here we are measuring the pulse width = incrementing the WIDTH value by one each cycle. atmega328 1 micro second is equal to 16 cycles.
	while (ioport_get_pin_level(echo)==HIGH)
	{
		if (numloops++ == maxloops)
   8017c:	428b      	cmp	r3, r1
   8017e:	d108      	bne.n	80192 <pulseIn+0x4a>
   80180:	e000      	b.n	80184 <pulseIn+0x3c>
   80182:	2500      	movs	r5, #0
		{
			printf("brokenHIGH: Too far away\n");
   80184:	480e      	ldr	r0, [pc, #56]	; (801c0 <pulseIn+0x78>)
   80186:	4b0c      	ldr	r3, [pc, #48]	; (801b8 <pulseIn+0x70>)
   80188:	4798      	blx	r3
			break;
   8018a:	e009      	b.n	801a0 <pulseIn+0x58>
	}
	
	// wait for the pulse to stop @ here we are measuring the pulse width = incrementing the WIDTH value by one each cycle. atmega328 1 micro second is equal to 16 cycles.
	while (ioport_get_pin_level(echo)==HIGH)
	{
		if (numloops++ == maxloops)
   8018c:	2500      	movs	r5, #0
   8018e:	4a07      	ldr	r2, [pc, #28]	; (801ac <pulseIn+0x64>)
   80190:	490a      	ldr	r1, [pc, #40]	; (801bc <pulseIn+0x74>)
		{
			printf("brokenHIGH: Too far away\n");
			break;
		}
		width++;
   80192:	3501      	adds	r5, #1
   80194:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
			break;
		}
	}
	
	// wait for the pulse to stop @ here we are measuring the pulse width = incrementing the WIDTH value by one each cycle. atmega328 1 micro second is equal to 16 cycles.
	while (ioport_get_pin_level(echo)==HIGH)
   80196:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
   8019a:	d1ee      	bne.n	8017a <pulseIn+0x32>
   8019c:	e000      	b.n	801a0 <pulseIn+0x58>
   8019e:	2500      	movs	r5, #0
			printf("brokenHIGH: Too far away\n");
			break;
		}
		width++;
	}
	return width/scaling;
   801a0:	0868      	lsrs	r0, r5, #1
   801a2:	4b08      	ldr	r3, [pc, #32]	; (801c4 <pulseIn+0x7c>)
   801a4:	fba3 2000 	umull	r2, r0, r3, r0
}
   801a8:	0940      	lsrs	r0, r0, #5
   801aa:	bd38      	pop	{r3, r4, r5, pc}
   801ac:	400e1200 	.word	0x400e1200
   801b0:	0003d091 	.word	0x0003d091
   801b4:	0008647c 	.word	0x0008647c
   801b8:	00083af9 	.word	0x00083af9
   801bc:	0003d090 	.word	0x0003d090
   801c0:	00086488 	.word	0x00086488
   801c4:	4c8f8d29 	.word	0x4c8f8d29

000801c8 <servoDirection>:
	servoDirection(angle);
	preDist = dist;
}

void servoDirection(uint8_t angle)
{
   801c8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
	
	//printf("Angle: %d\n", angle);
	pulseWidth = ((angle*10.6) + 500);
   801cc:	4b18      	ldr	r3, [pc, #96]	; (80230 <servoDirection+0x68>)
   801ce:	4798      	blx	r3
   801d0:	a313      	add	r3, pc, #76	; (adr r3, 80220 <servoDirection+0x58>)
   801d2:	e9d3 2300 	ldrd	r2, r3, [r3]
   801d6:	4c17      	ldr	r4, [pc, #92]	; (80234 <servoDirection+0x6c>)
   801d8:	47a0      	blx	r4
   801da:	2200      	movs	r2, #0
   801dc:	4b16      	ldr	r3, [pc, #88]	; (80238 <servoDirection+0x70>)
   801de:	4c17      	ldr	r4, [pc, #92]	; (8023c <servoDirection+0x74>)
   801e0:	47a0      	blx	r4
   801e2:	4b17      	ldr	r3, [pc, #92]	; (80240 <servoDirection+0x78>)
   801e4:	4798      	blx	r3
   801e6:	4b17      	ldr	r3, [pc, #92]	; (80244 <servoDirection+0x7c>)
   801e8:	6018      	str	r0, [r3, #0]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   801ea:	4d17      	ldr	r5, [pc, #92]	; (80248 <servoDirection+0x80>)
   801ec:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   801f0:	632e      	str	r6, [r5, #48]	; 0x30
	ioport_set_pin_level(servo, HIGH);
	delay_us(pulseWidth);
   801f2:	a30d      	add	r3, pc, #52	; (adr r3, 80228 <servoDirection+0x60>)
   801f4:	e9d3 2300 	ldrd	r2, r3, [r3]
   801f8:	4914      	ldr	r1, [pc, #80]	; (8024c <servoDirection+0x84>)
   801fa:	4690      	mov	r8, r2
   801fc:	4699      	mov	r9, r3
   801fe:	fbe1 8900 	umlal	r8, r9, r1, r0
   80202:	4640      	mov	r0, r8
   80204:	4649      	mov	r1, r9
   80206:	4a12      	ldr	r2, [pc, #72]	; (80250 <servoDirection+0x88>)
   80208:	2300      	movs	r3, #0
   8020a:	4c12      	ldr	r4, [pc, #72]	; (80254 <servoDirection+0x8c>)
   8020c:	47a0      	blx	r4
   8020e:	4c12      	ldr	r4, [pc, #72]	; (80258 <servoDirection+0x90>)
   80210:	47a0      	blx	r4
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80212:	636e      	str	r6, [r5, #52]	; 0x34
	ioport_set_pin_level(servo, LOW);
	delay_us(20000);
   80214:	4811      	ldr	r0, [pc, #68]	; (8025c <servoDirection+0x94>)
   80216:	47a0      	blx	r4
   80218:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
   8021c:	f3af 8000 	nop.w
   80220:	33333333 	.word	0x33333333
   80224:	40253333 	.word	0x40253333
   80228:	00d59f7f 	.word	0x00d59f7f
   8022c:	00000000 	.word	0x00000000
   80230:	00082ea9 	.word	0x00082ea9
   80234:	00082f75 	.word	0x00082f75
   80238:	407f4000 	.word	0x407f4000
   8023c:	00082c11 	.word	0x00082c11
   80240:	000834a9 	.word	0x000834a9
   80244:	20070a60 	.word	0x20070a60
   80248:	400e1200 	.word	0x400e1200
   8024c:	0501bd00 	.word	0x0501bd00
   80250:	00d59f80 	.word	0x00d59f80
   80254:	000834e9 	.word	0x000834e9
   80258:	20070001 	.word	0x20070001
   8025c:	0001d4c0 	.word	0x0001d4c0

00080260 <servoControll>:
	}
	return width/scaling;
}

void servoControll(unsigned long dist)
{
   80260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80264:	4680      	mov	r8, r0
	switch(status){
   80266:	4b80      	ldr	r3, [pc, #512]	; (80468 <servoControll+0x208>)
   80268:	781b      	ldrb	r3, [r3, #0]
   8026a:	2b03      	cmp	r3, #3
   8026c:	f200 80e2 	bhi.w	80434 <servoControll+0x1d4>
   80270:	e8df f013 	tbh	[pc, r3, lsl #1]
   80274:	008d0004 	.word	0x008d0004
   80278:	00cf0034 	.word	0x00cf0034
		
		case STATUS_SEARCHING:
		
		if(preDist>0 && dist <= (preDist/1.2) && dist<60)
   8027c:	4b7b      	ldr	r3, [pc, #492]	; (8046c <servoControll+0x20c>)
   8027e:	781e      	ldrb	r6, [r3, #0]
   80280:	2e00      	cmp	r6, #0
   80282:	d026      	beq.n	802d2 <servoControll+0x72>
   80284:	4b7a      	ldr	r3, [pc, #488]	; (80470 <servoControll+0x210>)
   80286:	4798      	blx	r3
   80288:	4604      	mov	r4, r0
   8028a:	460d      	mov	r5, r1
   8028c:	4630      	mov	r0, r6
   8028e:	4b79      	ldr	r3, [pc, #484]	; (80474 <servoControll+0x214>)
   80290:	4798      	blx	r3
   80292:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
   80296:	4b78      	ldr	r3, [pc, #480]	; (80478 <servoControll+0x218>)
   80298:	4e78      	ldr	r6, [pc, #480]	; (8047c <servoControll+0x21c>)
   8029a:	47b0      	blx	r6
   8029c:	4602      	mov	r2, r0
   8029e:	460b      	mov	r3, r1
   802a0:	4620      	mov	r0, r4
   802a2:	4629      	mov	r1, r5
   802a4:	4c76      	ldr	r4, [pc, #472]	; (80480 <servoControll+0x220>)
   802a6:	47a0      	blx	r4
   802a8:	b198      	cbz	r0, 802d2 <servoControll+0x72>
   802aa:	f1b8 0f3b 	cmp.w	r8, #59	; 0x3b
   802ae:	d810      	bhi.n	802d2 <servoControll+0x72>
		{
			mappingDist = dist;
   802b0:	4b74      	ldr	r3, [pc, #464]	; (80484 <servoControll+0x224>)
   802b2:	f883 8000 	strb.w	r8, [r3]
			status = STATUS_MAPPING;
   802b6:	2202      	movs	r2, #2
   802b8:	4b6b      	ldr	r3, [pc, #428]	; (80468 <servoControll+0x208>)
   802ba:	701a      	strb	r2, [r3, #0]
			mappingAngle = angle;
   802bc:	4b72      	ldr	r3, [pc, #456]	; (80488 <servoControll+0x228>)
   802be:	781a      	ldrb	r2, [r3, #0]
   802c0:	4b72      	ldr	r3, [pc, #456]	; (8048c <servoControll+0x22c>)
   802c2:	701a      	strb	r2, [r3, #0]
			tick++;
   802c4:	4b72      	ldr	r3, [pc, #456]	; (80490 <servoControll+0x230>)
   802c6:	881a      	ldrh	r2, [r3, #0]
   802c8:	3201      	adds	r2, #1
   802ca:	801a      	strh	r2, [r3, #0]
			printf("Mapping started\n");
   802cc:	4871      	ldr	r0, [pc, #452]	; (80494 <servoControll+0x234>)
   802ce:	4b72      	ldr	r3, [pc, #456]	; (80498 <servoControll+0x238>)
   802d0:	4798      	blx	r3
		}
		
		angle++;
   802d2:	4b6d      	ldr	r3, [pc, #436]	; (80488 <servoControll+0x228>)
   802d4:	781a      	ldrb	r2, [r3, #0]
   802d6:	3201      	adds	r2, #1
   802d8:	701a      	strb	r2, [r3, #0]
		break;
   802da:	e0ab      	b.n	80434 <servoControll+0x1d4>
		
		case STATUS_MAPPING:
		
		if(dist >= (mappingDist*0.80) && dist <= (mappingDist*1.20)){
   802dc:	4b64      	ldr	r3, [pc, #400]	; (80470 <servoControll+0x210>)
   802de:	4798      	blx	r3
   802e0:	4604      	mov	r4, r0
   802e2:	460d      	mov	r5, r1
   802e4:	4b67      	ldr	r3, [pc, #412]	; (80484 <servoControll+0x224>)
   802e6:	7818      	ldrb	r0, [r3, #0]
   802e8:	4b62      	ldr	r3, [pc, #392]	; (80474 <servoControll+0x214>)
   802ea:	4798      	blx	r3
   802ec:	4606      	mov	r6, r0
   802ee:	460f      	mov	r7, r1
   802f0:	a35b      	add	r3, pc, #364	; (adr r3, 80460 <servoControll+0x200>)
   802f2:	e9d3 2300 	ldrd	r2, r3, [r3]
   802f6:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 8049c <servoControll+0x23c>
   802fa:	47e0      	blx	ip
   802fc:	4602      	mov	r2, r0
   802fe:	460b      	mov	r3, r1
   80300:	4620      	mov	r0, r4
   80302:	4629      	mov	r1, r5
   80304:	f8df c1c4 	ldr.w	ip, [pc, #452]	; 804cc <servoControll+0x26c>
   80308:	47e0      	blx	ip
   8030a:	b1a8      	cbz	r0, 80338 <servoControll+0xd8>
   8030c:	4630      	mov	r0, r6
   8030e:	4639      	mov	r1, r7
   80310:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
   80314:	4b58      	ldr	r3, [pc, #352]	; (80478 <servoControll+0x218>)
   80316:	4e61      	ldr	r6, [pc, #388]	; (8049c <servoControll+0x23c>)
   80318:	47b0      	blx	r6
   8031a:	4602      	mov	r2, r0
   8031c:	460b      	mov	r3, r1
   8031e:	4620      	mov	r0, r4
   80320:	4629      	mov	r1, r5
   80322:	4c57      	ldr	r4, [pc, #348]	; (80480 <servoControll+0x220>)
   80324:	47a0      	blx	r4
   80326:	b138      	cbz	r0, 80338 <servoControll+0xd8>
			
			printf("%d / 2 readings within mapping distance\n", tick);
   80328:	4c59      	ldr	r4, [pc, #356]	; (80490 <servoControll+0x230>)
   8032a:	485d      	ldr	r0, [pc, #372]	; (804a0 <servoControll+0x240>)
   8032c:	8821      	ldrh	r1, [r4, #0]
   8032e:	4b5a      	ldr	r3, [pc, #360]	; (80498 <servoControll+0x238>)
   80330:	4798      	blx	r3
			tick++;
   80332:	8823      	ldrh	r3, [r4, #0]
   80334:	3301      	adds	r3, #1
   80336:	8023      	strh	r3, [r4, #0]
			//sum = sum + deg;
		}
		
		if(tick>2){
   80338:	4b55      	ldr	r3, [pc, #340]	; (80490 <servoControll+0x230>)
   8033a:	881b      	ldrh	r3, [r3, #0]
   8033c:	2b02      	cmp	r3, #2
   8033e:	d910      	bls.n	80362 <servoControll+0x102>
			status = STATUS_FOUND;
   80340:	2201      	movs	r2, #1
   80342:	4b49      	ldr	r3, [pc, #292]	; (80468 <servoControll+0x208>)
   80344:	701a      	strb	r2, [r3, #0]
			mappingAngle = angle; //onödig?
   80346:	4b50      	ldr	r3, [pc, #320]	; (80488 <servoControll+0x228>)
   80348:	7819      	ldrb	r1, [r3, #0]
   8034a:	4b50      	ldr	r3, [pc, #320]	; (8048c <servoControll+0x22c>)
   8034c:	7019      	strb	r1, [r3, #0]
			printf("Found something at angle: %d degrees\n", angle);
   8034e:	4855      	ldr	r0, [pc, #340]	; (804a4 <servoControll+0x244>)
   80350:	4c51      	ldr	r4, [pc, #324]	; (80498 <servoControll+0x238>)
   80352:	47a0      	blx	r4
			printf("The distance to object is: %d cm\n", dist);
   80354:	4854      	ldr	r0, [pc, #336]	; (804a8 <servoControll+0x248>)
   80356:	4641      	mov	r1, r8
   80358:	47a0      	blx	r4
			tick = 0;
   8035a:	2200      	movs	r2, #0
   8035c:	4b4c      	ldr	r3, [pc, #304]	; (80490 <servoControll+0x230>)
   8035e:	801a      	strh	r2, [r3, #0]
   80360:	e010      	b.n	80384 <servoControll+0x124>
		} else if(angle > (mappingAngle + 10))
   80362:	4b49      	ldr	r3, [pc, #292]	; (80488 <servoControll+0x228>)
   80364:	781a      	ldrb	r2, [r3, #0]
   80366:	4b49      	ldr	r3, [pc, #292]	; (8048c <servoControll+0x22c>)
   80368:	781b      	ldrb	r3, [r3, #0]
   8036a:	330a      	adds	r3, #10
   8036c:	429a      	cmp	r2, r3
   8036e:	dd09      	ble.n	80384 <servoControll+0x124>
		{
			printf("Too few readings within mapping distance\n");
   80370:	484e      	ldr	r0, [pc, #312]	; (804ac <servoControll+0x24c>)
   80372:	4c49      	ldr	r4, [pc, #292]	; (80498 <servoControll+0x238>)
   80374:	47a0      	blx	r4
			tick = 0;
   80376:	2300      	movs	r3, #0
   80378:	4a45      	ldr	r2, [pc, #276]	; (80490 <servoControll+0x230>)
   8037a:	8013      	strh	r3, [r2, #0]
			status = STATUS_SEARCHING;
   8037c:	4a3a      	ldr	r2, [pc, #232]	; (80468 <servoControll+0x208>)
   8037e:	7013      	strb	r3, [r2, #0]
			printf("Started Search\n");
   80380:	484b      	ldr	r0, [pc, #300]	; (804b0 <servoControll+0x250>)
   80382:	47a0      	blx	r4
		}
		
		angle++;
   80384:	4b40      	ldr	r3, [pc, #256]	; (80488 <servoControll+0x228>)
   80386:	781a      	ldrb	r2, [r3, #0]
   80388:	3201      	adds	r2, #1
   8038a:	701a      	strb	r2, [r3, #0]
		break;
   8038c:	e052      	b.n	80434 <servoControll+0x1d4>
		
		case STATUS_FOUND:
		
		if(dist < (mappingDist*0.80) || dist > (mappingDist*1.20) || dist > 60)
   8038e:	4b38      	ldr	r3, [pc, #224]	; (80470 <servoControll+0x210>)
   80390:	4798      	blx	r3
   80392:	4604      	mov	r4, r0
   80394:	460d      	mov	r5, r1
   80396:	4b3b      	ldr	r3, [pc, #236]	; (80484 <servoControll+0x224>)
   80398:	7818      	ldrb	r0, [r3, #0]
   8039a:	4b36      	ldr	r3, [pc, #216]	; (80474 <servoControll+0x214>)
   8039c:	4798      	blx	r3
   8039e:	4606      	mov	r6, r0
   803a0:	460f      	mov	r7, r1
   803a2:	a32f      	add	r3, pc, #188	; (adr r3, 80460 <servoControll+0x200>)
   803a4:	e9d3 2300 	ldrd	r2, r3, [r3]
   803a8:	f8df c0f0 	ldr.w	ip, [pc, #240]	; 8049c <servoControll+0x23c>
   803ac:	47e0      	blx	ip
   803ae:	4602      	mov	r2, r0
   803b0:	460b      	mov	r3, r1
   803b2:	4620      	mov	r0, r4
   803b4:	4629      	mov	r1, r5
   803b6:	f8df c118 	ldr.w	ip, [pc, #280]	; 804d0 <servoControll+0x270>
   803ba:	47e0      	blx	ip
   803bc:	b980      	cbnz	r0, 803e0 <servoControll+0x180>
   803be:	4630      	mov	r0, r6
   803c0:	4639      	mov	r1, r7
   803c2:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
   803c6:	4b2c      	ldr	r3, [pc, #176]	; (80478 <servoControll+0x218>)
   803c8:	4e34      	ldr	r6, [pc, #208]	; (8049c <servoControll+0x23c>)
   803ca:	47b0      	blx	r6
   803cc:	4602      	mov	r2, r0
   803ce:	460b      	mov	r3, r1
   803d0:	4620      	mov	r0, r4
   803d2:	4629      	mov	r1, r5
   803d4:	4c37      	ldr	r4, [pc, #220]	; (804b4 <servoControll+0x254>)
   803d6:	47a0      	blx	r4
   803d8:	b910      	cbnz	r0, 803e0 <servoControll+0x180>
   803da:	f1b8 0f3c 	cmp.w	r8, #60	; 0x3c
   803de:	d914      	bls.n	8040a <servoControll+0x1aa>
		{
			printf(" %d / 5 readings divert too much from mapping distance\n", errors);
   803e0:	4c35      	ldr	r4, [pc, #212]	; (804b8 <servoControll+0x258>)
   803e2:	4836      	ldr	r0, [pc, #216]	; (804bc <servoControll+0x25c>)
   803e4:	7821      	ldrb	r1, [r4, #0]
   803e6:	4b2c      	ldr	r3, [pc, #176]	; (80498 <servoControll+0x238>)
   803e8:	4798      	blx	r3
			errors++;
   803ea:	7823      	ldrb	r3, [r4, #0]
   803ec:	3301      	adds	r3, #1
   803ee:	b2db      	uxtb	r3, r3
			if(errors > 5)
   803f0:	2b05      	cmp	r3, #5
   803f2:	d801      	bhi.n	803f8 <servoControll+0x198>
		case STATUS_FOUND:
		
		if(dist < (mappingDist*0.80) || dist > (mappingDist*1.20) || dist > 60)
		{
			printf(" %d / 5 readings divert too much from mapping distance\n", errors);
			errors++;
   803f4:	7023      	strb	r3, [r4, #0]
   803f6:	e01d      	b.n	80434 <servoControll+0x1d4>
			if(errors > 5)
			{
				errors = 0;
   803f8:	2400      	movs	r4, #0
   803fa:	4b2f      	ldr	r3, [pc, #188]	; (804b8 <servoControll+0x258>)
   803fc:	701c      	strb	r4, [r3, #0]
				printf("Object lost; starting search \n");
   803fe:	4830      	ldr	r0, [pc, #192]	; (804c0 <servoControll+0x260>)
   80400:	4b25      	ldr	r3, [pc, #148]	; (80498 <servoControll+0x238>)
   80402:	4798      	blx	r3
				status = STATUS_SEARCHING;
   80404:	4b18      	ldr	r3, [pc, #96]	; (80468 <servoControll+0x208>)
   80406:	701c      	strb	r4, [r3, #0]
   80408:	e014      	b.n	80434 <servoControll+0x1d4>
			}
			break;
		}
		errors = 0;
   8040a:	2200      	movs	r2, #0
   8040c:	4b2a      	ldr	r3, [pc, #168]	; (804b8 <servoControll+0x258>)
   8040e:	701a      	strb	r2, [r3, #0]
		break;
   80410:	e010      	b.n	80434 <servoControll+0x1d4>
		
		case ANGLE_RESET:
			
			angle = 0;
   80412:	2200      	movs	r2, #0
   80414:	4b1c      	ldr	r3, [pc, #112]	; (80488 <servoControll+0x228>)
   80416:	701a      	strb	r2, [r3, #0]
			reset_tick++;
   80418:	4b2a      	ldr	r3, [pc, #168]	; (804c4 <servoControll+0x264>)
   8041a:	781b      	ldrb	r3, [r3, #0]
   8041c:	3301      	adds	r3, #1
   8041e:	b2db      	uxtb	r3, r3
			if (reset_tick == 30)
   80420:	2b1e      	cmp	r3, #30
   80422:	d002      	beq.n	8042a <servoControll+0x1ca>
		break;
		
		case ANGLE_RESET:
			
			angle = 0;
			reset_tick++;
   80424:	4a27      	ldr	r2, [pc, #156]	; (804c4 <servoControll+0x264>)
   80426:	7013      	strb	r3, [r2, #0]
   80428:	e004      	b.n	80434 <servoControll+0x1d4>
			if (reset_tick == 30)
			{
				reset_tick = 0;
   8042a:	2300      	movs	r3, #0
   8042c:	4a25      	ldr	r2, [pc, #148]	; (804c4 <servoControll+0x264>)
   8042e:	7013      	strb	r3, [r2, #0]
				status = STATUS_SEARCHING;
   80430:	4a0d      	ldr	r2, [pc, #52]	; (80468 <servoControll+0x208>)
   80432:	7013      	strb	r3, [r2, #0]
			}
		
	}
	

	if(angle > 180)
   80434:	4b14      	ldr	r3, [pc, #80]	; (80488 <servoControll+0x228>)
   80436:	781b      	ldrb	r3, [r3, #0]
   80438:	2bb4      	cmp	r3, #180	; 0xb4
   8043a:	d905      	bls.n	80448 <servoControll+0x1e8>
	{
		angle = 0;
   8043c:	2200      	movs	r2, #0
   8043e:	4b12      	ldr	r3, [pc, #72]	; (80488 <servoControll+0x228>)
   80440:	701a      	strb	r2, [r3, #0]
		status = ANGLE_RESET;
   80442:	2203      	movs	r2, #3
   80444:	4b08      	ldr	r3, [pc, #32]	; (80468 <servoControll+0x208>)
   80446:	701a      	strb	r2, [r3, #0]
	}
	servoDirection(angle);
   80448:	4b0f      	ldr	r3, [pc, #60]	; (80488 <servoControll+0x228>)
   8044a:	7818      	ldrb	r0, [r3, #0]
   8044c:	4b1e      	ldr	r3, [pc, #120]	; (804c8 <servoControll+0x268>)
   8044e:	4798      	blx	r3
	preDist = dist;
   80450:	4b06      	ldr	r3, [pc, #24]	; (8046c <servoControll+0x20c>)
   80452:	f883 8000 	strb.w	r8, [r3]
   80456:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8045a:	bf00      	nop
   8045c:	f3af 8000 	nop.w
   80460:	9999999a 	.word	0x9999999a
   80464:	3fe99999 	.word	0x3fe99999
   80468:	20070a6d 	.word	0x20070a6d
   8046c:	20070a6a 	.word	0x20070a6a
   80470:	00082e89 	.word	0x00082e89
   80474:	00082ea9 	.word	0x00082ea9
   80478:	3ff33333 	.word	0x3ff33333
   8047c:	000831c9 	.word	0x000831c9
   80480:	0008346d 	.word	0x0008346d
   80484:	20070a6c 	.word	0x20070a6c
   80488:	20070a6b 	.word	0x20070a6b
   8048c:	20070a64 	.word	0x20070a64
   80490:	20070a66 	.word	0x20070a66
   80494:	000864a4 	.word	0x000864a4
   80498:	00083af9 	.word	0x00083af9
   8049c:	00082f75 	.word	0x00082f75
   804a0:	000864b8 	.word	0x000864b8
   804a4:	000864e4 	.word	0x000864e4
   804a8:	0008650c 	.word	0x0008650c
   804ac:	00086530 	.word	0x00086530
   804b0:	0008655c 	.word	0x0008655c
   804b4:	00083495 	.word	0x00083495
   804b8:	20070a68 	.word	0x20070a68
   804bc:	0008656c 	.word	0x0008656c
   804c0:	000865a4 	.word	0x000865a4
   804c4:	20070a69 	.word	0x20070a69
   804c8:	000801c9 	.word	0x000801c9
   804cc:	00083481 	.word	0x00083481
   804d0:	00083459 	.word	0x00083459
   804d4:	f3af 8000 	nop.w

000804d8 <testingUltraSound>:
}



void testingUltraSound()
{
   804d8:	b570      	push	{r4, r5, r6, lr}
   804da:	4c08      	ldr	r4, [pc, #32]	; (804fc <testingUltraSound+0x24>)
   804dc:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
   804e0:	6365      	str	r5, [r4, #52]	; 0x34
	unsigned long distance;
	

	
	ioport_set_pin_level(trig, LOW);
	delay_us(2);
   804e2:	200c      	movs	r0, #12
   804e4:	4e06      	ldr	r6, [pc, #24]	; (80500 <testingUltraSound+0x28>)
   804e6:	47b0      	blx	r6
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   804e8:	6325      	str	r5, [r4, #48]	; 0x30
	ioport_set_pin_level(trig, HIGH);
	delay_us(10);
   804ea:	203c      	movs	r0, #60	; 0x3c
   804ec:	47b0      	blx	r6
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   804ee:	6365      	str	r5, [r4, #52]	; 0x34
	ioport_set_pin_level(trig, LOW);
	distance = pulseIn();
   804f0:	4b04      	ldr	r3, [pc, #16]	; (80504 <testingUltraSound+0x2c>)
   804f2:	4798      	blx	r3
	//distance = 0;
	//printf("%d cm\n", distance);
	servoControll(distance);
   804f4:	4b04      	ldr	r3, [pc, #16]	; (80508 <testingUltraSound+0x30>)
   804f6:	4798      	blx	r3
   804f8:	bd70      	pop	{r4, r5, r6, pc}
   804fa:	bf00      	nop
   804fc:	400e1200 	.word	0x400e1200
   80500:	20070001 	.word	0x20070001
   80504:	00080149 	.word	0x00080149
   80508:	00080261 	.word	0x00080261

0008050c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   8050c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8050e:	480e      	ldr	r0, [pc, #56]	; (80548 <sysclk_init+0x3c>)
   80510:	4b0e      	ldr	r3, [pc, #56]	; (8054c <sysclk_init+0x40>)
   80512:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80514:	2000      	movs	r0, #0
   80516:	213e      	movs	r1, #62	; 0x3e
   80518:	4b0d      	ldr	r3, [pc, #52]	; (80550 <sysclk_init+0x44>)
   8051a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   8051c:	4c0d      	ldr	r4, [pc, #52]	; (80554 <sysclk_init+0x48>)
   8051e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80520:	2800      	cmp	r0, #0
   80522:	d0fc      	beq.n	8051e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80524:	4b0c      	ldr	r3, [pc, #48]	; (80558 <sysclk_init+0x4c>)
   80526:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80528:	4a0c      	ldr	r2, [pc, #48]	; (8055c <sysclk_init+0x50>)
   8052a:	4b0d      	ldr	r3, [pc, #52]	; (80560 <sysclk_init+0x54>)
   8052c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8052e:	4c0d      	ldr	r4, [pc, #52]	; (80564 <sysclk_init+0x58>)
   80530:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80532:	2800      	cmp	r0, #0
   80534:	d0fc      	beq.n	80530 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80536:	2010      	movs	r0, #16
   80538:	4b0b      	ldr	r3, [pc, #44]	; (80568 <sysclk_init+0x5c>)
   8053a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8053c:	4b0b      	ldr	r3, [pc, #44]	; (8056c <sysclk_init+0x60>)
   8053e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80540:	4801      	ldr	r0, [pc, #4]	; (80548 <sysclk_init+0x3c>)
   80542:	4b02      	ldr	r3, [pc, #8]	; (8054c <sysclk_init+0x40>)
   80544:	4798      	blx	r3
   80546:	bd10      	pop	{r4, pc}
   80548:	0501bd00 	.word	0x0501bd00
   8054c:	200700b1 	.word	0x200700b1
   80550:	00081545 	.word	0x00081545
   80554:	00081599 	.word	0x00081599
   80558:	000815a9 	.word	0x000815a9
   8055c:	200d3f01 	.word	0x200d3f01
   80560:	400e0600 	.word	0x400e0600
   80564:	000815b9 	.word	0x000815b9
   80568:	000814e1 	.word	0x000814e1
   8056c:	00082819 	.word	0x00082819

00080570 <usart_serial_read_packet>:
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   80570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80574:	b083      	sub	sp, #12
   80576:	4605      	mov	r5, r0
	while (len) {
   80578:	4690      	mov	r8, r2
   8057a:	2a00      	cmp	r2, #0
   8057c:	d047      	beq.n	8060e <usart_serial_read_packet+0x9e>
   8057e:	1c4e      	adds	r6, r1, #1
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80580:	4f25      	ldr	r7, [pc, #148]	; (80618 <usart_serial_read_packet+0xa8>)
		while (usart_read(p_usart, &val));
   80582:	4c26      	ldr	r4, [pc, #152]	; (8061c <usart_serial_read_packet+0xac>)
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80584:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 80630 <usart_serial_read_packet+0xc0>
	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
   80588:	f8df b094 	ldr.w	fp, [pc, #148]	; 80620 <usart_serial_read_packet+0xb0>
   8058c:	f106 39ff 	add.w	r9, r6, #4294967295
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   80590:	2300      	movs	r3, #0
   80592:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80594:	4b22      	ldr	r3, [pc, #136]	; (80620 <usart_serial_read_packet+0xb0>)
   80596:	429d      	cmp	r5, r3
   80598:	d106      	bne.n	805a8 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
   8059a:	4658      	mov	r0, fp
   8059c:	4649      	mov	r1, r9
   8059e:	4b21      	ldr	r3, [pc, #132]	; (80624 <usart_serial_read_packet+0xb4>)
   805a0:	4798      	blx	r3
   805a2:	2800      	cmp	r0, #0
   805a4:	d1f9      	bne.n	8059a <usart_serial_read_packet+0x2a>
   805a6:	e019      	b.n	805dc <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   805a8:	4b1f      	ldr	r3, [pc, #124]	; (80628 <usart_serial_read_packet+0xb8>)
   805aa:	429d      	cmp	r5, r3
   805ac:	d109      	bne.n	805c2 <usart_serial_read_packet+0x52>
		while (usart_read(p_usart, &val));
   805ae:	4699      	mov	r9, r3
   805b0:	4648      	mov	r0, r9
   805b2:	a901      	add	r1, sp, #4
   805b4:	47a0      	blx	r4
   805b6:	2800      	cmp	r0, #0
   805b8:	d1fa      	bne.n	805b0 <usart_serial_read_packet+0x40>
		*data = (uint8_t)(val & 0xFF);
   805ba:	9b01      	ldr	r3, [sp, #4]
   805bc:	f806 3c01 	strb.w	r3, [r6, #-1]
   805c0:	e017      	b.n	805f2 <usart_serial_read_packet+0x82>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   805c2:	4b1a      	ldr	r3, [pc, #104]	; (8062c <usart_serial_read_packet+0xbc>)
   805c4:	429d      	cmp	r5, r3
   805c6:	d109      	bne.n	805dc <usart_serial_read_packet+0x6c>
		while (usart_read(p_usart, &val));
   805c8:	4699      	mov	r9, r3
   805ca:	4648      	mov	r0, r9
   805cc:	a901      	add	r1, sp, #4
   805ce:	47a0      	blx	r4
   805d0:	2800      	cmp	r0, #0
   805d2:	d1fa      	bne.n	805ca <usart_serial_read_packet+0x5a>
		*data = (uint8_t)(val & 0xFF);
   805d4:	9b01      	ldr	r3, [sp, #4]
   805d6:	f806 3c01 	strb.w	r3, [r6, #-1]
   805da:	e014      	b.n	80606 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   805dc:	4555      	cmp	r5, sl
   805de:	d108      	bne.n	805f2 <usart_serial_read_packet+0x82>
		while (usart_read(p_usart, &val));
   805e0:	4650      	mov	r0, sl
   805e2:	a901      	add	r1, sp, #4
   805e4:	47a0      	blx	r4
   805e6:	2800      	cmp	r0, #0
   805e8:	d1fa      	bne.n	805e0 <usart_serial_read_packet+0x70>
		*data = (uint8_t)(val & 0xFF);
   805ea:	9b01      	ldr	r3, [sp, #4]
   805ec:	f806 3c01 	strb.w	r3, [r6, #-1]
   805f0:	e009      	b.n	80606 <usart_serial_read_packet+0x96>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   805f2:	42bd      	cmp	r5, r7
   805f4:	d107      	bne.n	80606 <usart_serial_read_packet+0x96>
		while (usart_read(p_usart, &val));
   805f6:	4638      	mov	r0, r7
   805f8:	a901      	add	r1, sp, #4
   805fa:	47a0      	blx	r4
   805fc:	2800      	cmp	r0, #0
   805fe:	d1fa      	bne.n	805f6 <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   80600:	9b01      	ldr	r3, [sp, #4]
   80602:	f806 3c01 	strb.w	r3, [r6, #-1]
   80606:	3601      	adds	r6, #1
   80608:	f1b8 0801 	subs.w	r8, r8, #1
   8060c:	d1be      	bne.n	8058c <usart_serial_read_packet+0x1c>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   8060e:	2000      	movs	r0, #0
   80610:	b003      	add	sp, #12
   80612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80616:	bf00      	nop
   80618:	400a4000 	.word	0x400a4000
   8061c:	0008274d 	.word	0x0008274d
   80620:	400e0800 	.word	0x400e0800
   80624:	00081679 	.word	0x00081679
   80628:	40098000 	.word	0x40098000
   8062c:	4009c000 	.word	0x4009c000
   80630:	400a0000 	.word	0x400a0000

00080634 <udi_cdc_comm_enable>:
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_comm_enabled = 0;
   80634:	490e      	ldr	r1, [pc, #56]	; (80670 <udi_cdc_comm_enable+0x3c>)
   80636:	2300      	movs	r3, #0
   80638:	700b      	strb	r3, [r1, #0]
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
   8063a:	4a0e      	ldr	r2, [pc, #56]	; (80674 <udi_cdc_comm_enable+0x40>)
   8063c:	8013      	strh	r3, [r2, #0]

	uid_cdc_state_msg[port].header.bmRequestType =
   8063e:	4a0e      	ldr	r2, [pc, #56]	; (80678 <udi_cdc_comm_enable+0x44>)
   80640:	20a1      	movs	r0, #161	; 0xa1
   80642:	7010      	strb	r0, [r2, #0]
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
   80644:	2020      	movs	r0, #32
   80646:	7050      	strb	r0, [r2, #1]
	uid_cdc_state_msg[port].header.wValue = LE16(0);
   80648:	8053      	strh	r3, [r2, #2]
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
		break;
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
   8064a:	8093      	strh	r3, [r2, #4]
	uid_cdc_state_msg[port].header.wLength = LE16(2);
   8064c:	2002      	movs	r0, #2
   8064e:	80d0      	strh	r0, [r2, #6]
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
   80650:	8113      	strh	r3, [r2, #8]

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
   80652:	4a0a      	ldr	r2, [pc, #40]	; (8067c <udi_cdc_comm_enable+0x48>)
   80654:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
   80658:	6010      	str	r0, [r2, #0]
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
   8065a:	7113      	strb	r3, [r2, #4]
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
   8065c:	7153      	strb	r3, [r2, #5]
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
   8065e:	2308      	movs	r3, #8
   80660:	7193      	strb	r3, [r2, #6]
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
	if (!UDI_CDC_ENABLE_EXT(port)) {
		return false;
	}
	udi_cdc_nb_comm_enabled++;
   80662:	780b      	ldrb	r3, [r1, #0]
   80664:	3301      	adds	r3, #1
   80666:	b2db      	uxtb	r3, r3
   80668:	700b      	strb	r3, [r1, #0]
	return true;
}
   8066a:	2001      	movs	r0, #1
   8066c:	4770      	bx	lr
   8066e:	bf00      	nop
   80670:	20070b0c 	.word	0x20070b0c
   80674:	20070bb8 	.word	0x20070bb8
   80678:	20070b24 	.word	0x20070b24
   8067c:	20070a70 	.word	0x20070a70

00080680 <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
   80680:	4b02      	ldr	r3, [pc, #8]	; (8068c <udi_cdc_comm_disable+0xc>)
   80682:	781a      	ldrb	r2, [r3, #0]
   80684:	3a01      	subs	r2, #1
   80686:	b2d2      	uxtb	r2, r2
   80688:	701a      	strb	r2, [r3, #0]
   8068a:	4770      	bx	lr
   8068c:	20070b0c 	.word	0x20070b0c

00080690 <udi_cdc_data_disable>:
void udi_cdc_data_disable(void)
{
	uint8_t port;

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
   80690:	4b04      	ldr	r3, [pc, #16]	; (806a4 <udi_cdc_data_disable+0x14>)
   80692:	781a      	ldrb	r2, [r3, #0]
   80694:	3a01      	subs	r2, #1
   80696:	b2d2      	uxtb	r2, r2
   80698:	701a      	strb	r2, [r3, #0]
	port = udi_cdc_nb_data_enabled;
   8069a:	781b      	ldrb	r3, [r3, #0]
	UDI_CDC_DISABLE_EXT(port);
	udi_cdc_data_running = false;
   8069c:	2200      	movs	r2, #0
   8069e:	4b02      	ldr	r3, [pc, #8]	; (806a8 <udi_cdc_data_disable+0x18>)
   806a0:	701a      	strb	r2, [r3, #0]
   806a2:	4770      	bx	lr
   806a4:	20070a78 	.word	0x20070a78
   806a8:	20070b18 	.word	0x20070b18

000806ac <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
   806ac:	2000      	movs	r0, #0
   806ae:	4770      	bx	lr

000806b0 <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
   806b0:	2000      	movs	r0, #0
   806b2:	4770      	bx	lr

000806b4 <udi_cdc_comm_setup>:

bool udi_cdc_comm_setup(void)
{
	uint8_t port = udi_cdc_setup_to_port();

	if (Udd_setup_is_in()) {
   806b4:	4b1d      	ldr	r3, [pc, #116]	; (8072c <udi_cdc_comm_setup+0x78>)
   806b6:	781b      	ldrb	r3, [r3, #0]
   806b8:	f013 0f80 	tst.w	r3, #128	; 0x80
   806bc:	d012      	beq.n	806e4 <udi_cdc_comm_setup+0x30>
		// GET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   806be:	f003 0360 	and.w	r3, r3, #96	; 0x60
   806c2:	2b20      	cmp	r3, #32
   806c4:	d128      	bne.n	80718 <udi_cdc_comm_setup+0x64>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
   806c6:	4b19      	ldr	r3, [pc, #100]	; (8072c <udi_cdc_comm_setup+0x78>)
   806c8:	785b      	ldrb	r3, [r3, #1]
   806ca:	2b21      	cmp	r3, #33	; 0x21
   806cc:	d126      	bne.n	8071c <udi_cdc_comm_setup+0x68>
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
   806ce:	4b17      	ldr	r3, [pc, #92]	; (8072c <udi_cdc_comm_setup+0x78>)
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
   806d0:	88db      	ldrh	r3, [r3, #6]
   806d2:	2b07      	cmp	r3, #7
   806d4:	d124      	bne.n	80720 <udi_cdc_comm_setup+0x6c>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.payload =
   806d6:	4b15      	ldr	r3, [pc, #84]	; (8072c <udi_cdc_comm_setup+0x78>)
   806d8:	4a15      	ldr	r2, [pc, #84]	; (80730 <udi_cdc_comm_setup+0x7c>)
   806da:	609a      	str	r2, [r3, #8]
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
   806dc:	2207      	movs	r2, #7
   806de:	819a      	strh	r2, [r3, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
   806e0:	2001      	movs	r0, #1
   806e2:	4770      	bx	lr
			}
		}
	}
	if (Udd_setup_is_out()) {
		// SET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
   806e4:	f003 0360 	and.w	r3, r3, #96	; 0x60
   806e8:	2b20      	cmp	r3, #32
   806ea:	d11b      	bne.n	80724 <udi_cdc_comm_setup+0x70>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
   806ec:	4b0f      	ldr	r3, [pc, #60]	; (8072c <udi_cdc_comm_setup+0x78>)
   806ee:	7858      	ldrb	r0, [r3, #1]
   806f0:	2820      	cmp	r0, #32
   806f2:	d004      	beq.n	806fe <udi_cdc_comm_setup+0x4a>
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
   806f4:	2822      	cmp	r0, #34	; 0x22
   806f6:	bf14      	ite	ne
   806f8:	2000      	movne	r0, #0
   806fa:	2001      	moveq	r0, #1
   806fc:	4770      	bx	lr
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
   806fe:	4b0b      	ldr	r3, [pc, #44]	; (8072c <udi_cdc_comm_setup+0x78>)
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
   80700:	88db      	ldrh	r3, [r3, #6]
   80702:	2b07      	cmp	r3, #7
   80704:	d110      	bne.n	80728 <udi_cdc_comm_setup+0x74>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.callback =
   80706:	4b09      	ldr	r3, [pc, #36]	; (8072c <udi_cdc_comm_setup+0x78>)
   80708:	4a0a      	ldr	r2, [pc, #40]	; (80734 <udi_cdc_comm_setup+0x80>)
   8070a:	611a      	str	r2, [r3, #16]
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
   8070c:	4a08      	ldr	r2, [pc, #32]	; (80730 <udi_cdc_comm_setup+0x7c>)
   8070e:	609a      	str	r2, [r3, #8]
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
   80710:	2207      	movs	r2, #7
   80712:	819a      	strh	r2, [r3, #12]
						sizeof(usb_cdc_line_coding_t);
				return true;
   80714:	2001      	movs	r0, #1
   80716:	4770      	bx	lr
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
   80718:	2000      	movs	r0, #0
   8071a:	4770      	bx	lr
   8071c:	2000      	movs	r0, #0
   8071e:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
   80720:	2000      	movs	r0, #0
   80722:	4770      	bx	lr
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
			}
		}
	}
	return false;  // request Not supported
   80724:	2000      	movs	r0, #0
   80726:	4770      	bx	lr
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
   80728:	2000      	movs	r0, #0
				return true;
			}
		}
	}
	return false;  // request Not supported
}
   8072a:	4770      	bx	lr
   8072c:	20070d84 	.word	0x20070d84
   80730:	20070a70 	.word	0x20070a70
   80734:	00080739 	.word	0x00080739

00080738 <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
   80738:	4770      	bx	lr
   8073a:	bf00      	nop

0008073c <udi_cdc_tx_send>:
	udi_cdc_tx_send(port);
}


static void udi_cdc_tx_send(uint8_t port)
{
   8073c:	b530      	push	{r4, r5, lr}
   8073e:	b083      	sub	sp, #12

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
   80740:	4b42      	ldr	r3, [pc, #264]	; (8084c <udi_cdc_tx_send+0x110>)
   80742:	781b      	ldrb	r3, [r3, #0]
   80744:	f013 0fff 	tst.w	r3, #255	; 0xff
   80748:	d17e      	bne.n	80848 <udi_cdc_tx_send+0x10c>
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
   8074a:	4b41      	ldr	r3, [pc, #260]	; (80850 <udi_cdc_tx_send+0x114>)
   8074c:	4798      	blx	r3
   8074e:	b130      	cbz	r0, 8075e <udi_cdc_tx_send+0x22>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
   80750:	4b40      	ldr	r3, [pc, #256]	; (80854 <udi_cdc_tx_send+0x118>)
   80752:	881c      	ldrh	r4, [r3, #0]
   80754:	4b40      	ldr	r3, [pc, #256]	; (80858 <udi_cdc_tx_send+0x11c>)
   80756:	4798      	blx	r3
   80758:	4284      	cmp	r4, r0
   8075a:	d106      	bne.n	8076a <udi_cdc_tx_send+0x2e>
   8075c:	e074      	b.n	80848 <udi_cdc_tx_send+0x10c>
			return; // Wait next SOF to send next data
		}
	}else{
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
   8075e:	4b3d      	ldr	r3, [pc, #244]	; (80854 <udi_cdc_tx_send+0x118>)
   80760:	881c      	ldrh	r4, [r3, #0]
   80762:	4b3e      	ldr	r3, [pc, #248]	; (8085c <udi_cdc_tx_send+0x120>)
   80764:	4798      	blx	r3
   80766:	4284      	cmp	r4, r0
   80768:	d06e      	beq.n	80848 <udi_cdc_tx_send+0x10c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8076a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   8076e:	f1d3 0501 	rsbs	r5, r3, #1
   80772:	bf38      	it	cc
   80774:	2500      	movcc	r5, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   80776:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   80778:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8077c:	2200      	movs	r2, #0
   8077e:	4b38      	ldr	r3, [pc, #224]	; (80860 <udi_cdc_tx_send+0x124>)
   80780:	701a      	strb	r2, [r3, #0]
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
   80782:	4b38      	ldr	r3, [pc, #224]	; (80864 <udi_cdc_tx_send+0x128>)
   80784:	781c      	ldrb	r4, [r3, #0]
   80786:	b2e4      	uxtb	r4, r4
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
   80788:	4b37      	ldr	r3, [pc, #220]	; (80868 <udi_cdc_tx_send+0x12c>)
   8078a:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
   8078e:	b9db      	cbnz	r3, 807c8 <udi_cdc_tx_send+0x8c>
		sof_zlp_counter++;
   80790:	4b36      	ldr	r3, [pc, #216]	; (8086c <udi_cdc_tx_send+0x130>)
   80792:	881a      	ldrh	r2, [r3, #0]
   80794:	3201      	adds	r2, #1
   80796:	801a      	strh	r2, [r3, #0]
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
   80798:	4b2d      	ldr	r3, [pc, #180]	; (80850 <udi_cdc_tx_send+0x114>)
   8079a:	4798      	blx	r3
   8079c:	b918      	cbnz	r0, 807a6 <udi_cdc_tx_send+0x6a>
   8079e:	4b33      	ldr	r3, [pc, #204]	; (8086c <udi_cdc_tx_send+0x130>)
   807a0:	881b      	ldrh	r3, [r3, #0]
   807a2:	2b63      	cmp	r3, #99	; 0x63
   807a4:	d907      	bls.n	807b6 <udi_cdc_tx_send+0x7a>
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
   807a6:	4b2a      	ldr	r3, [pc, #168]	; (80850 <udi_cdc_tx_send+0x114>)
   807a8:	4798      	blx	r3
   807aa:	b168      	cbz	r0, 807c8 <udi_cdc_tx_send+0x8c>
   807ac:	4b2f      	ldr	r3, [pc, #188]	; (8086c <udi_cdc_tx_send+0x130>)
   807ae:	881b      	ldrh	r3, [r3, #0]
   807b0:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
   807b4:	d208      	bcs.n	807c8 <udi_cdc_tx_send+0x8c>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   807b6:	2d00      	cmp	r5, #0
   807b8:	d046      	beq.n	80848 <udi_cdc_tx_send+0x10c>
		cpu_irq_enable();
   807ba:	2201      	movs	r2, #1
   807bc:	4b28      	ldr	r3, [pc, #160]	; (80860 <udi_cdc_tx_send+0x124>)
   807be:	701a      	strb	r2, [r3, #0]
   807c0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   807c4:	b662      	cpsie	i
   807c6:	e03f      	b.n	80848 <udi_cdc_tx_send+0x10c>
			cpu_irq_restore(flags);
			return;
		}
	}
	sof_zlp_counter = 0;
   807c8:	2200      	movs	r2, #0
   807ca:	4b28      	ldr	r3, [pc, #160]	; (8086c <udi_cdc_tx_send+0x130>)
   807cc:	801a      	strh	r2, [r3, #0]

	if (!udi_cdc_tx_both_buf_to_send[port]) {
   807ce:	4b28      	ldr	r3, [pc, #160]	; (80870 <udi_cdc_tx_send+0x134>)
   807d0:	781b      	ldrb	r3, [r3, #0]
   807d2:	f013 0fff 	tst.w	r3, #255	; 0xff
   807d6:	d106      	bne.n	807e6 <udi_cdc_tx_send+0xaa>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
   807d8:	4294      	cmp	r4, r2
   807da:	bf14      	ite	ne
   807dc:	2200      	movne	r2, #0
   807de:	2201      	moveq	r2, #1
   807e0:	4b20      	ldr	r3, [pc, #128]	; (80864 <udi_cdc_tx_send+0x128>)
   807e2:	701a      	strb	r2, [r3, #0]
   807e4:	e003      	b.n	807ee <udi_cdc_tx_send+0xb2>
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
   807e6:	f1d4 0401 	rsbs	r4, r4, #1
   807ea:	bf38      	it	cc
   807ec:	2400      	movcc	r4, #0
	}
	udi_cdc_tx_trans_ongoing[port] = true;
   807ee:	2201      	movs	r2, #1
   807f0:	4b16      	ldr	r3, [pc, #88]	; (8084c <udi_cdc_tx_send+0x110>)
   807f2:	701a      	strb	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   807f4:	b125      	cbz	r5, 80800 <udi_cdc_tx_send+0xc4>
		cpu_irq_enable();
   807f6:	4b1a      	ldr	r3, [pc, #104]	; (80860 <udi_cdc_tx_send+0x124>)
   807f8:	701a      	strb	r2, [r3, #0]
   807fa:	f3bf 8f5f 	dmb	sy
   807fe:	b662      	cpsie	i
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
   80800:	4625      	mov	r5, r4
   80802:	4b19      	ldr	r3, [pc, #100]	; (80868 <udi_cdc_tx_send+0x12c>)
   80804:	f833 4014 	ldrh.w	r4, [r3, r4, lsl #1]
   80808:	3c40      	subs	r4, #64	; 0x40
   8080a:	bf18      	it	ne
   8080c:	2401      	movne	r4, #1
	if (b_short_packet) {
   8080e:	b164      	cbz	r4, 8082a <udi_cdc_tx_send+0xee>
		if (udd_is_high_speed()) {
   80810:	4b0f      	ldr	r3, [pc, #60]	; (80850 <udi_cdc_tx_send+0x114>)
   80812:	4798      	blx	r3
   80814:	b120      	cbz	r0, 80820 <udi_cdc_tx_send+0xe4>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
   80816:	4b10      	ldr	r3, [pc, #64]	; (80858 <udi_cdc_tx_send+0x11c>)
   80818:	4798      	blx	r3
   8081a:	4b0e      	ldr	r3, [pc, #56]	; (80854 <udi_cdc_tx_send+0x118>)
   8081c:	8018      	strh	r0, [r3, #0]
   8081e:	e007      	b.n	80830 <udi_cdc_tx_send+0xf4>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
   80820:	4b0e      	ldr	r3, [pc, #56]	; (8085c <udi_cdc_tx_send+0x120>)
   80822:	4798      	blx	r3
   80824:	4b0b      	ldr	r3, [pc, #44]	; (80854 <udi_cdc_tx_send+0x118>)
   80826:	8018      	strh	r0, [r3, #0]
   80828:	e002      	b.n	80830 <udi_cdc_tx_send+0xf4>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
   8082a:	2200      	movs	r2, #0
   8082c:	4b09      	ldr	r3, [pc, #36]	; (80854 <udi_cdc_tx_send+0x118>)
   8082e:	801a      	strh	r2, [r3, #0]
		break;
	}
	udd_ep_run( ep,
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
   80830:	4b0d      	ldr	r3, [pc, #52]	; (80868 <udi_cdc_tx_send+0x12c>)
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
   80832:	f833 3015 	ldrh.w	r3, [r3, r5, lsl #1]
   80836:	4a0f      	ldr	r2, [pc, #60]	; (80874 <udi_cdc_tx_send+0x138>)
   80838:	9200      	str	r2, [sp, #0]
   8083a:	2081      	movs	r0, #129	; 0x81
   8083c:	4621      	mov	r1, r4
   8083e:	4a0e      	ldr	r2, [pc, #56]	; (80878 <udi_cdc_tx_send+0x13c>)
   80840:	eb02 1285 	add.w	r2, r2, r5, lsl #6
   80844:	4c0d      	ldr	r4, [pc, #52]	; (8087c <udi_cdc_tx_send+0x140>)
   80846:	47a0      	blx	r4
			b_short_packet,
			udi_cdc_tx_buf[port][buf_sel_trans],
			udi_cdc_tx_buf_nb[port][buf_sel_trans],
			udi_cdc_data_sent);
}
   80848:	b003      	add	sp, #12
   8084a:	bd30      	pop	{r4, r5, pc}
   8084c:	20070b20 	.word	0x20070b20
   80850:	00082171 	.word	0x00082171
   80854:	20070b14 	.word	0x20070b14
   80858:	000821bd 	.word	0x000821bd
   8085c:	000821ad 	.word	0x000821ad
   80860:	200701d8 	.word	0x200701d8
   80864:	20070a7c 	.word	0x20070a7c
   80868:	20070b00 	.word	0x20070b00
   8086c:	20070b04 	.word	0x20070b04
   80870:	20070bb4 	.word	0x20070bb4
   80874:	00080881 	.word	0x00080881
   80878:	20070a80 	.word	0x20070a80
   8087c:	000823e9 	.word	0x000823e9

00080880 <udi_cdc_data_sent>:
	udi_cdc_rx_start(port);
}


static void udi_cdc_data_sent(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
   80880:	b508      	push	{r3, lr}
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
   80882:	b978      	cbnz	r0, 808a4 <udi_cdc_data_sent+0x24>
		// Abort transfer
		return;
	}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
   80884:	4b08      	ldr	r3, [pc, #32]	; (808a8 <udi_cdc_data_sent+0x28>)
   80886:	781b      	ldrb	r3, [r3, #0]
   80888:	f013 0fff 	tst.w	r3, #255	; 0xff
   8088c:	bf14      	ite	ne
   8088e:	2200      	movne	r2, #0
   80890:	2201      	moveq	r2, #1
   80892:	4b06      	ldr	r3, [pc, #24]	; (808ac <udi_cdc_data_sent+0x2c>)
   80894:	f823 0012 	strh.w	r0, [r3, r2, lsl #1]
	udi_cdc_tx_both_buf_to_send[port] = false;
   80898:	4b05      	ldr	r3, [pc, #20]	; (808b0 <udi_cdc_data_sent+0x30>)
   8089a:	7018      	strb	r0, [r3, #0]
	udi_cdc_tx_trans_ongoing[port] = false;
   8089c:	4b05      	ldr	r3, [pc, #20]	; (808b4 <udi_cdc_data_sent+0x34>)
   8089e:	7018      	strb	r0, [r3, #0]

	if (n != 0) {
		UDI_CDC_TX_EMPTY_NOTIFY(port);
	}
	udi_cdc_tx_send(port);
   808a0:	4b05      	ldr	r3, [pc, #20]	; (808b8 <udi_cdc_data_sent+0x38>)
   808a2:	4798      	blx	r3
   808a4:	bd08      	pop	{r3, pc}
   808a6:	bf00      	nop
   808a8:	20070a7c 	.word	0x20070a7c
   808ac:	20070b00 	.word	0x20070b00
   808b0:	20070bb4 	.word	0x20070bb4
   808b4:	20070b20 	.word	0x20070b20
   808b8:	0008073d 	.word	0x0008073d

000808bc <udi_cdc_data_sof_notify>:
{
	return 0;      // CDC don't have multiple alternate setting
}

void udi_cdc_data_sof_notify(void)
{
   808bc:	b508      	push	{r3, lr}
	static uint8_t port_notify = 0;

	// A call of udi_cdc_data_sof_notify() is done for each port
	udi_cdc_tx_send(port_notify);
   808be:	2000      	movs	r0, #0
   808c0:	4b01      	ldr	r3, [pc, #4]	; (808c8 <udi_cdc_data_sof_notify+0xc>)
   808c2:	4798      	blx	r3
   808c4:	bd08      	pop	{r3, pc}
   808c6:	bf00      	nop
   808c8:	0008073d 	.word	0x0008073d

000808cc <udi_cdc_multi_get_nb_received_data>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   808cc:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   808d0:	b672      	cpsid	i
   808d2:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   808d6:	2100      	movs	r1, #0
   808d8:	4a0a      	ldr	r2, [pc, #40]	; (80904 <udi_cdc_multi_get_nb_received_data+0x38>)
   808da:	7011      	strb	r1, [r2, #0]

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
   808dc:	4a0a      	ldr	r2, [pc, #40]	; (80908 <udi_cdc_multi_get_nb_received_data+0x3c>)
   808de:	8812      	ldrh	r2, [r2, #0]
   808e0:	b292      	uxth	r2, r2
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
   808e2:	490a      	ldr	r1, [pc, #40]	; (8090c <udi_cdc_multi_get_nb_received_data+0x40>)
   808e4:	7808      	ldrb	r0, [r1, #0]
   808e6:	b2c0      	uxtb	r0, r0
   808e8:	4909      	ldr	r1, [pc, #36]	; (80910 <udi_cdc_multi_get_nb_received_data+0x44>)
   808ea:	f831 0010 	ldrh.w	r0, [r1, r0, lsl #1]
   808ee:	b280      	uxth	r0, r0
   808f0:	1a80      	subs	r0, r0, r2
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   808f2:	b92b      	cbnz	r3, 80900 <udi_cdc_multi_get_nb_received_data+0x34>
		cpu_irq_enable();
   808f4:	2201      	movs	r2, #1
   808f6:	4b03      	ldr	r3, [pc, #12]	; (80904 <udi_cdc_multi_get_nb_received_data+0x38>)
   808f8:	701a      	strb	r2, [r3, #0]
   808fa:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   808fe:	b662      	cpsie	i
	cpu_irq_restore(flags);
	return nb_received;
}
   80900:	4770      	bx	lr
   80902:	bf00      	nop
   80904:	200701d8 	.word	0x200701d8
   80908:	20070b10 	.word	0x20070b10
   8090c:	20070b1c 	.word	0x20070b1c
   80910:	20070b08 	.word	0x20070b08

00080914 <udi_cdc_multi_is_rx_ready>:
{
	return udi_cdc_multi_get_nb_received_data(0);
}

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
   80914:	b508      	push	{r3, lr}
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
   80916:	4b03      	ldr	r3, [pc, #12]	; (80924 <udi_cdc_multi_is_rx_ready+0x10>)
   80918:	4798      	blx	r3
}
   8091a:	3000      	adds	r0, #0
   8091c:	bf18      	it	ne
   8091e:	2001      	movne	r0, #1
   80920:	bd08      	pop	{r3, pc}
   80922:	bf00      	nop
   80924:	000808cd 	.word	0x000808cd

00080928 <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(uint8_t port)
{
   80928:	b510      	push	{r4, lr}
   8092a:	b082      	sub	sp, #8
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8092c:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   80930:	f1d3 0301 	rsbs	r3, r3, #1
   80934:	bf38      	it	cc
   80936:	2300      	movcc	r3, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   80938:	b672      	cpsid	i
   8093a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8093e:	2100      	movs	r1, #0
   80940:	4a1f      	ldr	r2, [pc, #124]	; (809c0 <udi_cdc_rx_start+0x98>)
   80942:	7011      	strb	r1, [r2, #0]
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
   80944:	4a1f      	ldr	r2, [pc, #124]	; (809c4 <udi_cdc_rx_start+0x9c>)
   80946:	7814      	ldrb	r4, [r2, #0]
   80948:	b2e4      	uxtb	r4, r4
	if (udi_cdc_rx_trans_ongoing[port] ||
   8094a:	4a1f      	ldr	r2, [pc, #124]	; (809c8 <udi_cdc_rx_start+0xa0>)
   8094c:	7812      	ldrb	r2, [r2, #0]
   8094e:	f012 0fff 	tst.w	r2, #255	; 0xff
   80952:	d108      	bne.n	80966 <udi_cdc_rx_start+0x3e>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
   80954:	4a1d      	ldr	r2, [pc, #116]	; (809cc <udi_cdc_rx_start+0xa4>)
   80956:	8811      	ldrh	r1, [r2, #0]
   80958:	b289      	uxth	r1, r1
   8095a:	4a1d      	ldr	r2, [pc, #116]	; (809d0 <udi_cdc_rx_start+0xa8>)
   8095c:	f832 2014 	ldrh.w	r2, [r2, r4, lsl #1]
   80960:	b292      	uxth	r2, r2
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
   80962:	4291      	cmp	r1, r2
   80964:	d208      	bcs.n	80978 <udi_cdc_rx_start+0x50>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   80966:	b33b      	cbz	r3, 809b8 <udi_cdc_rx_start+0x90>
		cpu_irq_enable();
   80968:	2201      	movs	r2, #1
   8096a:	4b15      	ldr	r3, [pc, #84]	; (809c0 <udi_cdc_rx_start+0x98>)
   8096c:	701a      	strb	r2, [r3, #0]
   8096e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   80972:	b662      	cpsie	i
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
   80974:	2000      	movs	r0, #0
   80976:	e020      	b.n	809ba <udi_cdc_rx_start+0x92>
	}

	// Change current buffer
	udi_cdc_rx_pos[port] = 0;
   80978:	2100      	movs	r1, #0
   8097a:	4a14      	ldr	r2, [pc, #80]	; (809cc <udi_cdc_rx_start+0xa4>)
   8097c:	8011      	strh	r1, [r2, #0]
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
   8097e:	428c      	cmp	r4, r1
   80980:	bf14      	ite	ne
   80982:	2100      	movne	r1, #0
   80984:	2101      	moveq	r1, #1
   80986:	4a0f      	ldr	r2, [pc, #60]	; (809c4 <udi_cdc_rx_start+0x9c>)
   80988:	7011      	strb	r1, [r2, #0]

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing[port] = true;
   8098a:	2101      	movs	r1, #1
   8098c:	4a0e      	ldr	r2, [pc, #56]	; (809c8 <udi_cdc_rx_start+0xa0>)
   8098e:	7011      	strb	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   80990:	b123      	cbz	r3, 8099c <udi_cdc_rx_start+0x74>
		cpu_irq_enable();
   80992:	4b0b      	ldr	r3, [pc, #44]	; (809c0 <udi_cdc_rx_start+0x98>)
   80994:	7019      	strb	r1, [r3, #0]
   80996:	f3bf 8f5f 	dmb	sy
   8099a:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (udi_cdc_multi_is_rx_ready(port)) {
   8099c:	2000      	movs	r0, #0
   8099e:	4b0d      	ldr	r3, [pc, #52]	; (809d4 <udi_cdc_rx_start+0xac>)
   809a0:	4798      	blx	r3
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
   809a2:	4b0d      	ldr	r3, [pc, #52]	; (809d8 <udi_cdc_rx_start+0xb0>)
   809a4:	9300      	str	r3, [sp, #0]
   809a6:	2002      	movs	r0, #2
   809a8:	2101      	movs	r1, #1
   809aa:	4a0c      	ldr	r2, [pc, #48]	; (809dc <udi_cdc_rx_start+0xb4>)
   809ac:	eb02 1284 	add.w	r2, r2, r4, lsl #6
   809b0:	2340      	movs	r3, #64	; 0x40
   809b2:	4c0b      	ldr	r4, [pc, #44]	; (809e0 <udi_cdc_rx_start+0xb8>)
   809b4:	47a0      	blx	r4
   809b6:	e000      	b.n	809ba <udi_cdc_rx_start+0x92>
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
	if (udi_cdc_rx_trans_ongoing[port] ||
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
		// Transfer already on-going or current buffer no empty
		cpu_irq_restore(flags);
		return false;
   809b8:	2000      	movs	r0, #0
	return udd_ep_run(ep,
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
			UDI_CDC_RX_BUFFERS,
			udi_cdc_data_received);
}
   809ba:	b002      	add	sp, #8
   809bc:	bd10      	pop	{r4, pc}
   809be:	bf00      	nop
   809c0:	200701d8 	.word	0x200701d8
   809c4:	20070b1c 	.word	0x20070b1c
   809c8:	20070bb0 	.word	0x20070bb0
   809cc:	20070b10 	.word	0x20070b10
   809d0:	20070b08 	.word	0x20070b08
   809d4:	00080915 	.word	0x00080915
   809d8:	00080a75 	.word	0x00080a75
   809dc:	20070b30 	.word	0x20070b30
   809e0:	000823e9 	.word	0x000823e9

000809e4 <udi_cdc_data_enable>:
	udi_cdc_nb_comm_enabled++;
	return true;
}

bool udi_cdc_data_enable(void)
{
   809e4:	b510      	push	{r4, lr}
	uint8_t port;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_data_enabled = 0;
   809e6:	2400      	movs	r4, #0
   809e8:	4b15      	ldr	r3, [pc, #84]	; (80a40 <udi_cdc_data_enable+0x5c>)
   809ea:	701c      	strb	r4, [r3, #0]
	}
	port = udi_cdc_nb_data_enabled;
#endif

	// Initialize TX management
	udi_cdc_tx_trans_ongoing[port] = false;
   809ec:	4b15      	ldr	r3, [pc, #84]	; (80a44 <udi_cdc_data_enable+0x60>)
   809ee:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_both_buf_to_send[port] = false;
   809f0:	4b15      	ldr	r3, [pc, #84]	; (80a48 <udi_cdc_data_enable+0x64>)
   809f2:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_sel[port] = 0;
   809f4:	4b15      	ldr	r3, [pc, #84]	; (80a4c <udi_cdc_data_enable+0x68>)
   809f6:	701c      	strb	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][0] = 0;
   809f8:	4b15      	ldr	r3, [pc, #84]	; (80a50 <udi_cdc_data_enable+0x6c>)
   809fa:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_buf_nb[port][1] = 0;
   809fc:	805c      	strh	r4, [r3, #2]
	udi_cdc_tx_sof_num[port] = 0;
   809fe:	4b15      	ldr	r3, [pc, #84]	; (80a54 <udi_cdc_data_enable+0x70>)
   80a00:	801c      	strh	r4, [r3, #0]
	udi_cdc_tx_send(port);
   80a02:	4620      	mov	r0, r4
   80a04:	4b14      	ldr	r3, [pc, #80]	; (80a58 <udi_cdc_data_enable+0x74>)
   80a06:	4798      	blx	r3

	// Initialize RX management
	udi_cdc_rx_trans_ongoing[port] = false;
   80a08:	4b14      	ldr	r3, [pc, #80]	; (80a5c <udi_cdc_data_enable+0x78>)
   80a0a:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_sel[port] = 0;
   80a0c:	4b14      	ldr	r3, [pc, #80]	; (80a60 <udi_cdc_data_enable+0x7c>)
   80a0e:	701c      	strb	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][0] = 0;
   80a10:	4b14      	ldr	r3, [pc, #80]	; (80a64 <udi_cdc_data_enable+0x80>)
   80a12:	801c      	strh	r4, [r3, #0]
	udi_cdc_rx_buf_nb[port][1] = 0;
   80a14:	805c      	strh	r4, [r3, #2]
	udi_cdc_rx_pos[port] = 0;
   80a16:	4b14      	ldr	r3, [pc, #80]	; (80a68 <udi_cdc_data_enable+0x84>)
   80a18:	801c      	strh	r4, [r3, #0]
	if (!udi_cdc_rx_start(port)) {
   80a1a:	4620      	mov	r0, r4
   80a1c:	4b13      	ldr	r3, [pc, #76]	; (80a6c <udi_cdc_data_enable+0x88>)
   80a1e:	4798      	blx	r3
   80a20:	4602      	mov	r2, r0
   80a22:	b158      	cbz	r0, 80a3c <udi_cdc_data_enable+0x58>
		return false;
	}
	udi_cdc_nb_data_enabled++;
   80a24:	4b06      	ldr	r3, [pc, #24]	; (80a40 <udi_cdc_data_enable+0x5c>)
   80a26:	7819      	ldrb	r1, [r3, #0]
   80a28:	3101      	adds	r1, #1
   80a2a:	b2c9      	uxtb	r1, r1
   80a2c:	7019      	strb	r1, [r3, #0]
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
   80a2e:	781b      	ldrb	r3, [r3, #0]
   80a30:	b2db      	uxtb	r3, r3
   80a32:	2b01      	cmp	r3, #1
   80a34:	d102      	bne.n	80a3c <udi_cdc_data_enable+0x58>
		udi_cdc_data_running = true;
   80a36:	2101      	movs	r1, #1
   80a38:	4b0d      	ldr	r3, [pc, #52]	; (80a70 <udi_cdc_data_enable+0x8c>)
   80a3a:	7019      	strb	r1, [r3, #0]
	}
	return true;
}
   80a3c:	4610      	mov	r0, r2
   80a3e:	bd10      	pop	{r4, pc}
   80a40:	20070a78 	.word	0x20070a78
   80a44:	20070b20 	.word	0x20070b20
   80a48:	20070bb4 	.word	0x20070bb4
   80a4c:	20070a7c 	.word	0x20070a7c
   80a50:	20070b00 	.word	0x20070b00
   80a54:	20070b14 	.word	0x20070b14
   80a58:	0008073d 	.word	0x0008073d
   80a5c:	20070bb0 	.word	0x20070bb0
   80a60:	20070b1c 	.word	0x20070b1c
   80a64:	20070b08 	.word	0x20070b08
   80a68:	20070b10 	.word	0x20070b10
   80a6c:	00080929 	.word	0x00080929
   80a70:	20070b18 	.word	0x20070b18

00080a74 <udi_cdc_data_received>:
			udi_cdc_data_received);
}


static void udi_cdc_data_received(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
   80a74:	b510      	push	{r4, lr}
   80a76:	b082      	sub	sp, #8
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
   80a78:	b9d8      	cbnz	r0, 80ab2 <udi_cdc_data_received+0x3e>
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
   80a7a:	4b0f      	ldr	r3, [pc, #60]	; (80ab8 <udi_cdc_data_received+0x44>)
   80a7c:	781b      	ldrb	r3, [r3, #0]
   80a7e:	f013 0fff 	tst.w	r3, #255	; 0xff
   80a82:	bf14      	ite	ne
   80a84:	2300      	movne	r3, #0
   80a86:	2301      	moveq	r3, #1
	if (!n) {
   80a88:	b951      	cbnz	r1, 80aa0 <udi_cdc_data_received+0x2c>
		udd_ep_run( ep,
   80a8a:	490c      	ldr	r1, [pc, #48]	; (80abc <udi_cdc_data_received+0x48>)
   80a8c:	9100      	str	r1, [sp, #0]
   80a8e:	4610      	mov	r0, r2
   80a90:	2101      	movs	r1, #1
   80a92:	4a0b      	ldr	r2, [pc, #44]	; (80ac0 <udi_cdc_data_received+0x4c>)
   80a94:	eb02 1283 	add.w	r2, r2, r3, lsl #6
   80a98:	2340      	movs	r3, #64	; 0x40
   80a9a:	4c0a      	ldr	r4, [pc, #40]	; (80ac4 <udi_cdc_data_received+0x50>)
   80a9c:	47a0      	blx	r4
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
				UDI_CDC_RX_BUFFERS,
				udi_cdc_data_received);
		return;
   80a9e:	e008      	b.n	80ab2 <udi_cdc_data_received+0x3e>
	}
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
   80aa0:	b289      	uxth	r1, r1
   80aa2:	4a09      	ldr	r2, [pc, #36]	; (80ac8 <udi_cdc_data_received+0x54>)
   80aa4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	udi_cdc_rx_trans_ongoing[port] = false;
   80aa8:	2000      	movs	r0, #0
   80aaa:	4b08      	ldr	r3, [pc, #32]	; (80acc <udi_cdc_data_received+0x58>)
   80aac:	7018      	strb	r0, [r3, #0]
	udi_cdc_rx_start(port);
   80aae:	4b08      	ldr	r3, [pc, #32]	; (80ad0 <udi_cdc_data_received+0x5c>)
   80ab0:	4798      	blx	r3
}
   80ab2:	b002      	add	sp, #8
   80ab4:	bd10      	pop	{r4, pc}
   80ab6:	bf00      	nop
   80ab8:	20070b1c 	.word	0x20070b1c
   80abc:	00080a75 	.word	0x00080a75
   80ac0:	20070b30 	.word	0x20070b30
   80ac4:	000823e9 	.word	0x000823e9
   80ac8:	20070b08 	.word	0x20070b08
   80acc:	20070bb0 	.word	0x20070bb0
   80ad0:	00080929 	.word	0x00080929

00080ad4 <udc_next_desc_in_iface>:
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
   80ad4:	4b0f      	ldr	r3, [pc, #60]	; (80b14 <udc_next_desc_in_iface+0x40>)
   80ad6:	681b      	ldr	r3, [r3, #0]
   80ad8:	681b      	ldr	r3, [r3, #0]
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
   80ada:	885a      	ldrh	r2, [r3, #2]
   80adc:	441a      	add	r2, r3
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   80ade:	7803      	ldrb	r3, [r0, #0]
   80ae0:	4418      	add	r0, r3
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   80ae2:	4290      	cmp	r0, r2
   80ae4:	d210      	bcs.n	80b08 <udc_next_desc_in_iface+0x34>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   80ae6:	7843      	ldrb	r3, [r0, #1]
   80ae8:	2b04      	cmp	r3, #4
   80aea:	d00f      	beq.n	80b0c <udc_next_desc_in_iface+0x38>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   80aec:	428b      	cmp	r3, r1
   80aee:	d105      	bne.n	80afc <udc_next_desc_in_iface+0x28>
   80af0:	4770      	bx	lr
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   80af2:	7843      	ldrb	r3, [r0, #1]
   80af4:	2b04      	cmp	r3, #4
   80af6:	d00b      	beq.n	80b10 <udc_next_desc_in_iface+0x3c>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   80af8:	428b      	cmp	r3, r1
   80afa:	d00a      	beq.n	80b12 <udc_next_desc_in_iface+0x3e>
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   80afc:	7803      	ldrb	r3, [r0, #0]
   80afe:	4418      	add	r0, r3
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   80b00:	4290      	cmp	r0, r2
   80b02:	d3f6      	bcc.n	80af2 <udc_next_desc_in_iface+0x1e>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
   80b04:	2000      	movs	r0, #0
   80b06:	4770      	bx	lr
   80b08:	2000      	movs	r0, #0
   80b0a:	4770      	bx	lr
   80b0c:	2000      	movs	r0, #0
   80b0e:	4770      	bx	lr
   80b10:	2000      	movs	r0, #0
}
   80b12:	4770      	bx	lr
   80b14:	20070bbc 	.word	0x20070bbc

00080b18 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
   80b18:	b508      	push	{r3, lr}
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
   80b1a:	4b03      	ldr	r3, [pc, #12]	; (80b28 <udc_valid_address+0x10>)
   80b1c:	7898      	ldrb	r0, [r3, #2]
   80b1e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   80b22:	4b02      	ldr	r3, [pc, #8]	; (80b2c <udc_valid_address+0x14>)
   80b24:	4798      	blx	r3
   80b26:	bd08      	pop	{r3, pc}
   80b28:	20070d84 	.word	0x20070d84
   80b2c:	00082175 	.word	0x00082175

00080b30 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
   80b30:	b410      	push	{r4}
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
   80b32:	4b16      	ldr	r3, [pc, #88]	; (80b8c <udc_update_iface_desc+0x5c>)
   80b34:	781b      	ldrb	r3, [r3, #0]
   80b36:	b303      	cbz	r3, 80b7a <udc_update_iface_desc+0x4a>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   80b38:	4b15      	ldr	r3, [pc, #84]	; (80b90 <udc_update_iface_desc+0x60>)
   80b3a:	681b      	ldr	r3, [r3, #0]
   80b3c:	681b      	ldr	r3, [r3, #0]
   80b3e:	791a      	ldrb	r2, [r3, #4]
   80b40:	4282      	cmp	r2, r0
   80b42:	d91c      	bls.n	80b7e <udc_update_iface_desc+0x4e>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
   80b44:	4a13      	ldr	r2, [pc, #76]	; (80b94 <udc_update_iface_desc+0x64>)
   80b46:	6013      	str	r3, [r2, #0]
 *
 * \return address after the last byte of USB Configuration descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
   80b48:	885c      	ldrh	r4, [r3, #2]
   80b4a:	441c      	add	r4, r3
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
   80b4c:	42a3      	cmp	r3, r4
   80b4e:	d218      	bcs.n	80b82 <udc_update_iface_desc+0x52>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
   80b50:	785a      	ldrb	r2, [r3, #1]
   80b52:	2a04      	cmp	r2, #4
   80b54:	d109      	bne.n	80b6a <udc_update_iface_desc+0x3a>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   80b56:	789a      	ldrb	r2, [r3, #2]
   80b58:	4282      	cmp	r2, r0
   80b5a:	d106      	bne.n	80b6a <udc_update_iface_desc+0x3a>
   80b5c:	78da      	ldrb	r2, [r3, #3]
   80b5e:	428a      	cmp	r2, r1
   80b60:	d103      	bne.n	80b6a <udc_update_iface_desc+0x3a>
   80b62:	4a0c      	ldr	r2, [pc, #48]	; (80b94 <udc_update_iface_desc+0x64>)
   80b64:	6013      	str	r3, [r2, #0]
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
   80b66:	2001      	movs	r0, #1
   80b68:	e00c      	b.n	80b84 <udc_update_iface_desc+0x54>
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   80b6a:	781a      	ldrb	r2, [r3, #0]
   80b6c:	4413      	add	r3, r2
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
   80b6e:	42a3      	cmp	r3, r4
   80b70:	d3ee      	bcc.n	80b50 <udc_update_iface_desc+0x20>
   80b72:	4a08      	ldr	r2, [pc, #32]	; (80b94 <udc_update_iface_desc+0x64>)
   80b74:	6013      	str	r3, [r2, #0]
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
   80b76:	2000      	movs	r0, #0
   80b78:	e004      	b.n	80b84 <udc_update_iface_desc+0x54>
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
		return false;
   80b7a:	2000      	movs	r0, #0
   80b7c:	e002      	b.n	80b84 <udc_update_iface_desc+0x54>
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
   80b7e:	2000      	movs	r0, #0
   80b80:	e000      	b.n	80b84 <udc_update_iface_desc+0x54>
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
   80b82:	2000      	movs	r0, #0
}
   80b84:	f85d 4b04 	ldr.w	r4, [sp], #4
   80b88:	4770      	bx	lr
   80b8a:	bf00      	nop
   80b8c:	20070bcc 	.word	0x20070bcc
   80b90:	20070bbc 	.word	0x20070bbc
   80b94:	20070bd0 	.word	0x20070bd0

00080b98 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
   80b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80b9c:	4604      	mov	r4, r0
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   80b9e:	2100      	movs	r1, #0
   80ba0:	4b12      	ldr	r3, [pc, #72]	; (80bec <udc_iface_disable+0x54>)
   80ba2:	4798      	blx	r3
   80ba4:	4680      	mov	r8, r0
   80ba6:	b1e8      	cbz	r0, 80be4 <udc_iface_disable+0x4c>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   80ba8:	4b11      	ldr	r3, [pc, #68]	; (80bf0 <udc_iface_disable+0x58>)
   80baa:	681b      	ldr	r3, [r3, #0]
   80bac:	685b      	ldr	r3, [r3, #4]
   80bae:	f853 9024 	ldr.w	r9, [r3, r4, lsl #2]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   80bb2:	f8d9 300c 	ldr.w	r3, [r9, #12]
   80bb6:	4798      	blx	r3
   80bb8:	4601      	mov	r1, r0
   80bba:	4620      	mov	r0, r4
   80bbc:	4b0b      	ldr	r3, [pc, #44]	; (80bec <udc_iface_disable+0x54>)
   80bbe:	4798      	blx	r3
   80bc0:	4680      	mov	r8, r0
   80bc2:	b178      	cbz	r0, 80be4 <udc_iface_disable+0x4c>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   80bc4:	4b0b      	ldr	r3, [pc, #44]	; (80bf4 <udc_iface_disable+0x5c>)
   80bc6:	681c      	ldr	r4, [r3, #0]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   80bc8:	2605      	movs	r6, #5
   80bca:	4d0b      	ldr	r5, [pc, #44]	; (80bf8 <udc_iface_disable+0x60>)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
   80bcc:	4f0b      	ldr	r7, [pc, #44]	; (80bfc <udc_iface_disable+0x64>)
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   80bce:	4620      	mov	r0, r4
   80bd0:	4631      	mov	r1, r6
   80bd2:	47a8      	blx	r5
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
   80bd4:	4604      	mov	r4, r0
   80bd6:	b110      	cbz	r0, 80bde <udc_iface_disable+0x46>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
   80bd8:	7880      	ldrb	r0, [r0, #2]
   80bda:	47b8      	blx	r7
		}
   80bdc:	e7f7      	b.n	80bce <udc_iface_disable+0x36>
	}
#endif

	// Disable interface
	udi_api->disable();
   80bde:	f8d9 3004 	ldr.w	r3, [r9, #4]
   80be2:	4798      	blx	r3
	return true;
}
   80be4:	4640      	mov	r0, r8
   80be6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80bea:	bf00      	nop
   80bec:	00080b31 	.word	0x00080b31
   80bf0:	20070bbc 	.word	0x20070bbc
   80bf4:	20070bd0 	.word	0x20070bd0
   80bf8:	00080ad5 	.word	0x00080ad5
   80bfc:	000821d9 	.word	0x000821d9

00080c00 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
   80c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80c04:	4680      	mov	r8, r0
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
   80c06:	4b10      	ldr	r3, [pc, #64]	; (80c48 <udc_iface_enable+0x48>)
   80c08:	4798      	blx	r3
   80c0a:	4603      	mov	r3, r0
   80c0c:	b1c8      	cbz	r0, 80c42 <udc_iface_enable+0x42>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   80c0e:	4b0f      	ldr	r3, [pc, #60]	; (80c4c <udc_iface_enable+0x4c>)
   80c10:	681c      	ldr	r4, [r3, #0]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   80c12:	2605      	movs	r6, #5
   80c14:	4d0e      	ldr	r5, [pc, #56]	; (80c50 <udc_iface_enable+0x50>)
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   80c16:	4f0f      	ldr	r7, [pc, #60]	; (80c54 <udc_iface_enable+0x54>)

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   80c18:	4620      	mov	r0, r4
   80c1a:	4631      	mov	r1, r6
   80c1c:	47a8      	blx	r5
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
   80c1e:	4604      	mov	r4, r0
   80c20:	b138      	cbz	r0, 80c32 <udc_iface_enable+0x32>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   80c22:	7880      	ldrb	r0, [r0, #2]
   80c24:	78e1      	ldrb	r1, [r4, #3]
   80c26:	88a2      	ldrh	r2, [r4, #4]
   80c28:	47b8      	blx	r7
   80c2a:	4603      	mov	r3, r0
   80c2c:	2800      	cmp	r0, #0
   80c2e:	d1f3      	bne.n	80c18 <udc_iface_enable+0x18>
   80c30:	e007      	b.n	80c42 <udc_iface_enable+0x42>
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
   80c32:	4b09      	ldr	r3, [pc, #36]	; (80c58 <udc_iface_enable+0x58>)
   80c34:	681b      	ldr	r3, [r3, #0]
   80c36:	685b      	ldr	r3, [r3, #4]
   80c38:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
   80c3c:	681b      	ldr	r3, [r3, #0]
   80c3e:	4798      	blx	r3
   80c40:	4603      	mov	r3, r0
}
   80c42:	4618      	mov	r0, r3
   80c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80c48:	00080b31 	.word	0x00080b31
   80c4c:	20070bd0 	.word	0x20070bd0
   80c50:	00080ad5 	.word	0x00080ad5
   80c54:	000824dd 	.word	0x000824dd
   80c58:	20070bbc 	.word	0x20070bbc

00080c5c <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
   80c5c:	b570      	push	{r4, r5, r6, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
   80c5e:	4b0d      	ldr	r3, [pc, #52]	; (80c94 <udc_reset+0x38>)
   80c60:	781b      	ldrb	r3, [r3, #0]
   80c62:	b183      	cbz	r3, 80c86 <udc_reset+0x2a>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80c64:	4b0c      	ldr	r3, [pc, #48]	; (80c98 <udc_reset+0x3c>)
   80c66:	681b      	ldr	r3, [r3, #0]
   80c68:	681b      	ldr	r3, [r3, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   80c6a:	791b      	ldrb	r3, [r3, #4]
   80c6c:	b15b      	cbz	r3, 80c86 <udc_reset+0x2a>
   80c6e:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
   80c70:	4e0a      	ldr	r6, [pc, #40]	; (80c9c <udc_reset+0x40>)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80c72:	4d09      	ldr	r5, [pc, #36]	; (80c98 <udc_reset+0x3c>)
				iface_num++) {
			udc_iface_disable(iface_num);
   80c74:	4620      	mov	r0, r4
   80c76:	47b0      	blx	r6
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   80c78:	3401      	adds	r4, #1
   80c7a:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80c7c:	682b      	ldr	r3, [r5, #0]
   80c7e:	681b      	ldr	r3, [r3, #0]
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   80c80:	791b      	ldrb	r3, [r3, #4]
   80c82:	42a3      	cmp	r3, r4
   80c84:	d8f6      	bhi.n	80c74 <udc_reset+0x18>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
   80c86:	2200      	movs	r2, #0
   80c88:	4b02      	ldr	r3, [pc, #8]	; (80c94 <udc_reset+0x38>)
   80c8a:	701a      	strb	r2, [r3, #0]
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
   80c8c:	2201      	movs	r2, #1
   80c8e:	4b04      	ldr	r3, [pc, #16]	; (80ca0 <udc_reset+0x44>)
   80c90:	801a      	strh	r2, [r3, #0]
   80c92:	bd70      	pop	{r4, r5, r6, pc}
   80c94:	20070bcc 	.word	0x20070bcc
   80c98:	20070bbc 	.word	0x20070bbc
   80c9c:	00080b99 	.word	0x00080b99
   80ca0:	20070bc8 	.word	0x20070bc8

00080ca4 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
   80ca4:	b538      	push	{r3, r4, r5, lr}
	uint8_t iface_num;

	if (udc_num_configuration) {
   80ca6:	4b0c      	ldr	r3, [pc, #48]	; (80cd8 <udc_sof_notify+0x34>)
   80ca8:	781b      	ldrb	r3, [r3, #0]
   80caa:	b19b      	cbz	r3, 80cd4 <udc_sof_notify+0x30>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80cac:	4b0b      	ldr	r3, [pc, #44]	; (80cdc <udc_sof_notify+0x38>)
   80cae:	681b      	ldr	r3, [r3, #0]
   80cb0:	681a      	ldr	r2, [r3, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   80cb2:	7912      	ldrb	r2, [r2, #4]
   80cb4:	b172      	cbz	r2, 80cd4 <udc_sof_notify+0x30>
   80cb6:	2400      	movs	r4, #0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80cb8:	4d08      	ldr	r5, [pc, #32]	; (80cdc <udc_sof_notify+0x38>)
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
   80cba:	685b      	ldr	r3, [r3, #4]
   80cbc:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
   80cc0:	691b      	ldr	r3, [r3, #16]
   80cc2:	b103      	cbz	r3, 80cc6 <udc_sof_notify+0x22>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
   80cc4:	4798      	blx	r3
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   80cc6:	3401      	adds	r4, #1
   80cc8:	b2e4      	uxtb	r4, r4
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80cca:	682b      	ldr	r3, [r5, #0]
   80ccc:	681a      	ldr	r2, [r3, #0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   80cce:	7912      	ldrb	r2, [r2, #4]
   80cd0:	42a2      	cmp	r2, r4
   80cd2:	d8f2      	bhi.n	80cba <udc_sof_notify+0x16>
   80cd4:	bd38      	pop	{r3, r4, r5, pc}
   80cd6:	bf00      	nop
   80cd8:	20070bcc 	.word	0x20070bcc
   80cdc:	20070bbc 	.word	0x20070bbc

00080ce0 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
   80ce0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
   80ce4:	4b77      	ldr	r3, [pc, #476]	; (80ec4 <udc_process_setup+0x1e4>)
   80ce6:	2200      	movs	r2, #0
   80ce8:	819a      	strh	r2, [r3, #12]
	udd_g_ctrlreq.callback = NULL;
   80cea:	611a      	str	r2, [r3, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   80cec:	615a      	str	r2, [r3, #20]

	if (Udd_setup_is_in()) {
   80cee:	781b      	ldrb	r3, [r3, #0]
   80cf0:	f013 0f80 	tst.w	r3, #128	; 0x80
   80cf4:	f000 81e6 	beq.w	810c4 <udc_process_setup+0x3e4>
		if (udd_g_ctrlreq.req.wLength == 0) {
   80cf8:	4a72      	ldr	r2, [pc, #456]	; (80ec4 <udc_process_setup+0x1e4>)
   80cfa:	88d2      	ldrh	r2, [r2, #6]
   80cfc:	2a00      	cmp	r2, #0
   80cfe:	f040 81e5 	bne.w	810cc <udc_process_setup+0x3ec>
   80d02:	e1db      	b.n	810bc <udc_process_setup+0x3dc>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   80d04:	f013 031f 	ands.w	r3, r3, #31
   80d08:	d167      	bne.n	80dda <udc_process_setup+0xfa>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   80d0a:	496e      	ldr	r1, [pc, #440]	; (80ec4 <udc_process_setup+0x1e4>)
   80d0c:	7849      	ldrb	r1, [r1, #1]
   80d0e:	2906      	cmp	r1, #6
   80d10:	d00d      	beq.n	80d2e <udc_process_setup+0x4e>
   80d12:	2908      	cmp	r1, #8
   80d14:	d057      	beq.n	80dc6 <udc_process_setup+0xe6>
   80d16:	2900      	cmp	r1, #0
   80d18:	d15f      	bne.n	80dda <udc_process_setup+0xfa>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
   80d1a:	2a02      	cmp	r2, #2
   80d1c:	d105      	bne.n	80d2a <udc_process_setup+0x4a>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
   80d1e:	486a      	ldr	r0, [pc, #424]	; (80ec8 <udc_process_setup+0x1e8>)
   80d20:	2102      	movs	r1, #2
   80d22:	4b6a      	ldr	r3, [pc, #424]	; (80ecc <udc_process_setup+0x1ec>)
   80d24:	4798      	blx	r3
			sizeof(udc_device_status));
	return true;
   80d26:	2401      	movs	r4, #1
   80d28:	e174      	b.n	81014 <udc_process_setup+0x334>
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
		return false;
   80d2a:	2400      	movs	r4, #0
   80d2c:	e172      	b.n	81014 <udc_process_setup+0x334>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   80d2e:	4b65      	ldr	r3, [pc, #404]	; (80ec4 <udc_process_setup+0x1e4>)
   80d30:	885a      	ldrh	r2, [r3, #2]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   80d32:	0a13      	lsrs	r3, r2, #8
   80d34:	3b01      	subs	r3, #1
   80d36:	2b0e      	cmp	r3, #14
   80d38:	d83b      	bhi.n	80db2 <udc_process_setup+0xd2>
   80d3a:	e8df f003 	tbb	[pc, r3]
   80d3e:	0f08      	.short	0x0f08
   80d40:	3a3a3a2a 	.word	0x3a3a3a2a
   80d44:	3a3a3a3a 	.word	0x3a3a3a3a
   80d48:	3a3a3a3a 	.word	0x3a3a3a3a
   80d4c:	22          	.byte	0x22
   80d4d:	00          	.byte	0x00
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
   80d4e:	4b60      	ldr	r3, [pc, #384]	; (80ed0 <udc_process_setup+0x1f0>)
   80d50:	681b      	ldr	r3, [r3, #0]
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
   80d52:	4618      	mov	r0, r3
   80d54:	7819      	ldrb	r1, [r3, #0]
   80d56:	4b5d      	ldr	r3, [pc, #372]	; (80ecc <udc_process_setup+0x1ec>)
   80d58:	4798      	blx	r3
   80d5a:	e021      	b.n	80da0 <udc_process_setup+0xc0>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   80d5c:	b2d2      	uxtb	r2, r2
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
   80d5e:	4b5c      	ldr	r3, [pc, #368]	; (80ed0 <udc_process_setup+0x1f0>)
   80d60:	681b      	ldr	r3, [r3, #0]
   80d62:	7c5b      	ldrb	r3, [r3, #17]
   80d64:	4293      	cmp	r3, r2
   80d66:	d926      	bls.n	80db6 <udc_process_setup+0xd6>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
   80d68:	4b59      	ldr	r3, [pc, #356]	; (80ed0 <udc_process_setup+0x1f0>)
   80d6a:	685b      	ldr	r3, [r3, #4]
   80d6c:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   80d70:	4618      	mov	r0, r3
   80d72:	8859      	ldrh	r1, [r3, #2]
   80d74:	4b55      	ldr	r3, [pc, #340]	; (80ecc <udc_process_setup+0x1ec>)
   80d76:	4798      	blx	r3
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   80d78:	4b52      	ldr	r3, [pc, #328]	; (80ec4 <udc_process_setup+0x1e4>)
   80d7a:	689b      	ldr	r3, [r3, #8]
   80d7c:	2202      	movs	r2, #2
   80d7e:	705a      	strb	r2, [r3, #1]
   80d80:	e00e      	b.n	80da0 <udc_process_setup+0xc0>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
   80d82:	4b53      	ldr	r3, [pc, #332]	; (80ed0 <udc_process_setup+0x1f0>)
   80d84:	689b      	ldr	r3, [r3, #8]
   80d86:	b1c3      	cbz	r3, 80dba <udc_process_setup+0xda>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
   80d88:	4618      	mov	r0, r3
   80d8a:	8859      	ldrh	r1, [r3, #2]
   80d8c:	4b4f      	ldr	r3, [pc, #316]	; (80ecc <udc_process_setup+0x1ec>)
   80d8e:	4798      	blx	r3
   80d90:	e006      	b.n	80da0 <udc_process_setup+0xc0>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   80d92:	f012 0fff 	tst.w	r2, #255	; 0xff
   80d96:	d112      	bne.n	80dbe <udc_process_setup+0xde>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
   80d98:	484e      	ldr	r0, [pc, #312]	; (80ed4 <udc_process_setup+0x1f4>)
   80d9a:	2104      	movs	r1, #4
   80d9c:	4b4b      	ldr	r3, [pc, #300]	; (80ecc <udc_process_setup+0x1ec>)
   80d9e:	4798      	blx	r3
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
   80da0:	4b48      	ldr	r3, [pc, #288]	; (80ec4 <udc_process_setup+0x1e4>)
   80da2:	88da      	ldrh	r2, [r3, #6]
   80da4:	899b      	ldrh	r3, [r3, #12]
   80da6:	4293      	cmp	r3, r2
   80da8:	d90b      	bls.n	80dc2 <udc_process_setup+0xe2>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   80daa:	4b46      	ldr	r3, [pc, #280]	; (80ec4 <udc_process_setup+0x1e4>)
   80dac:	819a      	strh	r2, [r3, #12]
	}
	return true;
   80dae:	2401      	movs	r4, #1
   80db0:	e130      	b.n	81014 <udc_process_setup+0x334>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
   80db2:	2400      	movs	r4, #0
   80db4:	e12e      	b.n	81014 <udc_process_setup+0x334>
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
   80db6:	2400      	movs	r4, #0
   80db8:	e12c      	b.n	81014 <udc_process_setup+0x334>
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
			return false;
   80dba:	2400      	movs	r4, #0
   80dbc:	e12a      	b.n	81014 <udc_process_setup+0x334>
		break;

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
			return false;
   80dbe:	2400      	movs	r4, #0
   80dc0:	e128      	b.n	81014 <udc_process_setup+0x334>
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
	}
	return true;
   80dc2:	2401      	movs	r4, #1
   80dc4:	e126      	b.n	81014 <udc_process_setup+0x334>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
   80dc6:	2a01      	cmp	r2, #1
   80dc8:	d105      	bne.n	80dd6 <udc_process_setup+0xf6>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
   80dca:	4843      	ldr	r0, [pc, #268]	; (80ed8 <udc_process_setup+0x1f8>)
   80dcc:	2101      	movs	r1, #1
   80dce:	4b3f      	ldr	r3, [pc, #252]	; (80ecc <udc_process_setup+0x1ec>)
   80dd0:	4798      	blx	r3
	return true;
   80dd2:	2401      	movs	r4, #1
   80dd4:	e11e      	b.n	81014 <udc_process_setup+0x334>
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
		return false;
   80dd6:	2400      	movs	r4, #0
   80dd8:	e11c      	b.n	81014 <udc_process_setup+0x334>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   80dda:	2b01      	cmp	r3, #1
   80ddc:	d12a      	bne.n	80e34 <udc_process_setup+0x154>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   80dde:	4939      	ldr	r1, [pc, #228]	; (80ec4 <udc_process_setup+0x1e4>)
   80de0:	7849      	ldrb	r1, [r1, #1]
   80de2:	290a      	cmp	r1, #10
   80de4:	d126      	bne.n	80e34 <udc_process_setup+0x154>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
   80de6:	2a01      	cmp	r2, #1
   80de8:	d11e      	bne.n	80e28 <udc_process_setup+0x148>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
   80dea:	4b3b      	ldr	r3, [pc, #236]	; (80ed8 <udc_process_setup+0x1f8>)
   80dec:	781b      	ldrb	r3, [r3, #0]
   80dee:	b1eb      	cbz	r3, 80e2c <udc_process_setup+0x14c>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   80df0:	4b34      	ldr	r3, [pc, #208]	; (80ec4 <udc_process_setup+0x1e4>)
   80df2:	791d      	ldrb	r5, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   80df4:	4b39      	ldr	r3, [pc, #228]	; (80edc <udc_process_setup+0x1fc>)
   80df6:	681e      	ldr	r6, [r3, #0]
   80df8:	6833      	ldr	r3, [r6, #0]
   80dfa:	791b      	ldrb	r3, [r3, #4]
   80dfc:	42ab      	cmp	r3, r5
   80dfe:	d917      	bls.n	80e30 <udc_process_setup+0x150>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   80e00:	4628      	mov	r0, r5
   80e02:	2100      	movs	r1, #0
   80e04:	4b36      	ldr	r3, [pc, #216]	; (80ee0 <udc_process_setup+0x200>)
   80e06:	4798      	blx	r3
   80e08:	4604      	mov	r4, r0
   80e0a:	2800      	cmp	r0, #0
   80e0c:	f000 8102 	beq.w	81014 <udc_process_setup+0x334>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   80e10:	6873      	ldr	r3, [r6, #4]
	udc_iface_setting = udi_api->getsetting();
   80e12:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
   80e16:	68db      	ldr	r3, [r3, #12]
   80e18:	4798      	blx	r3
   80e1a:	4b32      	ldr	r3, [pc, #200]	; (80ee4 <udc_process_setup+0x204>)
   80e1c:	7018      	strb	r0, [r3, #0]

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
   80e1e:	4618      	mov	r0, r3
   80e20:	2101      	movs	r1, #1
   80e22:	4b2a      	ldr	r3, [pc, #168]	; (80ecc <udc_process_setup+0x1ec>)
   80e24:	4798      	blx	r3
   80e26:	e0f5      	b.n	81014 <udc_process_setup+0x334>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
		return false; // Error in request
   80e28:	2400      	movs	r4, #0
   80e2a:	e0f3      	b.n	81014 <udc_process_setup+0x334>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
   80e2c:	2400      	movs	r4, #0
   80e2e:	e0f1      	b.n	81014 <udc_process_setup+0x334>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
   80e30:	2400      	movs	r4, #0
   80e32:	e0ef      	b.n	81014 <udc_process_setup+0x334>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   80e34:	2b02      	cmp	r3, #2
   80e36:	f040 80ef 	bne.w	81018 <udc_process_setup+0x338>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   80e3a:	4b22      	ldr	r3, [pc, #136]	; (80ec4 <udc_process_setup+0x1e4>)
   80e3c:	785b      	ldrb	r3, [r3, #1]
   80e3e:	2b00      	cmp	r3, #0
   80e40:	f040 80e3 	bne.w	8100a <udc_process_setup+0x32a>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
   80e44:	2a02      	cmp	r2, #2
   80e46:	d10b      	bne.n	80e60 <udc_process_setup+0x180>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   80e48:	4b1e      	ldr	r3, [pc, #120]	; (80ec4 <udc_process_setup+0x1e4>)
   80e4a:	7918      	ldrb	r0, [r3, #4]
   80e4c:	4b26      	ldr	r3, [pc, #152]	; (80ee8 <udc_process_setup+0x208>)
   80e4e:	4798      	blx	r3
   80e50:	4b26      	ldr	r3, [pc, #152]	; (80eec <udc_process_setup+0x20c>)
   80e52:	8018      	strh	r0, [r3, #0]
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
   80e54:	4618      	mov	r0, r3
   80e56:	2102      	movs	r1, #2
   80e58:	4b1c      	ldr	r3, [pc, #112]	; (80ecc <udc_process_setup+0x1ec>)
   80e5a:	4798      	blx	r3
			sizeof(udc_ep_status));
	return true;
   80e5c:	2401      	movs	r4, #1
   80e5e:	e0d9      	b.n	81014 <udc_process_setup+0x334>
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
		return false;
   80e60:	2400      	movs	r4, #0
   80e62:	e0d7      	b.n	81014 <udc_process_setup+0x334>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   80e64:	f013 031f 	ands.w	r3, r3, #31
   80e68:	f040 8084 	bne.w	80f74 <udc_process_setup+0x294>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   80e6c:	4a15      	ldr	r2, [pc, #84]	; (80ec4 <udc_process_setup+0x1e4>)
   80e6e:	7852      	ldrb	r2, [r2, #1]
   80e70:	3a01      	subs	r2, #1
   80e72:	2a08      	cmp	r2, #8
   80e74:	d87e      	bhi.n	80f74 <udc_process_setup+0x294>
   80e76:	e8df f012 	tbh	[pc, r2, lsl #1]
   80e7a:	0013      	.short	0x0013
   80e7c:	00ca007d 	.word	0x00ca007d
   80e80:	0009007d 	.word	0x0009007d
   80e84:	007d007d 	.word	0x007d007d
   80e88:	003d007d 	.word	0x003d007d
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   80e8c:	4b0d      	ldr	r3, [pc, #52]	; (80ec4 <udc_process_setup+0x1e4>)
   80e8e:	88db      	ldrh	r3, [r3, #6]
   80e90:	b923      	cbnz	r3, 80e9c <udc_process_setup+0x1bc>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
   80e92:	4a17      	ldr	r2, [pc, #92]	; (80ef0 <udc_process_setup+0x210>)
   80e94:	4b0b      	ldr	r3, [pc, #44]	; (80ec4 <udc_process_setup+0x1e4>)
   80e96:	611a      	str	r2, [r3, #16]
	return true;
   80e98:	2401      	movs	r4, #1
   80e9a:	e0bb      	b.n	81014 <udc_process_setup+0x334>
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   80e9c:	2400      	movs	r4, #0
   80e9e:	e0b9      	b.n	81014 <udc_process_setup+0x334>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   80ea0:	4b08      	ldr	r3, [pc, #32]	; (80ec4 <udc_process_setup+0x1e4>)
   80ea2:	88db      	ldrh	r3, [r3, #6]
   80ea4:	b953      	cbnz	r3, 80ebc <udc_process_setup+0x1dc>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
   80ea6:	4b07      	ldr	r3, [pc, #28]	; (80ec4 <udc_process_setup+0x1e4>)
   80ea8:	885b      	ldrh	r3, [r3, #2]
   80eaa:	2b01      	cmp	r3, #1
   80eac:	d108      	bne.n	80ec0 <udc_process_setup+0x1e0>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
   80eae:	4b06      	ldr	r3, [pc, #24]	; (80ec8 <udc_process_setup+0x1e8>)
   80eb0:	881a      	ldrh	r2, [r3, #0]
   80eb2:	f022 0202 	bic.w	r2, r2, #2
   80eb6:	801a      	strh	r2, [r3, #0]
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
   80eb8:	2401      	movs	r4, #1
   80eba:	e0ab      	b.n	81014 <udc_process_setup+0x334>
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   80ebc:	2400      	movs	r4, #0
   80ebe:	e0a9      	b.n	81014 <udc_process_setup+0x334>
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
#endif
		return true;
	}
	return false;
   80ec0:	2400      	movs	r4, #0
   80ec2:	e0a7      	b.n	81014 <udc_process_setup+0x334>
   80ec4:	20070d84 	.word	0x20070d84
   80ec8:	20070bc8 	.word	0x20070bc8
   80ecc:	000821cd 	.word	0x000821cd
   80ed0:	20070160 	.word	0x20070160
   80ed4:	200701d4 	.word	0x200701d4
   80ed8:	20070bcc 	.word	0x20070bcc
   80edc:	20070bbc 	.word	0x20070bbc
   80ee0:	00080b31 	.word	0x00080b31
   80ee4:	20070bc4 	.word	0x20070bc4
   80ee8:	00082231 	.word	0x00082231
   80eec:	20070bc0 	.word	0x20070bc0
   80ef0:	00080b19 	.word	0x00080b19
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
   80ef4:	4b79      	ldr	r3, [pc, #484]	; (810dc <udc_process_setup+0x3fc>)
   80ef6:	88db      	ldrh	r3, [r3, #6]
   80ef8:	2b00      	cmp	r3, #0
   80efa:	d131      	bne.n	80f60 <udc_process_setup+0x280>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
   80efc:	4b78      	ldr	r3, [pc, #480]	; (810e0 <udc_process_setup+0x400>)
   80efe:	4798      	blx	r3
   80f00:	2800      	cmp	r0, #0
   80f02:	d02f      	beq.n	80f64 <udc_process_setup+0x284>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   80f04:	4b75      	ldr	r3, [pc, #468]	; (810dc <udc_process_setup+0x3fc>)
   80f06:	789a      	ldrb	r2, [r3, #2]
				udc_config.confdev_lsfs->bNumConfigurations) {
   80f08:	4b76      	ldr	r3, [pc, #472]	; (810e4 <udc_process_setup+0x404>)
   80f0a:	681b      	ldr	r3, [r3, #0]
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   80f0c:	7c5b      	ldrb	r3, [r3, #17]
   80f0e:	429a      	cmp	r2, r3
   80f10:	dc2a      	bgt.n	80f68 <udc_process_setup+0x288>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
   80f12:	4b75      	ldr	r3, [pc, #468]	; (810e8 <udc_process_setup+0x408>)
   80f14:	4798      	blx	r3

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
   80f16:	4b71      	ldr	r3, [pc, #452]	; (810dc <udc_process_setup+0x3fc>)
   80f18:	789b      	ldrb	r3, [r3, #2]
   80f1a:	4a74      	ldr	r2, [pc, #464]	; (810ec <udc_process_setup+0x40c>)
   80f1c:	7013      	strb	r3, [r2, #0]
	if (udc_num_configuration == 0) {
   80f1e:	b32b      	cbz	r3, 80f6c <udc_process_setup+0x28c>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
   80f20:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   80f24:	3b01      	subs	r3, #1
   80f26:	4a6f      	ldr	r2, [pc, #444]	; (810e4 <udc_process_setup+0x404>)
   80f28:	6852      	ldr	r2, [r2, #4]
   80f2a:	eb02 00c3 	add.w	r0, r2, r3, lsl #3
   80f2e:	4970      	ldr	r1, [pc, #448]	; (810f0 <udc_process_setup+0x410>)
   80f30:	6008      	str	r0, [r1, #0]
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80f32:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
   80f36:	791b      	ldrb	r3, [r3, #4]
   80f38:	b1d3      	cbz	r3, 80f70 <udc_process_setup+0x290>
   80f3a:	2500      	movs	r5, #0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
   80f3c:	462f      	mov	r7, r5
   80f3e:	4e6d      	ldr	r6, [pc, #436]	; (810f4 <udc_process_setup+0x414>)
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80f40:	4688      	mov	r8, r1
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
   80f42:	4628      	mov	r0, r5
   80f44:	4639      	mov	r1, r7
   80f46:	47b0      	blx	r6
   80f48:	4604      	mov	r4, r0
   80f4a:	2800      	cmp	r0, #0
   80f4c:	d062      	beq.n	81014 <udc_process_setup+0x334>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   80f4e:	3501      	adds	r5, #1
   80f50:	b2ed      	uxtb	r5, r5
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   80f52:	f8d8 3000 	ldr.w	r3, [r8]
   80f56:	681b      	ldr	r3, [r3, #0]
   80f58:	791b      	ldrb	r3, [r3, #4]
   80f5a:	42ab      	cmp	r3, r5
   80f5c:	d8f1      	bhi.n	80f42 <udc_process_setup+0x262>
   80f5e:	e059      	b.n	81014 <udc_process_setup+0x334>
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   80f60:	2400      	movs	r4, #0
   80f62:	e057      	b.n	81014 <udc_process_setup+0x334>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
		return false;
   80f64:	2400      	movs	r4, #0
   80f66:	e055      	b.n	81014 <udc_process_setup+0x334>
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
   80f68:	2400      	movs	r4, #0
   80f6a:	e053      	b.n	81014 <udc_process_setup+0x334>
	udc_reset();

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
	if (udc_num_configuration == 0) {
		return true; // Default empty configuration requested
   80f6c:	2401      	movs	r4, #1
   80f6e:	e051      	b.n	81014 <udc_process_setup+0x334>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
   80f70:	2401      	movs	r4, #1
   80f72:	e04f      	b.n	81014 <udc_process_setup+0x334>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   80f74:	2b01      	cmp	r3, #1
   80f76:	d11c      	bne.n	80fb2 <udc_process_setup+0x2d2>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   80f78:	4a58      	ldr	r2, [pc, #352]	; (810dc <udc_process_setup+0x3fc>)
   80f7a:	7852      	ldrb	r2, [r2, #1]
   80f7c:	2a0b      	cmp	r2, #11
   80f7e:	d118      	bne.n	80fb2 <udc_process_setup+0x2d2>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
   80f80:	4b56      	ldr	r3, [pc, #344]	; (810dc <udc_process_setup+0x3fc>)
   80f82:	88db      	ldrh	r3, [r3, #6]
   80f84:	b98b      	cbnz	r3, 80faa <udc_process_setup+0x2ca>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
   80f86:	4b59      	ldr	r3, [pc, #356]	; (810ec <udc_process_setup+0x40c>)
   80f88:	781b      	ldrb	r3, [r3, #0]
   80f8a:	b183      	cbz	r3, 80fae <udc_process_setup+0x2ce>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   80f8c:	4b53      	ldr	r3, [pc, #332]	; (810dc <udc_process_setup+0x3fc>)
   80f8e:	791d      	ldrb	r5, [r3, #4]
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
   80f90:	885e      	ldrh	r6, [r3, #2]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
   80f92:	4628      	mov	r0, r5
   80f94:	4b58      	ldr	r3, [pc, #352]	; (810f8 <udc_process_setup+0x418>)
   80f96:	4798      	blx	r3
   80f98:	4604      	mov	r4, r0
   80f9a:	2800      	cmp	r0, #0
   80f9c:	d03a      	beq.n	81014 <udc_process_setup+0x334>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
   80f9e:	4628      	mov	r0, r5
   80fa0:	b2f1      	uxtb	r1, r6
   80fa2:	4b54      	ldr	r3, [pc, #336]	; (810f4 <udc_process_setup+0x414>)
   80fa4:	4798      	blx	r3
   80fa6:	4604      	mov	r4, r0
   80fa8:	e034      	b.n	81014 <udc_process_setup+0x334>
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
		return false; // Error in request
   80faa:	2400      	movs	r4, #0
   80fac:	e032      	b.n	81014 <udc_process_setup+0x334>
	}
	if (!udc_num_configuration) {
		return false; // The device is not is configured state yet
   80fae:	2400      	movs	r4, #0
   80fb0:	e030      	b.n	81014 <udc_process_setup+0x334>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   80fb2:	2b02      	cmp	r3, #2
   80fb4:	d130      	bne.n	81018 <udc_process_setup+0x338>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   80fb6:	4b49      	ldr	r3, [pc, #292]	; (810dc <udc_process_setup+0x3fc>)
   80fb8:	785b      	ldrb	r3, [r3, #1]
   80fba:	2b01      	cmp	r3, #1
   80fbc:	d002      	beq.n	80fc4 <udc_process_setup+0x2e4>
   80fbe:	2b03      	cmp	r3, #3
   80fc0:	d010      	beq.n	80fe4 <udc_process_setup+0x304>
   80fc2:	e026      	b.n	81012 <udc_process_setup+0x332>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   80fc4:	4b45      	ldr	r3, [pc, #276]	; (810dc <udc_process_setup+0x3fc>)
   80fc6:	88db      	ldrh	r3, [r3, #6]
   80fc8:	b943      	cbnz	r3, 80fdc <udc_process_setup+0x2fc>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   80fca:	4b44      	ldr	r3, [pc, #272]	; (810dc <udc_process_setup+0x3fc>)
   80fcc:	885b      	ldrh	r3, [r3, #2]
   80fce:	b93b      	cbnz	r3, 80fe0 <udc_process_setup+0x300>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   80fd0:	4b42      	ldr	r3, [pc, #264]	; (810dc <udc_process_setup+0x3fc>)
   80fd2:	7918      	ldrb	r0, [r3, #4]
   80fd4:	4b49      	ldr	r3, [pc, #292]	; (810fc <udc_process_setup+0x41c>)
   80fd6:	4798      	blx	r3
   80fd8:	4604      	mov	r4, r0
   80fda:	e01b      	b.n	81014 <udc_process_setup+0x334>
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   80fdc:	2400      	movs	r4, #0
   80fde:	e019      	b.n	81014 <udc_process_setup+0x334>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
   80fe0:	2400      	movs	r4, #0
   80fe2:	e017      	b.n	81014 <udc_process_setup+0x334>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
   80fe4:	4b3d      	ldr	r3, [pc, #244]	; (810dc <udc_process_setup+0x3fc>)
   80fe6:	88db      	ldrh	r3, [r3, #6]
   80fe8:	b95b      	cbnz	r3, 81002 <udc_process_setup+0x322>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   80fea:	4b3c      	ldr	r3, [pc, #240]	; (810dc <udc_process_setup+0x3fc>)
   80fec:	885b      	ldrh	r3, [r3, #2]
   80fee:	b953      	cbnz	r3, 81006 <udc_process_setup+0x326>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
   80ff0:	4c3a      	ldr	r4, [pc, #232]	; (810dc <udc_process_setup+0x3fc>)
   80ff2:	7920      	ldrb	r0, [r4, #4]
   80ff4:	4b42      	ldr	r3, [pc, #264]	; (81100 <udc_process_setup+0x420>)
   80ff6:	4798      	blx	r3
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   80ff8:	7920      	ldrb	r0, [r4, #4]
   80ffa:	4b42      	ldr	r3, [pc, #264]	; (81104 <udc_process_setup+0x424>)
   80ffc:	4798      	blx	r3
   80ffe:	4604      	mov	r4, r0
   81000:	e008      	b.n	81014 <udc_process_setup+0x334>
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
		return false;
   81002:	2400      	movs	r4, #0
   81004:	e006      	b.n	81014 <udc_process_setup+0x334>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
	}
	return false;
   81006:	2400      	movs	r4, #0
   81008:	e004      	b.n	81014 <udc_process_setup+0x334>
				break;
			}
		}
#endif
	}
	return false;
   8100a:	2400      	movs	r4, #0
   8100c:	e002      	b.n	81014 <udc_process_setup+0x334>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
   8100e:	2400      	movs	r4, #0
   81010:	e000      	b.n	81014 <udc_process_setup+0x334>
				break;
			}
		}
#endif
	}
	return false;
   81012:	2400      	movs	r4, #0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
   81014:	2c00      	cmp	r4, #0
   81016:	d15d      	bne.n	810d4 <udc_process_setup+0x3f4>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
   81018:	4b30      	ldr	r3, [pc, #192]	; (810dc <udc_process_setup+0x3fc>)
   8101a:	781b      	ldrb	r3, [r3, #0]
   8101c:	f003 031f 	and.w	r3, r3, #31
   81020:	2b01      	cmp	r3, #1
   81022:	d11e      	bne.n	81062 <udc_process_setup+0x382>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   81024:	4b31      	ldr	r3, [pc, #196]	; (810ec <udc_process_setup+0x40c>)
   81026:	781b      	ldrb	r3, [r3, #0]
   81028:	b1db      	cbz	r3, 81062 <udc_process_setup+0x382>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   8102a:	4b2c      	ldr	r3, [pc, #176]	; (810dc <udc_process_setup+0x3fc>)
   8102c:	791c      	ldrb	r4, [r3, #4]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   8102e:	4b30      	ldr	r3, [pc, #192]	; (810f0 <udc_process_setup+0x410>)
   81030:	681d      	ldr	r5, [r3, #0]
   81032:	682b      	ldr	r3, [r5, #0]
   81034:	791b      	ldrb	r3, [r3, #4]
   81036:	42a3      	cmp	r3, r4
   81038:	d913      	bls.n	81062 <udc_process_setup+0x382>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   8103a:	4620      	mov	r0, r4
   8103c:	2100      	movs	r1, #0
   8103e:	4b32      	ldr	r3, [pc, #200]	; (81108 <udc_process_setup+0x428>)
   81040:	4798      	blx	r3
   81042:	b170      	cbz	r0, 81062 <udc_process_setup+0x382>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   81044:	686b      	ldr	r3, [r5, #4]
   81046:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   8104a:	68eb      	ldr	r3, [r5, #12]
   8104c:	4798      	blx	r3
   8104e:	4601      	mov	r1, r0
   81050:	4620      	mov	r0, r4
   81052:	4b2d      	ldr	r3, [pc, #180]	; (81108 <udc_process_setup+0x428>)
   81054:	4798      	blx	r3
   81056:	b120      	cbz	r0, 81062 <udc_process_setup+0x382>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
   81058:	68ab      	ldr	r3, [r5, #8]
   8105a:	4798      	blx	r3
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
   8105c:	4604      	mov	r4, r0
   8105e:	2800      	cmp	r0, #0
   81060:	d138      	bne.n	810d4 <udc_process_setup+0x3f4>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
   81062:	4b1e      	ldr	r3, [pc, #120]	; (810dc <udc_process_setup+0x3fc>)
   81064:	781b      	ldrb	r3, [r3, #0]
   81066:	f003 031f 	and.w	r3, r3, #31
   8106a:	2b02      	cmp	r3, #2
   8106c:	d128      	bne.n	810c0 <udc_process_setup+0x3e0>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   8106e:	4b1f      	ldr	r3, [pc, #124]	; (810ec <udc_process_setup+0x40c>)
   81070:	781b      	ldrb	r3, [r3, #0]
   81072:	b1fb      	cbz	r3, 810b4 <udc_process_setup+0x3d4>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   81074:	4b1e      	ldr	r3, [pc, #120]	; (810f0 <udc_process_setup+0x410>)
   81076:	681b      	ldr	r3, [r3, #0]
   81078:	681a      	ldr	r2, [r3, #0]
   8107a:	7912      	ldrb	r2, [r2, #4]
   8107c:	b1e2      	cbz	r2, 810b8 <udc_process_setup+0x3d8>
   8107e:	2500      	movs	r5, #0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   81080:	4f21      	ldr	r7, [pc, #132]	; (81108 <udc_process_setup+0x428>)
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   81082:	f8df 806c 	ldr.w	r8, [pc, #108]	; 810f0 <udc_process_setup+0x410>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
   81086:	685b      	ldr	r3, [r3, #4]
   81088:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   8108c:	68f3      	ldr	r3, [r6, #12]
   8108e:	4798      	blx	r3
   81090:	4601      	mov	r1, r0
   81092:	4628      	mov	r0, r5
   81094:	47b8      	blx	r7
   81096:	4604      	mov	r4, r0
   81098:	b1e0      	cbz	r0, 810d4 <udc_process_setup+0x3f4>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
   8109a:	68b3      	ldr	r3, [r6, #8]
   8109c:	4798      	blx	r3
   8109e:	4604      	mov	r4, r0
   810a0:	b9c0      	cbnz	r0, 810d4 <udc_process_setup+0x3f4>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   810a2:	3501      	adds	r5, #1
   810a4:	b2ed      	uxtb	r5, r5
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   810a6:	f8d8 3000 	ldr.w	r3, [r8]
   810aa:	681a      	ldr	r2, [r3, #0]
   810ac:	7912      	ldrb	r2, [r2, #4]
   810ae:	42aa      	cmp	r2, r5
   810b0:	d8e9      	bhi.n	81086 <udc_process_setup+0x3a6>
   810b2:	e00f      	b.n	810d4 <udc_process_setup+0x3f4>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
   810b4:	2400      	movs	r4, #0
   810b6:	e00d      	b.n	810d4 <udc_process_setup+0x3f4>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
   810b8:	2400      	movs	r4, #0
   810ba:	e00b      	b.n	810d4 <udc_process_setup+0x3f4>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
   810bc:	2400      	movs	r4, #0
   810be:	e009      	b.n	810d4 <udc_process_setup+0x3f4>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
   810c0:	2400      	movs	r4, #0
   810c2:	e007      	b.n	810d4 <udc_process_setup+0x3f4>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   810c4:	f013 0f60 	tst.w	r3, #96	; 0x60
   810c8:	d1a6      	bne.n	81018 <udc_process_setup+0x338>
   810ca:	e6cb      	b.n	80e64 <udc_process_setup+0x184>
   810cc:	f013 0f60 	tst.w	r3, #96	; 0x60
   810d0:	d1a2      	bne.n	81018 <udc_process_setup+0x338>
   810d2:	e617      	b.n	80d04 <udc_process_setup+0x24>
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
   810d4:	4620      	mov	r0, r4
   810d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   810da:	bf00      	nop
   810dc:	20070d84 	.word	0x20070d84
   810e0:	0008219d 	.word	0x0008219d
   810e4:	20070160 	.word	0x20070160
   810e8:	00080c5d 	.word	0x00080c5d
   810ec:	20070bcc 	.word	0x20070bcc
   810f0:	20070bbc 	.word	0x20070bbc
   810f4:	00080c01 	.word	0x00080c01
   810f8:	00080b99 	.word	0x00080b99
   810fc:	0008232d 	.word	0x0008232d
   81100:	000826b9 	.word	0x000826b9
   81104:	00082245 	.word	0x00082245
   81108:	00080b31 	.word	0x00080b31

0008110c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   8110c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81110:	460c      	mov	r4, r1
   81112:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   81114:	b960      	cbnz	r0, 81130 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   81116:	2a00      	cmp	r2, #0
   81118:	dd0e      	ble.n	81138 <_read+0x2c>
   8111a:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   8111c:	4e09      	ldr	r6, [pc, #36]	; (81144 <_read+0x38>)
   8111e:	4d0a      	ldr	r5, [pc, #40]	; (81148 <_read+0x3c>)
   81120:	6830      	ldr	r0, [r6, #0]
   81122:	4621      	mov	r1, r4
   81124:	682b      	ldr	r3, [r5, #0]
   81126:	4798      	blx	r3
		ptr++;
   81128:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8112a:	42bc      	cmp	r4, r7
   8112c:	d1f8      	bne.n	81120 <_read+0x14>
   8112e:	e006      	b.n	8113e <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   81130:	f04f 30ff 	mov.w	r0, #4294967295
   81134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   81138:	2000      	movs	r0, #0
   8113a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8113e:	4640      	mov	r0, r8
	}
	return nChars;
}
   81140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81144:	20070d80 	.word	0x20070d80
   81148:	20070d78 	.word	0x20070d78

0008114c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   8114c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81150:	460e      	mov	r6, r1
   81152:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   81154:	3801      	subs	r0, #1
   81156:	2802      	cmp	r0, #2
   81158:	d80f      	bhi.n	8117a <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   8115a:	b192      	cbz	r2, 81182 <_write+0x36>
   8115c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8115e:	f8df 803c 	ldr.w	r8, [pc, #60]	; 8119c <_write+0x50>
   81162:	4f0d      	ldr	r7, [pc, #52]	; (81198 <_write+0x4c>)
   81164:	f8d8 0000 	ldr.w	r0, [r8]
   81168:	5d31      	ldrb	r1, [r6, r4]
   8116a:	683b      	ldr	r3, [r7, #0]
   8116c:	4798      	blx	r3
   8116e:	2800      	cmp	r0, #0
   81170:	db0a      	blt.n	81188 <_write+0x3c>
			return -1;
		}
		++nChars;
   81172:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   81174:	42a5      	cmp	r5, r4
   81176:	d1f5      	bne.n	81164 <_write+0x18>
   81178:	e00a      	b.n	81190 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   8117a:	f04f 30ff 	mov.w	r0, #4294967295
   8117e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   81182:	2000      	movs	r0, #0
   81184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   81188:	f04f 30ff 	mov.w	r0, #4294967295
   8118c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   81190:	4620      	mov	r0, r4
	}
	return nChars;
}
   81192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81196:	bf00      	nop
   81198:	20070d7c 	.word	0x20070d7c
   8119c:	20070d80 	.word	0x20070d80

000811a0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   811a0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   811a2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   811a6:	4b16      	ldr	r3, [pc, #88]	; (81200 <board_init+0x60>)
   811a8:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   811aa:	200b      	movs	r0, #11
   811ac:	4c15      	ldr	r4, [pc, #84]	; (81204 <board_init+0x64>)
   811ae:	47a0      	blx	r4
   811b0:	200c      	movs	r0, #12
   811b2:	47a0      	blx	r4
   811b4:	200d      	movs	r0, #13
   811b6:	47a0      	blx	r4
   811b8:	200e      	movs	r0, #14
   811ba:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   811bc:	203b      	movs	r0, #59	; 0x3b
   811be:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   811c2:	4c11      	ldr	r4, [pc, #68]	; (81208 <board_init+0x68>)
   811c4:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   811c6:	2055      	movs	r0, #85	; 0x55
   811c8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   811cc:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   811ce:	2056      	movs	r0, #86	; 0x56
   811d0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   811d4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   811d6:	2068      	movs	r0, #104	; 0x68
   811d8:	490c      	ldr	r1, [pc, #48]	; (8120c <board_init+0x6c>)
   811da:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   811dc:	205c      	movs	r0, #92	; 0x5c
   811de:	490c      	ldr	r1, [pc, #48]	; (81210 <board_init+0x70>)
   811e0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   811e2:	480c      	ldr	r0, [pc, #48]	; (81214 <board_init+0x74>)
   811e4:	f44f 7140 	mov.w	r1, #768	; 0x300
   811e8:	4a0b      	ldr	r2, [pc, #44]	; (81218 <board_init+0x78>)
   811ea:	4b0c      	ldr	r3, [pc, #48]	; (8121c <board_init+0x7c>)
   811ec:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   811ee:	202b      	movs	r0, #43	; 0x2b
   811f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   811f4:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   811f6:	202a      	movs	r0, #42	; 0x2a
   811f8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   811fc:	47a0      	blx	r4
   811fe:	bd10      	pop	{r4, pc}
   81200:	400e1a50 	.word	0x400e1a50
   81204:	000815c9 	.word	0x000815c9
   81208:	000812c5 	.word	0x000812c5
   8120c:	28000079 	.word	0x28000079
   81210:	28000001 	.word	0x28000001
   81214:	400e0e00 	.word	0x400e0e00
   81218:	08000001 	.word	0x08000001
   8121c:	00081399 	.word	0x00081399

00081220 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   81220:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   81222:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   81226:	d016      	beq.n	81256 <pio_set_peripheral+0x36>
   81228:	d804      	bhi.n	81234 <pio_set_peripheral+0x14>
   8122a:	b1c1      	cbz	r1, 8125e <pio_set_peripheral+0x3e>
   8122c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   81230:	d00a      	beq.n	81248 <pio_set_peripheral+0x28>
   81232:	e013      	b.n	8125c <pio_set_peripheral+0x3c>
   81234:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   81238:	d011      	beq.n	8125e <pio_set_peripheral+0x3e>
   8123a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8123e:	d00e      	beq.n	8125e <pio_set_peripheral+0x3e>
   81240:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   81244:	d10a      	bne.n	8125c <pio_set_peripheral+0x3c>
   81246:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   81248:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8124a:	6f01      	ldr	r1, [r0, #112]	; 0x70
   8124c:	400b      	ands	r3, r1
   8124e:	ea23 0302 	bic.w	r3, r3, r2
   81252:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   81254:	e002      	b.n	8125c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   81256:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   81258:	4313      	orrs	r3, r2
   8125a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   8125c:	6042      	str	r2, [r0, #4]
   8125e:	4770      	bx	lr

00081260 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   81260:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81262:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   81266:	bf14      	ite	ne
   81268:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8126a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   8126c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   81270:	bf14      	ite	ne
   81272:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   81274:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   81276:	f012 0f02 	tst.w	r2, #2
   8127a:	d002      	beq.n	81282 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   8127c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   81280:	e004      	b.n	8128c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   81282:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   81286:	bf18      	it	ne
   81288:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   8128c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8128e:	6001      	str	r1, [r0, #0]
   81290:	4770      	bx	lr
   81292:	bf00      	nop

00081294 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   81294:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   81296:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81298:	9c01      	ldr	r4, [sp, #4]
   8129a:	b10c      	cbz	r4, 812a0 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   8129c:	6641      	str	r1, [r0, #100]	; 0x64
   8129e:	e000      	b.n	812a2 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   812a0:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   812a2:	b10b      	cbz	r3, 812a8 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   812a4:	6501      	str	r1, [r0, #80]	; 0x50
   812a6:	e000      	b.n	812aa <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   812a8:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   812aa:	b10a      	cbz	r2, 812b0 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   812ac:	6301      	str	r1, [r0, #48]	; 0x30
   812ae:	e000      	b.n	812b2 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   812b0:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   812b2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   812b4:	6001      	str	r1, [r0, #0]
}
   812b6:	f85d 4b04 	ldr.w	r4, [sp], #4
   812ba:	4770      	bx	lr

000812bc <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   812bc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   812be:	4770      	bx	lr

000812c0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   812c0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   812c2:	4770      	bx	lr

000812c4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   812c4:	b570      	push	{r4, r5, r6, lr}
   812c6:	b082      	sub	sp, #8
   812c8:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   812ca:	0944      	lsrs	r4, r0, #5
   812cc:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   812d0:	f204 7407 	addw	r4, r4, #1799	; 0x707
   812d4:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   812d6:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   812da:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   812de:	d030      	beq.n	81342 <pio_configure_pin+0x7e>
   812e0:	d806      	bhi.n	812f0 <pio_configure_pin+0x2c>
   812e2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   812e6:	d00a      	beq.n	812fe <pio_configure_pin+0x3a>
   812e8:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   812ec:	d018      	beq.n	81320 <pio_configure_pin+0x5c>
   812ee:	e049      	b.n	81384 <pio_configure_pin+0xc0>
   812f0:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   812f4:	d030      	beq.n	81358 <pio_configure_pin+0x94>
   812f6:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   812fa:	d02d      	beq.n	81358 <pio_configure_pin+0x94>
   812fc:	e042      	b.n	81384 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   812fe:	f000 001f 	and.w	r0, r0, #31
   81302:	2401      	movs	r4, #1
   81304:	4084      	lsls	r4, r0
   81306:	4630      	mov	r0, r6
   81308:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8130c:	4622      	mov	r2, r4
   8130e:	4b1f      	ldr	r3, [pc, #124]	; (8138c <pio_configure_pin+0xc8>)
   81310:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81312:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81316:	bf14      	ite	ne
   81318:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8131a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8131c:	2001      	movs	r0, #1
   8131e:	e032      	b.n	81386 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   81320:	f000 001f 	and.w	r0, r0, #31
   81324:	2401      	movs	r4, #1
   81326:	4084      	lsls	r4, r0
   81328:	4630      	mov	r0, r6
   8132a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8132e:	4622      	mov	r2, r4
   81330:	4b16      	ldr	r3, [pc, #88]	; (8138c <pio_configure_pin+0xc8>)
   81332:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81334:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81338:	bf14      	ite	ne
   8133a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8133c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8133e:	2001      	movs	r0, #1
   81340:	e021      	b.n	81386 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   81342:	f000 011f 	and.w	r1, r0, #31
   81346:	2401      	movs	r4, #1
   81348:	4630      	mov	r0, r6
   8134a:	fa04 f101 	lsl.w	r1, r4, r1
   8134e:	462a      	mov	r2, r5
   81350:	4b0f      	ldr	r3, [pc, #60]	; (81390 <pio_configure_pin+0xcc>)
   81352:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81354:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   81356:	e016      	b.n	81386 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81358:	f000 011f 	and.w	r1, r0, #31
   8135c:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8135e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81362:	ea05 0304 	and.w	r3, r5, r4
   81366:	9300      	str	r3, [sp, #0]
   81368:	4630      	mov	r0, r6
   8136a:	fa04 f101 	lsl.w	r1, r4, r1
   8136e:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81372:	bf14      	ite	ne
   81374:	2200      	movne	r2, #0
   81376:	2201      	moveq	r2, #1
   81378:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8137c:	4d05      	ldr	r5, [pc, #20]	; (81394 <pio_configure_pin+0xd0>)
   8137e:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   81380:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81382:	e000      	b.n	81386 <pio_configure_pin+0xc2>

	default:
		return 0;
   81384:	2000      	movs	r0, #0
	}

	return 1;
}
   81386:	b002      	add	sp, #8
   81388:	bd70      	pop	{r4, r5, r6, pc}
   8138a:	bf00      	nop
   8138c:	00081221 	.word	0x00081221
   81390:	00081261 	.word	0x00081261
   81394:	00081295 	.word	0x00081295

00081398 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   81398:	b5f0      	push	{r4, r5, r6, r7, lr}
   8139a:	b083      	sub	sp, #12
   8139c:	4607      	mov	r7, r0
   8139e:	460e      	mov	r6, r1
   813a0:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   813a2:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   813a6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   813aa:	d026      	beq.n	813fa <pio_configure_pin_group+0x62>
   813ac:	d806      	bhi.n	813bc <pio_configure_pin_group+0x24>
   813ae:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   813b2:	d00a      	beq.n	813ca <pio_configure_pin_group+0x32>
   813b4:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   813b8:	d013      	beq.n	813e2 <pio_configure_pin_group+0x4a>
   813ba:	e034      	b.n	81426 <pio_configure_pin_group+0x8e>
   813bc:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   813c0:	d01f      	beq.n	81402 <pio_configure_pin_group+0x6a>
   813c2:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   813c6:	d01c      	beq.n	81402 <pio_configure_pin_group+0x6a>
   813c8:	e02d      	b.n	81426 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   813ca:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   813ce:	4632      	mov	r2, r6
   813d0:	4b16      	ldr	r3, [pc, #88]	; (8142c <pio_configure_pin_group+0x94>)
   813d2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   813d4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   813d8:	bf14      	ite	ne
   813da:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   813dc:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   813de:	2001      	movs	r0, #1
   813e0:	e022      	b.n	81428 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   813e2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   813e6:	4632      	mov	r2, r6
   813e8:	4b10      	ldr	r3, [pc, #64]	; (8142c <pio_configure_pin_group+0x94>)
   813ea:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   813ec:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   813f0:	bf14      	ite	ne
   813f2:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   813f4:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   813f6:	2001      	movs	r0, #1
   813f8:	e016      	b.n	81428 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   813fa:	4b0d      	ldr	r3, [pc, #52]	; (81430 <pio_configure_pin_group+0x98>)
   813fc:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   813fe:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   81400:	e012      	b.n	81428 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   81402:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   81406:	f005 0301 	and.w	r3, r5, #1
   8140a:	9300      	str	r3, [sp, #0]
   8140c:	4638      	mov	r0, r7
   8140e:	4631      	mov	r1, r6
   81410:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81414:	bf14      	ite	ne
   81416:	2200      	movne	r2, #0
   81418:	2201      	moveq	r2, #1
   8141a:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8141e:	4c05      	ldr	r4, [pc, #20]	; (81434 <pio_configure_pin_group+0x9c>)
   81420:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   81422:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81424:	e000      	b.n	81428 <pio_configure_pin_group+0x90>

	default:
		return 0;
   81426:	2000      	movs	r0, #0
	}

	return 1;
}
   81428:	b003      	add	sp, #12
   8142a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8142c:	00081221 	.word	0x00081221
   81430:	00081261 	.word	0x00081261
   81434:	00081295 	.word	0x00081295

00081438 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   81438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8143c:	4604      	mov	r4, r0
   8143e:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   81440:	4b10      	ldr	r3, [pc, #64]	; (81484 <pio_handler_process+0x4c>)
   81442:	4798      	blx	r3
   81444:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   81446:	4620      	mov	r0, r4
   81448:	4b0f      	ldr	r3, [pc, #60]	; (81488 <pio_handler_process+0x50>)
   8144a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   8144c:	4005      	ands	r5, r0
   8144e:	d017      	beq.n	81480 <pio_handler_process+0x48>
   81450:	4f0e      	ldr	r7, [pc, #56]	; (8148c <pio_handler_process+0x54>)
   81452:	f107 040c 	add.w	r4, r7, #12
   81456:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   81458:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   8145c:	42b3      	cmp	r3, r6
   8145e:	d10a      	bne.n	81476 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   81460:	f854 1c08 	ldr.w	r1, [r4, #-8]
   81464:	4229      	tst	r1, r5
   81466:	d006      	beq.n	81476 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   81468:	6823      	ldr	r3, [r4, #0]
   8146a:	4630      	mov	r0, r6
   8146c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   8146e:	f854 3c08 	ldr.w	r3, [r4, #-8]
   81472:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   81476:	42bc      	cmp	r4, r7
   81478:	d002      	beq.n	81480 <pio_handler_process+0x48>
   8147a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   8147c:	2d00      	cmp	r5, #0
   8147e:	d1eb      	bne.n	81458 <pio_handler_process+0x20>
   81480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81484:	000812bd 	.word	0x000812bd
   81488:	000812c1 	.word	0x000812c1
   8148c:	20070bd4 	.word	0x20070bd4

00081490 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81490:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   81492:	4802      	ldr	r0, [pc, #8]	; (8149c <PIOA_Handler+0xc>)
   81494:	210b      	movs	r1, #11
   81496:	4b02      	ldr	r3, [pc, #8]	; (814a0 <PIOA_Handler+0x10>)
   81498:	4798      	blx	r3
   8149a:	bd08      	pop	{r3, pc}
   8149c:	400e0e00 	.word	0x400e0e00
   814a0:	00081439 	.word	0x00081439

000814a4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   814a4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   814a6:	4802      	ldr	r0, [pc, #8]	; (814b0 <PIOB_Handler+0xc>)
   814a8:	210c      	movs	r1, #12
   814aa:	4b02      	ldr	r3, [pc, #8]	; (814b4 <PIOB_Handler+0x10>)
   814ac:	4798      	blx	r3
   814ae:	bd08      	pop	{r3, pc}
   814b0:	400e1000 	.word	0x400e1000
   814b4:	00081439 	.word	0x00081439

000814b8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   814b8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   814ba:	4802      	ldr	r0, [pc, #8]	; (814c4 <PIOC_Handler+0xc>)
   814bc:	210d      	movs	r1, #13
   814be:	4b02      	ldr	r3, [pc, #8]	; (814c8 <PIOC_Handler+0x10>)
   814c0:	4798      	blx	r3
   814c2:	bd08      	pop	{r3, pc}
   814c4:	400e1200 	.word	0x400e1200
   814c8:	00081439 	.word	0x00081439

000814cc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   814cc:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   814ce:	4802      	ldr	r0, [pc, #8]	; (814d8 <PIOD_Handler+0xc>)
   814d0:	210e      	movs	r1, #14
   814d2:	4b02      	ldr	r3, [pc, #8]	; (814dc <PIOD_Handler+0x10>)
   814d4:	4798      	blx	r3
   814d6:	bd08      	pop	{r3, pc}
   814d8:	400e1400 	.word	0x400e1400
   814dc:	00081439 	.word	0x00081439

000814e0 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   814e0:	4b17      	ldr	r3, [pc, #92]	; (81540 <pmc_switch_mck_to_pllack+0x60>)
   814e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   814e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   814e8:	4310      	orrs	r0, r2
   814ea:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   814ec:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   814ee:	f013 0f08 	tst.w	r3, #8
   814f2:	d109      	bne.n	81508 <pmc_switch_mck_to_pllack+0x28>
   814f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
   814f8:	4911      	ldr	r1, [pc, #68]	; (81540 <pmc_switch_mck_to_pllack+0x60>)
   814fa:	e001      	b.n	81500 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   814fc:	3b01      	subs	r3, #1
   814fe:	d019      	beq.n	81534 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81500:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81502:	f012 0f08 	tst.w	r2, #8
   81506:	d0f9      	beq.n	814fc <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81508:	4b0d      	ldr	r3, [pc, #52]	; (81540 <pmc_switch_mck_to_pllack+0x60>)
   8150a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8150c:	f022 0203 	bic.w	r2, r2, #3
   81510:	f042 0202 	orr.w	r2, r2, #2
   81514:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81516:	6e98      	ldr	r0, [r3, #104]	; 0x68
   81518:	f010 0008 	ands.w	r0, r0, #8
   8151c:	d10c      	bne.n	81538 <pmc_switch_mck_to_pllack+0x58>
   8151e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81522:	4907      	ldr	r1, [pc, #28]	; (81540 <pmc_switch_mck_to_pllack+0x60>)
   81524:	e001      	b.n	8152a <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81526:	3b01      	subs	r3, #1
   81528:	d008      	beq.n	8153c <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8152a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8152c:	f012 0f08 	tst.w	r2, #8
   81530:	d0f9      	beq.n	81526 <pmc_switch_mck_to_pllack+0x46>
   81532:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   81534:	2001      	movs	r0, #1
   81536:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   81538:	2000      	movs	r0, #0
   8153a:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   8153c:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   8153e:	4770      	bx	lr
   81540:	400e0600 	.word	0x400e0600

00081544 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   81544:	b138      	cbz	r0, 81556 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81546:	4911      	ldr	r1, [pc, #68]	; (8158c <pmc_switch_mainck_to_xtal+0x48>)
   81548:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8154a:	4a11      	ldr	r2, [pc, #68]	; (81590 <pmc_switch_mainck_to_xtal+0x4c>)
   8154c:	401a      	ands	r2, r3
   8154e:	4b11      	ldr	r3, [pc, #68]	; (81594 <pmc_switch_mainck_to_xtal+0x50>)
   81550:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   81552:	620b      	str	r3, [r1, #32]
   81554:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81556:	4a0d      	ldr	r2, [pc, #52]	; (8158c <pmc_switch_mainck_to_xtal+0x48>)
   81558:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8155a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   8155e:	f023 0303 	bic.w	r3, r3, #3
   81562:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   81566:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8156a:	0209      	lsls	r1, r1, #8
   8156c:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8156e:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81570:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81572:	6e93      	ldr	r3, [r2, #104]	; 0x68
   81574:	f013 0f01 	tst.w	r3, #1
   81578:	d0fb      	beq.n	81572 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8157a:	4a04      	ldr	r2, [pc, #16]	; (8158c <pmc_switch_mainck_to_xtal+0x48>)
   8157c:	6a13      	ldr	r3, [r2, #32]
   8157e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   81582:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   81586:	6213      	str	r3, [r2, #32]
   81588:	4770      	bx	lr
   8158a:	bf00      	nop
   8158c:	400e0600 	.word	0x400e0600
   81590:	fec8fffc 	.word	0xfec8fffc
   81594:	01370002 	.word	0x01370002

00081598 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81598:	4b02      	ldr	r3, [pc, #8]	; (815a4 <pmc_osc_is_ready_mainck+0xc>)
   8159a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   8159c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   815a0:	4770      	bx	lr
   815a2:	bf00      	nop
   815a4:	400e0600 	.word	0x400e0600

000815a8 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   815a8:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   815ac:	4b01      	ldr	r3, [pc, #4]	; (815b4 <pmc_disable_pllack+0xc>)
   815ae:	629a      	str	r2, [r3, #40]	; 0x28
   815b0:	4770      	bx	lr
   815b2:	bf00      	nop
   815b4:	400e0600 	.word	0x400e0600

000815b8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   815b8:	4b02      	ldr	r3, [pc, #8]	; (815c4 <pmc_is_locked_pllack+0xc>)
   815ba:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   815bc:	f000 0002 	and.w	r0, r0, #2
   815c0:	4770      	bx	lr
   815c2:	bf00      	nop
   815c4:	400e0600 	.word	0x400e0600

000815c8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   815c8:	282c      	cmp	r0, #44	; 0x2c
   815ca:	d820      	bhi.n	8160e <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   815cc:	281f      	cmp	r0, #31
   815ce:	d80d      	bhi.n	815ec <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   815d0:	4b12      	ldr	r3, [pc, #72]	; (8161c <pmc_enable_periph_clk+0x54>)
   815d2:	699a      	ldr	r2, [r3, #24]
   815d4:	2301      	movs	r3, #1
   815d6:	4083      	lsls	r3, r0
   815d8:	401a      	ands	r2, r3
   815da:	4293      	cmp	r3, r2
   815dc:	d019      	beq.n	81612 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   815de:	2301      	movs	r3, #1
   815e0:	fa03 f000 	lsl.w	r0, r3, r0
   815e4:	4b0d      	ldr	r3, [pc, #52]	; (8161c <pmc_enable_periph_clk+0x54>)
   815e6:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   815e8:	2000      	movs	r0, #0
   815ea:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   815ec:	4b0b      	ldr	r3, [pc, #44]	; (8161c <pmc_enable_periph_clk+0x54>)
   815ee:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   815f2:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   815f4:	2301      	movs	r3, #1
   815f6:	4083      	lsls	r3, r0
   815f8:	401a      	ands	r2, r3
   815fa:	4293      	cmp	r3, r2
   815fc:	d00b      	beq.n	81616 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   815fe:	2301      	movs	r3, #1
   81600:	fa03 f000 	lsl.w	r0, r3, r0
   81604:	4b05      	ldr	r3, [pc, #20]	; (8161c <pmc_enable_periph_clk+0x54>)
   81606:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   8160a:	2000      	movs	r0, #0
   8160c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   8160e:	2001      	movs	r0, #1
   81610:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81612:	2000      	movs	r0, #0
   81614:	4770      	bx	lr
   81616:	2000      	movs	r0, #0
}
   81618:	4770      	bx	lr
   8161a:	bf00      	nop
   8161c:	400e0600 	.word	0x400e0600

00081620 <pmc_is_wakeup_clocks_restored>:
	}
}

bool pmc_is_wakeup_clocks_restored(void)
{
	return !b_is_sleep_clock_used;
   81620:	4b02      	ldr	r3, [pc, #8]	; (8162c <pmc_is_wakeup_clocks_restored+0xc>)
   81622:	7818      	ldrb	r0, [r3, #0]
}
   81624:	f080 0001 	eor.w	r0, r0, #1
   81628:	4770      	bx	lr
   8162a:	bf00      	nop
   8162c:	20070c44 	.word	0x20070c44

00081630 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   81630:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   81632:	23ac      	movs	r3, #172	; 0xac
   81634:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   81636:	680a      	ldr	r2, [r1, #0]
   81638:	684b      	ldr	r3, [r1, #4]
   8163a:	fbb2 f3f3 	udiv	r3, r2, r3
   8163e:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   81640:	1e5c      	subs	r4, r3, #1
   81642:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   81646:	4294      	cmp	r4, r2
   81648:	d80a      	bhi.n	81660 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   8164a:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   8164c:	688b      	ldr	r3, [r1, #8]
   8164e:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   81650:	f240 2302 	movw	r3, #514	; 0x202
   81654:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81658:	2350      	movs	r3, #80	; 0x50
   8165a:	6003      	str	r3, [r0, #0]

	return 0;
   8165c:	2000      	movs	r0, #0
   8165e:	e000      	b.n	81662 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   81660:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   81662:	f85d 4b04 	ldr.w	r4, [sp], #4
   81666:	4770      	bx	lr

00081668 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   81668:	6943      	ldr	r3, [r0, #20]
   8166a:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   8166e:	bf1a      	itte	ne
   81670:	61c1      	strne	r1, [r0, #28]
	return 0;
   81672:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   81674:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   81676:	4770      	bx	lr

00081678 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   81678:	6943      	ldr	r3, [r0, #20]
   8167a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   8167e:	bf1d      	ittte	ne
   81680:	6983      	ldrne	r3, [r0, #24]
   81682:	700b      	strbne	r3, [r1, #0]
	return 0;
   81684:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   81686:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   81688:	4770      	bx	lr
   8168a:	bf00      	nop

0008168c <udd_ctrl_init>:
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8168c:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   81690:	b672      	cpsid	i
   81692:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   81696:	2100      	movs	r1, #0
   81698:	4a0a      	ldr	r2, [pc, #40]	; (816c4 <udd_ctrl_init+0x38>)
   8169a:	7011      	strb	r1, [r2, #0]
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI),
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
   8169c:	2101      	movs	r1, #1
   8169e:	4a0a      	ldr	r2, [pc, #40]	; (816c8 <udd_ctrl_init+0x3c>)
   816a0:	6011      	str	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   816a2:	b923      	cbnz	r3, 816ae <udd_ctrl_init+0x22>
		cpu_irq_enable();
   816a4:	4b07      	ldr	r3, [pc, #28]	; (816c4 <udd_ctrl_init+0x38>)
   816a6:	7019      	strb	r1, [r3, #0]
   816a8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   816ac:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
   816ae:	2202      	movs	r2, #2
   816b0:	4b06      	ldr	r3, [pc, #24]	; (816cc <udd_ctrl_init+0x40>)
   816b2:	601a      	str	r2, [r3, #0]

	udd_g_ctrlreq.callback = NULL;
   816b4:	4a06      	ldr	r2, [pc, #24]	; (816d0 <udd_ctrl_init+0x44>)
   816b6:	2300      	movs	r3, #0
   816b8:	6113      	str	r3, [r2, #16]
	udd_g_ctrlreq.over_under_run = NULL;
   816ba:	6153      	str	r3, [r2, #20]
	udd_g_ctrlreq.payload_size = 0;
   816bc:	8193      	strh	r3, [r2, #12]
	udd_ep_control_state = UDD_EPCTRL_SETUP;
   816be:	4a05      	ldr	r2, [pc, #20]	; (816d4 <udd_ctrl_init+0x48>)
   816c0:	7013      	strb	r3, [r2, #0]
   816c2:	4770      	bx	lr
   816c4:	200701d8 	.word	0x200701d8
   816c8:	400ac220 	.word	0x400ac220
   816cc:	400ac160 	.word	0x400ac160
   816d0:	20070d84 	.word	0x20070d84
   816d4:	20070c94 	.word	0x20070c94

000816d8 <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
   816d8:	2205      	movs	r2, #5
   816da:	4b03      	ldr	r3, [pc, #12]	; (816e8 <udd_ctrl_stall_data+0x10>)
   816dc:	701a      	strb	r2, [r3, #0]
	udd_enable_stall_handshake(0);
   816de:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   816e2:	4b02      	ldr	r3, [pc, #8]	; (816ec <udd_ctrl_stall_data+0x14>)
   816e4:	601a      	str	r2, [r3, #0]
   816e6:	4770      	bx	lr
   816e8:	20070c94 	.word	0x20070c94
   816ec:	400ac1f0 	.word	0x400ac1f0

000816f0 <udd_ctrl_send_zlp_in>:

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
   816f0:	2203      	movs	r2, #3
   816f2:	4b0d      	ldr	r3, [pc, #52]	; (81728 <udd_ctrl_send_zlp_in+0x38>)
   816f4:	701a      	strb	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   816f6:	f3ef 8010 	mrs	r0, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   816fa:	b672      	cpsid	i
   816fc:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   81700:	2200      	movs	r2, #0
   81702:	4b0a      	ldr	r3, [pc, #40]	; (8172c <udd_ctrl_send_zlp_in+0x3c>)
   81704:	701a      	strb	r2, [r3, #0]

	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
   81706:	490a      	ldr	r1, [pc, #40]	; (81730 <udd_ctrl_send_zlp_in+0x40>)
   81708:	2201      	movs	r2, #1
   8170a:	600a      	str	r2, [r1, #0]
	udd_enable_in_send_interrupt(0);
   8170c:	4b09      	ldr	r3, [pc, #36]	; (81734 <udd_ctrl_send_zlp_in+0x44>)
   8170e:	601a      	str	r2, [r3, #0]
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
   81710:	2208      	movs	r2, #8
   81712:	600a      	str	r2, [r1, #0]
	udd_enable_nak_out_interrupt(0);
   81714:	601a      	str	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   81716:	b928      	cbnz	r0, 81724 <udd_ctrl_send_zlp_in+0x34>
		cpu_irq_enable();
   81718:	2201      	movs	r2, #1
   8171a:	4b04      	ldr	r3, [pc, #16]	; (8172c <udd_ctrl_send_zlp_in+0x3c>)
   8171c:	701a      	strb	r2, [r3, #0]
   8171e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   81722:	b662      	cpsie	i
   81724:	4770      	bx	lr
   81726:	bf00      	nop
   81728:	20070c94 	.word	0x20070c94
   8172c:	200701d8 	.word	0x200701d8
   81730:	400ac160 	.word	0x400ac160
   81734:	400ac1f0 	.word	0x400ac1f0

00081738 <udd_ctrl_endofrequest>:
	cpu_irq_restore(flags);
}


static void udd_ctrl_endofrequest(void)
{
   81738:	b508      	push	{r3, lr}
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
   8173a:	4b02      	ldr	r3, [pc, #8]	; (81744 <udd_ctrl_endofrequest+0xc>)
   8173c:	691b      	ldr	r3, [r3, #16]
   8173e:	b103      	cbz	r3, 81742 <udd_ctrl_endofrequest+0xa>
		udd_g_ctrlreq.callback();
   81740:	4798      	blx	r3
   81742:	bd08      	pop	{r3, pc}
   81744:	20070d84 	.word	0x20070d84

00081748 <udd_ctrl_in_sent>:
	}
}


static void udd_ctrl_in_sent(void)
{
   81748:	b538      	push	{r3, r4, r5, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   8174a:	f3ef 8310 	mrs	r3, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   8174e:	b672      	cpsid	i
   81750:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   81754:	2100      	movs	r1, #0
   81756:	4a48      	ldr	r2, [pc, #288]	; (81878 <udd_ctrl_in_sent+0x130>)
   81758:	7011      	strb	r1, [r2, #0]
	uint8_t i;
	uint8_t *ptr_dest, *ptr_src;
	irqflags_t flags;

	flags = cpu_irq_save();
	udd_disable_in_send_interrupt(0);
   8175a:	2101      	movs	r1, #1
   8175c:	4a47      	ldr	r2, [pc, #284]	; (8187c <udd_ctrl_in_sent+0x134>)
   8175e:	6011      	str	r1, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   81760:	b923      	cbnz	r3, 8176c <udd_ctrl_in_sent+0x24>
		cpu_irq_enable();
   81762:	4b45      	ldr	r3, [pc, #276]	; (81878 <udd_ctrl_in_sent+0x130>)
   81764:	7019      	strb	r1, [r3, #0]
   81766:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   8176a:	b662      	cpsie	i
	cpu_irq_restore(flags);

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   8176c:	4b44      	ldr	r3, [pc, #272]	; (81880 <udd_ctrl_in_sent+0x138>)
   8176e:	781b      	ldrb	r3, [r3, #0]
   81770:	2b03      	cmp	r3, #3
   81772:	d104      	bne.n	8177e <udd_ctrl_in_sent+0x36>
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
   81774:	4b43      	ldr	r3, [pc, #268]	; (81884 <udd_ctrl_in_sent+0x13c>)
   81776:	4798      	blx	r3
		// Reinitializes control endpoint management
		udd_ctrl_init();
   81778:	4b43      	ldr	r3, [pc, #268]	; (81888 <udd_ctrl_in_sent+0x140>)
   8177a:	4798      	blx	r3
		return;
   8177c:	bd38      	pop	{r3, r4, r5, pc}
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   8177e:	4b43      	ldr	r3, [pc, #268]	; (8188c <udd_ctrl_in_sent+0x144>)
   81780:	881b      	ldrh	r3, [r3, #0]
   81782:	4a43      	ldr	r2, [pc, #268]	; (81890 <udd_ctrl_in_sent+0x148>)
   81784:	8994      	ldrh	r4, [r2, #12]
   81786:	1ae4      	subs	r4, r4, r3
   81788:	b2a4      	uxth	r4, r4
	if (0 == nb_remain) {
   8178a:	2c00      	cmp	r4, #0
   8178c:	d12e      	bne.n	817ec <udd_ctrl_in_sent+0xa4>
		// All content of current buffer payload are sent
		// Update number of total data sending by previous playlaod buffer
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   8178e:	4a41      	ldr	r2, [pc, #260]	; (81894 <udd_ctrl_in_sent+0x14c>)
   81790:	8811      	ldrh	r1, [r2, #0]
   81792:	440b      	add	r3, r1
   81794:	b29b      	uxth	r3, r3
   81796:	8013      	strh	r3, [r2, #0]
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_buf_cnt)
   81798:	4a3d      	ldr	r2, [pc, #244]	; (81890 <udd_ctrl_in_sent+0x148>)
   8179a:	88d2      	ldrh	r2, [r2, #6]
   8179c:	429a      	cmp	r2, r3
   8179e:	d002      	beq.n	817a6 <udd_ctrl_in_sent+0x5e>
					|| b_shortpacket) {
   817a0:	4b3d      	ldr	r3, [pc, #244]	; (81898 <udd_ctrl_in_sent+0x150>)
   817a2:	781b      	ldrb	r3, [r3, #0]
   817a4:	b1c3      	cbz	r3, 817d8 <udd_ctrl_in_sent+0x90>

static void udd_ctrl_send_zlp_out(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   817a6:	2204      	movs	r2, #4
   817a8:	4b35      	ldr	r3, [pc, #212]	; (81880 <udd_ctrl_in_sent+0x138>)
   817aa:	701a      	strb	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   817ac:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   817b0:	b672      	cpsid	i
   817b2:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   817b6:	2100      	movs	r1, #0
   817b8:	4b2f      	ldr	r3, [pc, #188]	; (81878 <udd_ctrl_in_sent+0x130>)
   817ba:	7019      	strb	r1, [r3, #0]
	// No action is necessary to accept OUT ZLP
	// because the buffer of control endpoint is already free

	// To detect a protocol error, enable nak interrupt on data IN phase
	flags = cpu_irq_save();
	udd_ack_nak_in(0);
   817bc:	2310      	movs	r3, #16
   817be:	4937      	ldr	r1, [pc, #220]	; (8189c <udd_ctrl_in_sent+0x154>)
   817c0:	600b      	str	r3, [r1, #0]
	udd_enable_nak_in_interrupt(0);
   817c2:	3190      	adds	r1, #144	; 0x90
   817c4:	600b      	str	r3, [r1, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   817c6:	2a00      	cmp	r2, #0
   817c8:	d155      	bne.n	81876 <udd_ctrl_in_sent+0x12e>
		cpu_irq_enable();
   817ca:	2201      	movs	r2, #1
   817cc:	4b2a      	ldr	r3, [pc, #168]	; (81878 <udd_ctrl_in_sent+0x130>)
   817ce:	701a      	strb	r2, [r3, #0]
   817d0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   817d4:	b662      	cpsie	i
   817d6:	bd38      	pop	{r3, r4, r5, pc}
			// Generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
		}
		// Need of new buffer because the data phase is not complete
		if ((!udd_g_ctrlreq.over_under_run)
   817d8:	4b2d      	ldr	r3, [pc, #180]	; (81890 <udd_ctrl_in_sent+0x148>)
   817da:	695b      	ldr	r3, [r3, #20]
   817dc:	b16b      	cbz	r3, 817fa <udd_ctrl_in_sent+0xb2>
				|| (!udd_g_ctrlreq.over_under_run())) {
   817de:	4798      	blx	r3
   817e0:	b158      	cbz	r0, 817fa <udd_ctrl_in_sent+0xb2>
			// Underrun then send zlp on IN
			// Here nb_remain=0 and allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			udd_ctrl_payload_buf_cnt = 0;
   817e2:	2200      	movs	r2, #0
   817e4:	4b29      	ldr	r3, [pc, #164]	; (8188c <udd_ctrl_in_sent+0x144>)
   817e6:	801a      	strh	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
   817e8:	4b29      	ldr	r3, [pc, #164]	; (81890 <udd_ctrl_in_sent+0x148>)
   817ea:	899c      	ldrh	r4, [r3, #12]
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
   817ec:	2c3f      	cmp	r4, #63	; 0x3f
   817ee:	d904      	bls.n	817fa <udd_ctrl_in_sent+0xb2>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
		b_shortpacket = false;
   817f0:	2200      	movs	r2, #0
   817f2:	4b29      	ldr	r3, [pc, #164]	; (81898 <udd_ctrl_in_sent+0x150>)
   817f4:	701a      	strb	r2, [r3, #0]
			nb_remain = udd_g_ctrlreq.payload_size;
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
   817f6:	2440      	movs	r4, #64	; 0x40
   817f8:	e002      	b.n	81800 <udd_ctrl_in_sent+0xb8>
		b_shortpacket = false;
	} else {
		b_shortpacket = true;
   817fa:	2201      	movs	r2, #1
   817fc:	4b26      	ldr	r3, [pc, #152]	; (81898 <udd_ctrl_in_sent+0x150>)
   817fe:	701a      	strb	r2, [r3, #0]
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   81800:	4b23      	ldr	r3, [pc, #140]	; (81890 <udd_ctrl_in_sent+0x148>)
   81802:	689d      	ldr	r5, [r3, #8]
   81804:	4b21      	ldr	r3, [pc, #132]	; (8188c <udd_ctrl_in_sent+0x144>)
   81806:	881a      	ldrh	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   81808:	f3ef 8010 	mrs	r0, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   8180c:	f1d0 0001 	rsbs	r0, r0, #1
   81810:	bf38      	it	cc
   81812:	2000      	movcc	r0, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   81814:	b672      	cpsid	i
   81816:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8181a:	2100      	movs	r1, #0
   8181c:	4b16      	ldr	r3, [pc, #88]	; (81878 <udd_ctrl_in_sent+0x130>)
   8181e:	7019      	strb	r1, [r3, #0]
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write
	// and if no OUT ZLP is recevied the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
   81820:	4b1f      	ldr	r3, [pc, #124]	; (818a0 <udd_ctrl_in_sent+0x158>)
   81822:	681b      	ldr	r3, [r3, #0]
   81824:	f013 0f02 	tst.w	r3, #2
   81828:	d101      	bne.n	8182e <udd_ctrl_in_sent+0xe6>
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
   8182a:	b95c      	cbnz	r4, 81844 <udd_ctrl_in_sent+0xfc>
   8182c:	e013      	b.n	81856 <udd_ctrl_in_sent+0x10e>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   8182e:	b128      	cbz	r0, 8183c <udd_ctrl_in_sent+0xf4>
		cpu_irq_enable();
   81830:	2201      	movs	r2, #1
   81832:	4b11      	ldr	r3, [pc, #68]	; (81878 <udd_ctrl_in_sent+0x130>)
   81834:	701a      	strb	r2, [r3, #0]
   81836:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   8183a:	b662      	cpsie	i
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
   8183c:	2204      	movs	r2, #4
   8183e:	4b10      	ldr	r3, [pc, #64]	; (81880 <udd_ctrl_in_sent+0x138>)
   81840:	701a      	strb	r2, [r3, #0]
		return; // Exit of IN DATA phase
   81842:	bd38      	pop	{r3, r4, r5, pc}
	} else {
		b_shortpacket = true;
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   81844:	442a      	add	r2, r5
   81846:	4b17      	ldr	r3, [pc, #92]	; (818a4 <udd_ctrl_in_sent+0x15c>)
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		*ptr_dest++ = *ptr_src++;
   81848:	f812 1b01 	ldrb.w	r1, [r2], #1
   8184c:	f803 1b01 	strb.w	r1, [r3], #1
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
   81850:	b2d9      	uxtb	r1, r3
   81852:	42a1      	cmp	r1, r4
   81854:	d3f8      	bcc.n	81848 <udd_ctrl_in_sent+0x100>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_buf_cnt += nb_remain;
   81856:	4b0d      	ldr	r3, [pc, #52]	; (8188c <udd_ctrl_in_sent+0x144>)
   81858:	881a      	ldrh	r2, [r3, #0]
   8185a:	4414      	add	r4, r2
   8185c:	801c      	strh	r4, [r3, #0]

	// Validate and send the data available in the control endpoint buffer
	udd_ack_in_send(0);
   8185e:	2301      	movs	r3, #1
   81860:	4a0e      	ldr	r2, [pc, #56]	; (8189c <udd_ctrl_in_sent+0x154>)
   81862:	6013      	str	r3, [r2, #0]
	udd_enable_in_send_interrupt(0);
   81864:	3290      	adds	r2, #144	; 0x90
   81866:	6013      	str	r3, [r2, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   81868:	b128      	cbz	r0, 81876 <udd_ctrl_in_sent+0x12e>
		cpu_irq_enable();
   8186a:	461a      	mov	r2, r3
   8186c:	4b02      	ldr	r3, [pc, #8]	; (81878 <udd_ctrl_in_sent+0x130>)
   8186e:	701a      	strb	r2, [r3, #0]
   81870:	f3bf 8f5f 	dmb	sy
   81874:	b662      	cpsie	i
   81876:	bd38      	pop	{r3, r4, r5, pc}
   81878:	200701d8 	.word	0x200701d8
   8187c:	400ac220 	.word	0x400ac220
   81880:	20070c94 	.word	0x20070c94
   81884:	00081739 	.word	0x00081739
   81888:	0008168d 	.word	0x0008168d
   8188c:	20070c96 	.word	0x20070c96
   81890:	20070d84 	.word	0x20070d84
   81894:	20070c90 	.word	0x20070c90
   81898:	20070c93 	.word	0x20070c93
   8189c:	400ac160 	.word	0x400ac160
   818a0:	400ac130 	.word	0x400ac130
   818a4:	20180000 	.word	0x20180000

000818a8 <udd_ep_finish_job>:
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort, uint8_t ep_num)
{
   818a8:	b510      	push	{r4, lr}
   818aa:	4603      	mov	r3, r0
	if (ptr_job->busy == false) {
   818ac:	7d04      	ldrb	r4, [r0, #20]
   818ae:	f014 0f01 	tst.w	r4, #1
   818b2:	d010      	beq.n	818d6 <udd_ep_finish_job+0x2e>
		return; // No on-going job
	}
	dbg_print("(JobE%x:%d) ", (ptr_job-udd_ep_job)+1, b_abort);
	ptr_job->busy = false;
   818b4:	7d04      	ldrb	r4, [r0, #20]
   818b6:	f36f 0400 	bfc	r4, #0, #1
   818ba:	7504      	strb	r4, [r0, #20]
	if (NULL == ptr_job->call_trans) {
   818bc:	6804      	ldr	r4, [r0, #0]
   818be:	b154      	cbz	r4, 818d6 <udd_ep_finish_job+0x2e>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_in(ep_num)) {
   818c0:	4805      	ldr	r0, [pc, #20]	; (818d8 <udd_ep_finish_job+0x30>)
   818c2:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
   818c6:	f410 7f80 	tst.w	r0, #256	; 0x100
		ep_num |= USB_EP_DIR_IN;
   818ca:	bf18      	it	ne
   818cc:	f042 0280 	orrne.w	r2, r2, #128	; 0x80
	}
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
   818d0:	4608      	mov	r0, r1
   818d2:	6899      	ldr	r1, [r3, #8]
   818d4:	47a0      	blx	r4
   818d6:	bd10      	pop	{r4, pc}
   818d8:	400ac100 	.word	0x400ac100

000818dc <udd_ep_trans_done>:
			UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}

#ifdef UDD_EP_DMA_SUPPORTED
static void udd_ep_trans_done(udd_ep_id_t ep)
{
   818dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   818de:	4602      	mov	r2, r0
	udd_ep_job_t *ptr_job;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &udd_ep_job[ep - 1];
   818e0:	1e41      	subs	r1, r0, #1
   818e2:	eb01 0041 	add.w	r0, r1, r1, lsl #1
   818e6:	4b4d      	ldr	r3, [pc, #308]	; (81a1c <udd_ep_trans_done+0x140>)
   818e8:	eb03 03c0 	add.w	r3, r3, r0, lsl #3

	if (!ptr_job->busy) {
   818ec:	7d18      	ldrb	r0, [r3, #20]
   818ee:	f010 0f01 	tst.w	r0, #1
   818f2:	f000 8092 	beq.w	81a1a <udd_ep_trans_done+0x13e>
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->buf_cnt != ptr_job->buf_size) {
   818f6:	68d8      	ldr	r0, [r3, #12]
   818f8:	689c      	ldr	r4, [r3, #8]
   818fa:	42a0      	cmp	r0, r4
   818fc:	d067      	beq.n	819ce <udd_ep_trans_done+0xf2>
		// Need to send or receiv other data
		next_trans = ptr_job->buf_size - ptr_job->buf_cnt;
   818fe:	1a24      	subs	r4, r4, r0

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
   81900:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
			next_trans = UDD_ENDPOINT_MAX_TRANS;

			// Set 0 to tranfer the maximum
			udd_dma_ctrl = UOTGHS_DEVDMACONTROL_BUFF_LENGTH(0);
		} else {
			udd_dma_ctrl = UOTGHS_DEVDMACONTROL_BUFF_LENGTH(next_trans);
   81904:	bf92      	itee	ls
   81906:	0426      	lslls	r6, r4, #16
		next_trans = ptr_job->buf_size - ptr_job->buf_cnt;

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
			// The USB hardware support a maximum
			// transfer size of UDD_ENDPOINT_MAX_TRANS Bytes
			next_trans = UDD_ENDPOINT_MAX_TRANS;
   81908:	f44f 3480 	movhi.w	r4, #65536	; 0x10000

			// Set 0 to tranfer the maximum
			udd_dma_ctrl = UOTGHS_DEVDMACONTROL_BUFF_LENGTH(0);
   8190c:	2600      	movhi	r6, #0
		} else {
			udd_dma_ctrl = UOTGHS_DEVDMACONTROL_BUFF_LENGTH(next_trans);
		}
		if (Is_udd_endpoint_in(ep)) {
   8190e:	4d44      	ldr	r5, [pc, #272]	; (81a20 <udd_ep_trans_done+0x144>)
   81910:	f855 7022 	ldr.w	r7, [r5, r2, lsl #2]
   81914:	f417 7f80 	tst.w	r7, #256	; 0x100
   81918:	d00f      	beq.n	8193a <udd_ep_trans_done+0x5e>
			if (0 != (next_trans % udd_get_endpoint_size(ep))) {
   8191a:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
   8191e:	f3c5 1502 	ubfx	r5, r5, #4, #3
   81922:	2708      	movs	r7, #8
   81924:	fa07 f505 	lsl.w	r5, r7, r5
   81928:	3d01      	subs	r5, #1
   8192a:	422c      	tst	r4, r5
   8192c:	d016      	beq.n	8195c <udd_ep_trans_done+0x80>
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				udd_dma_ctrl |= UOTGHS_DEVDMACONTROL_END_B_EN;
   8192e:	433e      	orrs	r6, r7
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
   81930:	7d1d      	ldrb	r5, [r3, #20]
   81932:	f36f 0541 	bfc	r5, #1, #1
   81936:	751d      	strb	r5, [r3, #20]
   81938:	e010      	b.n	8195c <udd_ep_trans_done+0x80>
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
   8193a:	f855 7022 	ldr.w	r7, [r5, r2, lsl #2]
   8193e:	f3c7 27c1 	ubfx	r7, r7, #11, #2
   81942:	2f01      	cmp	r7, #1
   81944:	d108      	bne.n	81958 <udd_ep_trans_done+0x7c>
					|| (next_trans <= (iram_size_t) udd_get_endpoint_size(ep))) {
   81946:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
   8194a:	f3c5 1502 	ubfx	r5, r5, #4, #3
   8194e:	2708      	movs	r7, #8
   81950:	fa07 f505 	lsl.w	r5, r7, r5
   81954:	42ac      	cmp	r4, r5
   81956:	d801      	bhi.n	8195c <udd_ep_trans_done+0x80>

				// Enable short packet reception
				udd_dma_ctrl |= UOTGHS_DEVDMACONTROL_END_TR_IT
   81958:	f046 0614 	orr.w	r6, r6, #20
						| UOTGHS_DEVDMACONTROL_END_TR_EN;
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (uint32_t) & ptr_job->buf[ptr_job->buf_cnt]);
   8195c:	4d31      	ldr	r5, [pc, #196]	; (81a24 <udd_ep_trans_done+0x148>)
   8195e:	eb05 1502 	add.w	r5, r5, r2, lsl #4
   81962:	685f      	ldr	r7, [r3, #4]
   81964:	4438      	add	r0, r7
   81966:	6068      	str	r0, [r5, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   81968:	f3ef 8010 	mrs	r0, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   8196c:	f1d0 0c01 	rsbs	ip, r0, #1
   81970:	bf38      	it	cc
   81972:	f04f 0c00 	movcc.w	ip, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   81976:	b672      	cpsid	i
   81978:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   8197c:	2700      	movs	r7, #0
   8197e:	482a      	ldr	r0, [pc, #168]	; (81a28 <udd_ep_trans_done+0x14c>)
   81980:	7007      	strb	r7, [r0, #0]


		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if (!(udd_endpoint_dma_get_status(ep)
   81982:	68e8      	ldr	r0, [r5, #12]
   81984:	f010 0f10 	tst.w	r0, #16
   81988:	d116      	bne.n	819b8 <udd_ep_trans_done+0xdc>
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (uint32_t) & ptr_job->buf[ptr_job->buf_cnt]);
		udd_dma_ctrl |= UOTGHS_DEVDMACONTROL_END_BUFFIT |
   8198a:	f046 0621 	orr.w	r6, r6, #33	; 0x21
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if (!(udd_endpoint_dma_get_status(ep)
				& UOTGHS_DEVDMASTATUS_END_TR_ST)) {
			dbg_print("dmaS%x ", ep);
			udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
   8198e:	60ae      	str	r6, [r5, #8]
			ptr_job->buf_cnt += next_trans;
   81990:	68da      	ldr	r2, [r3, #12]
   81992:	4422      	add	r2, r4
   81994:	60da      	str	r2, [r3, #12]
			ptr_job->buf_load = next_trans;
   81996:	611c      	str	r4, [r3, #16]
			udd_enable_endpoint_dma_interrupt(ep);
   81998:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
   8199c:	fa03 f101 	lsl.w	r1, r3, r1
   819a0:	4b22      	ldr	r3, [pc, #136]	; (81a2c <udd_ep_trans_done+0x150>)
   819a2:	6199      	str	r1, [r3, #24]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   819a4:	f1bc 0f00 	cmp.w	ip, #0
   819a8:	d037      	beq.n	81a1a <udd_ep_trans_done+0x13e>
		cpu_irq_enable();
   819aa:	2201      	movs	r2, #1
   819ac:	4b1e      	ldr	r3, [pc, #120]	; (81a28 <udd_ep_trans_done+0x14c>)
   819ae:	701a      	strb	r2, [r3, #0]
   819b0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   819b4:	b662      	cpsie	i
   819b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   819b8:	f1bc 0f00 	cmp.w	ip, #0
   819bc:	d005      	beq.n	819ca <udd_ep_trans_done+0xee>
		cpu_irq_enable();
   819be:	2001      	movs	r0, #1
   819c0:	4919      	ldr	r1, [pc, #100]	; (81a28 <udd_ep_trans_done+0x14c>)
   819c2:	7008      	strb	r0, [r1, #0]
   819c4:	f3bf 8f5f 	dmb	sy
   819c8:	b662      	cpsie	i
		cpu_irq_restore(flags);

		// Here a ZLP has been recieved
		// and the DMA transfer must be not started.
		// It is the end of transfer
		ptr_job->buf_size = ptr_job->buf_cnt;
   819ca:	68d9      	ldr	r1, [r3, #12]
   819cc:	6099      	str	r1, [r3, #8]
	}
	if (Is_udd_endpoint_in(ep)) {
   819ce:	4914      	ldr	r1, [pc, #80]	; (81a20 <udd_ep_trans_done+0x144>)
   819d0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
   819d4:	f411 7f80 	tst.w	r1, #256	; 0x100
   819d8:	d01b      	beq.n	81a12 <udd_ep_trans_done+0x136>
		if (ptr_job->b_shortpacket) {
   819da:	7d19      	ldrb	r1, [r3, #20]
   819dc:	f011 0f02 	tst.w	r1, #2
   819e0:	d017      	beq.n	81a12 <udd_ep_trans_done+0x136>
			dbg_print("zlpS%x ", ep);
			// Need to send a ZLP (No possible with USB DMA)
			// enable interrupt to wait a free bank to sent ZLP
			udd_ack_in_send(ep);
   819e2:	2101      	movs	r1, #1
   819e4:	4b12      	ldr	r3, [pc, #72]	; (81a30 <udd_ep_trans_done+0x154>)
   819e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			if (Is_udd_write_enabled(ep)) {
   819ea:	3b30      	subs	r3, #48	; 0x30
   819ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   819f0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
				// Force interrupt in case of ep already free
				udd_raise_in_send(ep);
   819f4:	bf1c      	itt	ne
   819f6:	4b0f      	ldrne	r3, [pc, #60]	; (81a34 <udd_ep_trans_done+0x158>)
   819f8:	f843 1022 	strne.w	r1, [r3, r2, lsl #2]
			}
			udd_enable_in_send_interrupt(ep);
   819fc:	2101      	movs	r1, #1
   819fe:	4b0e      	ldr	r3, [pc, #56]	; (81a38 <udd_ep_trans_done+0x15c>)
   81a00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			udd_enable_endpoint_interrupt(ep);
   81a04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   81a08:	fa03 f202 	lsl.w	r2, r3, r2
   81a0c:	4b07      	ldr	r3, [pc, #28]	; (81a2c <udd_ep_trans_done+0x150>)
   81a0e:	619a      	str	r2, [r3, #24]
			return;
   81a10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
	}
	dbg_print("dmaE ");
	// Call callback to signal end of transfer
	udd_ep_finish_job(ptr_job, false, ep);
   81a12:	4618      	mov	r0, r3
   81a14:	2100      	movs	r1, #0
   81a16:	4b09      	ldr	r3, [pc, #36]	; (81a3c <udd_ep_trans_done+0x160>)
   81a18:	4798      	blx	r3
   81a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81a1c:	20070c48 	.word	0x20070c48
   81a20:	400ac100 	.word	0x400ac100
   81a24:	400ac300 	.word	0x400ac300
   81a28:	200701d8 	.word	0x200701d8
   81a2c:	400ac000 	.word	0x400ac000
   81a30:	400ac160 	.word	0x400ac160
   81a34:	400ac190 	.word	0x400ac190
   81a38:	400ac1f0 	.word	0x400ac1f0
   81a3c:	000818a9 	.word	0x000818a9

00081a40 <udd_sleep_mode>:
 *
 * \param b_enable true to authorize idle mode
 */
static void udd_sleep_mode(bool b_idle)
{
	if (!b_idle && udd_b_idle) {
   81a40:	4602      	mov	r2, r0
   81a42:	2800      	cmp	r0, #0
   81a44:	d135      	bne.n	81ab2 <udd_sleep_mode+0x72>
   81a46:	4b1d      	ldr	r3, [pc, #116]	; (81abc <udd_sleep_mode+0x7c>)
   81a48:	781b      	ldrb	r3, [r3, #0]
   81a4a:	b37b      	cbz	r3, 81aac <udd_sleep_mode+0x6c>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
   81a4c:	4b1c      	ldr	r3, [pc, #112]	; (81ac0 <udd_sleep_mode+0x80>)
   81a4e:	789b      	ldrb	r3, [r3, #2]
   81a50:	b903      	cbnz	r3, 81a54 <udd_sleep_mode+0x14>
   81a52:	e7fe      	b.n	81a52 <udd_sleep_mode+0x12>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   81a54:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   81a58:	b672      	cpsid	i
   81a5a:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   81a5e:	2000      	movs	r0, #0
   81a60:	4b18      	ldr	r3, [pc, #96]	; (81ac4 <udd_sleep_mode+0x84>)
   81a62:	7018      	strb	r0, [r3, #0]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
   81a64:	4b16      	ldr	r3, [pc, #88]	; (81ac0 <udd_sleep_mode+0x80>)
   81a66:	7898      	ldrb	r0, [r3, #2]
   81a68:	3801      	subs	r0, #1
   81a6a:	7098      	strb	r0, [r3, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   81a6c:	b9f1      	cbnz	r1, 81aac <udd_sleep_mode+0x6c>
		cpu_irq_enable();
   81a6e:	2101      	movs	r1, #1
   81a70:	4b14      	ldr	r3, [pc, #80]	; (81ac4 <udd_sleep_mode+0x84>)
   81a72:	7019      	strb	r1, [r3, #0]
   81a74:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   81a78:	b662      	cpsie	i
   81a7a:	e017      	b.n	81aac <udd_sleep_mode+0x6c>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
   81a7c:	4b10      	ldr	r3, [pc, #64]	; (81ac0 <udd_sleep_mode+0x80>)
   81a7e:	789b      	ldrb	r3, [r3, #2]
   81a80:	2bff      	cmp	r3, #255	; 0xff
   81a82:	d100      	bne.n	81a86 <udd_sleep_mode+0x46>
   81a84:	e7fe      	b.n	81a84 <udd_sleep_mode+0x44>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   81a86:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   81a8a:	b672      	cpsid	i
   81a8c:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   81a90:	2000      	movs	r0, #0
   81a92:	4b0c      	ldr	r3, [pc, #48]	; (81ac4 <udd_sleep_mode+0x84>)
   81a94:	7018      	strb	r0, [r3, #0]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
   81a96:	4b0a      	ldr	r3, [pc, #40]	; (81ac0 <udd_sleep_mode+0x80>)
   81a98:	7898      	ldrb	r0, [r3, #2]
   81a9a:	3001      	adds	r0, #1
   81a9c:	7098      	strb	r0, [r3, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   81a9e:	b929      	cbnz	r1, 81aac <udd_sleep_mode+0x6c>
		cpu_irq_enable();
   81aa0:	2101      	movs	r1, #1
   81aa2:	4b08      	ldr	r3, [pc, #32]	; (81ac4 <udd_sleep_mode+0x84>)
   81aa4:	7019      	strb	r1, [r3, #0]
   81aa6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   81aaa:	b662      	cpsie	i
	}
	if (b_idle && !udd_b_idle) {
		dbg_print("_W ");
		sleepmgr_lock_mode(UOTGHS_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
   81aac:	4b03      	ldr	r3, [pc, #12]	; (81abc <udd_sleep_mode+0x7c>)
   81aae:	701a      	strb	r2, [r3, #0]
   81ab0:	4770      	bx	lr
{
	if (!b_idle && udd_b_idle) {
		dbg_print("_S ");
		sleepmgr_unlock_mode(UOTGHS_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
   81ab2:	4b02      	ldr	r3, [pc, #8]	; (81abc <udd_sleep_mode+0x7c>)
   81ab4:	781b      	ldrb	r3, [r3, #0]
   81ab6:	2b00      	cmp	r3, #0
   81ab8:	d1f8      	bne.n	81aac <udd_sleep_mode+0x6c>
   81aba:	e7df      	b.n	81a7c <udd_sleep_mode+0x3c>
   81abc:	20070c92 	.word	0x20070c92
   81ac0:	20070d70 	.word	0x20070d70
   81ac4:	200701d8 	.word	0x200701d8

00081ac8 <udd_attach>:
	cpu_irq_restore(flags);
}


void udd_attach(void)
{
   81ac8:	b538      	push	{r3, r4, r5, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   81aca:	f3ef 8510 	mrs	r5, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   81ace:	b672      	cpsid	i
   81ad0:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   81ad4:	2200      	movs	r2, #0
   81ad6:	4b19      	ldr	r3, [pc, #100]	; (81b3c <udd_attach+0x74>)
   81ad8:	701a      	strb	r2, [r3, #0]
	irqflags_t flags;
	flags = cpu_irq_save();

	// At startup the USB bus state is unknown,
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
   81ada:	2001      	movs	r0, #1
   81adc:	4b18      	ldr	r3, [pc, #96]	; (81b40 <udd_attach+0x78>)
   81ade:	4798      	blx	r3
	otg_unfreeze_clock();
   81ae0:	4b18      	ldr	r3, [pc, #96]	; (81b44 <udd_attach+0x7c>)
   81ae2:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   81ae6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
   81aea:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800

	// This section of clock check can be improved with a chek of
	// USB clock source via sysclk()
	// Check USB clock because the source can be a PLL
	while (!Is_otg_clock_usable());
   81aee:	461a      	mov	r2, r3
   81af0:	f8d2 3804 	ldr.w	r3, [r2, #2052]	; 0x804
   81af4:	f413 4f80 	tst.w	r3, #16384	; 0x4000
   81af8:	d0fa      	beq.n	81af0 <udd_attach+0x28>

	// Authorize attach if Vbus is present
	udd_attach_device();
   81afa:	4b12      	ldr	r3, [pc, #72]	; (81b44 <udd_attach+0x7c>)
   81afc:	681a      	ldr	r2, [r3, #0]
   81afe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   81b02:	601a      	str	r2, [r3, #0]

	// Enable USB line events
	udd_enable_reset_interrupt();
   81b04:	2408      	movs	r4, #8
   81b06:	619c      	str	r4, [r3, #24]
	udd_enable_suspend_interrupt();
   81b08:	2101      	movs	r1, #1
   81b0a:	6199      	str	r1, [r3, #24]
	udd_enable_wake_up_interrupt();
   81b0c:	2210      	movs	r2, #16
   81b0e:	619a      	str	r2, [r3, #24]
	udd_enable_sof_interrupt();
   81b10:	2004      	movs	r0, #4
   81b12:	6198      	str	r0, [r3, #24]
#ifdef USB_DEVICE_HS_SUPPORT
	udd_enable_msof_interrupt();
#endif
	// Reset following interupts flag
	udd_ack_reset();
   81b14:	609c      	str	r4, [r3, #8]
	udd_ack_sof();
   81b16:	6098      	str	r0, [r3, #8]
	udd_ack_msof();
   81b18:	2002      	movs	r0, #2
   81b1a:	6098      	str	r0, [r3, #8]

	// The first suspend interrupt must be forced
	// The first suspend interrupt is not detected else raise it
	udd_raise_suspend();
   81b1c:	60d9      	str	r1, [r3, #12]

	udd_ack_wake_up();
   81b1e:	609a      	str	r2, [r3, #8]
	otg_freeze_clock();
   81b20:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   81b24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   81b28:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   81b2c:	b925      	cbnz	r5, 81b38 <udd_attach+0x70>
		cpu_irq_enable();
   81b2e:	4b03      	ldr	r3, [pc, #12]	; (81b3c <udd_attach+0x74>)
   81b30:	7019      	strb	r1, [r3, #0]
   81b32:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   81b36:	b662      	cpsie	i
   81b38:	bd38      	pop	{r3, r4, r5, pc}
   81b3a:	bf00      	nop
   81b3c:	200701d8 	.word	0x200701d8
   81b40:	00081a41 	.word	0x00081a41
   81b44:	400ac000 	.word	0x400ac000

00081b48 <udd_detach>:
	cpu_irq_restore(flags);
}


void udd_detach(void)
{
   81b48:	b508      	push	{r3, lr}
	otg_unfreeze_clock();
   81b4a:	4b0a      	ldr	r3, [pc, #40]	; (81b74 <udd_detach+0x2c>)
   81b4c:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   81b50:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
   81b54:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800

	// Detach device from the bus
	udd_detach_device();
   81b58:	681a      	ldr	r2, [r3, #0]
   81b5a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   81b5e:	601a      	str	r2, [r3, #0]
	otg_freeze_clock();
   81b60:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   81b64:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   81b68:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
	udd_sleep_mode(false);
   81b6c:	2000      	movs	r0, #0
   81b6e:	4b02      	ldr	r3, [pc, #8]	; (81b78 <udd_detach+0x30>)
   81b70:	4798      	blx	r3
   81b72:	bd08      	pop	{r3, pc}
   81b74:	400ac000 	.word	0x400ac000
   81b78:	00081a41 	.word	0x00081a41

00081b7c <UOTGHS_Handler>:
void udd_interrupt(void);
void udd_interrupt(void)
#else
ISR(UDD_USB_INT_FUN)
#endif
{
   81b7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	/* For fast wakeup clocks restore
	 * In WAIT mode, clocks are switched to FASTRC.
	 * After wakeup clocks should be restored, before that ISR should not
	 * be served.
	 */
	if (!pmc_is_wakeup_clocks_restored() && !Is_udd_suspend()) {
   81b80:	4b9c      	ldr	r3, [pc, #624]	; (81df4 <UOTGHS_Handler+0x278>)
   81b82:	4798      	blx	r3
   81b84:	b960      	cbnz	r0, 81ba0 <UOTGHS_Handler+0x24>
   81b86:	4b9c      	ldr	r3, [pc, #624]	; (81df8 <UOTGHS_Handler+0x27c>)
   81b88:	685b      	ldr	r3, [r3, #4]
   81b8a:	f013 0f01 	tst.w	r3, #1
   81b8e:	d107      	bne.n	81ba0 <UOTGHS_Handler+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   81b90:	b672      	cpsid	i
   81b92:	f3bf 8f5f 	dmb	sy
		cpu_irq_disable();
   81b96:	2200      	movs	r2, #0
   81b98:	4b98      	ldr	r3, [pc, #608]	; (81dfc <UOTGHS_Handler+0x280>)
   81b9a:	701a      	strb	r2, [r3, #0]
		return;
   81b9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	}

	if (Is_udd_sof()) {
   81ba0:	4b95      	ldr	r3, [pc, #596]	; (81df8 <UOTGHS_Handler+0x27c>)
   81ba2:	685b      	ldr	r3, [r3, #4]
   81ba4:	f013 0f04 	tst.w	r3, #4
   81ba8:	d00c      	beq.n	81bc4 <UOTGHS_Handler+0x48>
		udd_ack_sof();
   81baa:	4b93      	ldr	r3, [pc, #588]	; (81df8 <UOTGHS_Handler+0x27c>)
   81bac:	2204      	movs	r2, #4
   81bae:	609a      	str	r2, [r3, #8]
		if (Is_udd_full_speed_mode()) {
   81bb0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
   81bb4:	f413 5f40 	tst.w	r3, #12288	; 0x3000
   81bb8:	f040 82b1 	bne.w	8211e <UOTGHS_Handler+0x5a2>
			udc_sof_notify();
   81bbc:	4b90      	ldr	r3, [pc, #576]	; (81e00 <UOTGHS_Handler+0x284>)
   81bbe:	4798      	blx	r3
   81bc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_sof_end;
	}

	if (Is_udd_msof()) {
   81bc4:	4b8c      	ldr	r3, [pc, #560]	; (81df8 <UOTGHS_Handler+0x27c>)
   81bc6:	685b      	ldr	r3, [r3, #4]
   81bc8:	f013 0f02 	tst.w	r3, #2
   81bcc:	d006      	beq.n	81bdc <UOTGHS_Handler+0x60>
		udd_ack_msof();
   81bce:	2202      	movs	r2, #2
   81bd0:	4b89      	ldr	r3, [pc, #548]	; (81df8 <UOTGHS_Handler+0x27c>)
   81bd2:	609a      	str	r2, [r3, #8]
		udc_sof_notify();
   81bd4:	4b8a      	ldr	r3, [pc, #552]	; (81e00 <UOTGHS_Handler+0x284>)
   81bd6:	4798      	blx	r3
		goto udd_interrupt_sof_end;
   81bd8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}


static bool udd_ctrl_interrupt(void)
{

	if (!Is_udd_endpoint_interrupt(0)) {
   81bdc:	4b86      	ldr	r3, [pc, #536]	; (81df8 <UOTGHS_Handler+0x27c>)
   81bde:	685b      	ldr	r3, [r3, #4]
   81be0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
   81be4:	f000 828b 	beq.w	820fe <UOTGHS_Handler+0x582>
	}

	dbg_print("0: ");

	// By default disable overflow and underflow interrupt
	udd_disable_nak_in_interrupt(0);
   81be8:	4b86      	ldr	r3, [pc, #536]	; (81e04 <UOTGHS_Handler+0x288>)
   81bea:	2210      	movs	r2, #16
   81bec:	601a      	str	r2, [r3, #0]
	udd_disable_nak_out_interrupt(0);
   81bee:	2208      	movs	r2, #8
   81bf0:	601a      	str	r2, [r3, #0]

	// Search event on control endpoint
	if (Is_udd_setup_received(0)) {
   81bf2:	3bf0      	subs	r3, #240	; 0xf0
   81bf4:	681b      	ldr	r3, [r3, #0]
   81bf6:	f013 0f04 	tst.w	r3, #4
   81bfa:	d060      	beq.n	81cbe <UOTGHS_Handler+0x142>
static void udd_ctrl_setup_received(void)
{
	irqflags_t flags;
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
   81bfc:	4b82      	ldr	r3, [pc, #520]	; (81e08 <UOTGHS_Handler+0x28c>)
   81bfe:	781b      	ldrb	r3, [r3, #0]
   81c00:	b11b      	cbz	r3, 81c0a <UOTGHS_Handler+0x8e>
		// May be a hidden DATA or ZLP phase or protocol abort
		udd_ctrl_endofrequest();
   81c02:	4b82      	ldr	r3, [pc, #520]	; (81e0c <UOTGHS_Handler+0x290>)
   81c04:	4798      	blx	r3

		// Reinitializes control endpoint management
		udd_ctrl_init();
   81c06:	4b82      	ldr	r3, [pc, #520]	; (81e10 <UOTGHS_Handler+0x294>)
   81c08:	4798      	blx	r3
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
   81c0a:	4b82      	ldr	r3, [pc, #520]	; (81e14 <UOTGHS_Handler+0x298>)
   81c0c:	681b      	ldr	r3, [r3, #0]
   81c0e:	f3c3 530a 	ubfx	r3, r3, #20, #11
   81c12:	2b08      	cmp	r3, #8
   81c14:	d006      	beq.n	81c24 <UOTGHS_Handler+0xa8>
		udd_ctrl_stall_data();
   81c16:	4b80      	ldr	r3, [pc, #512]	; (81e18 <UOTGHS_Handler+0x29c>)
   81c18:	4798      	blx	r3
		udd_ack_setup_received(0);
   81c1a:	2204      	movs	r2, #4
   81c1c:	4b7f      	ldr	r3, [pc, #508]	; (81e1c <UOTGHS_Handler+0x2a0>)
   81c1e:	601a      	str	r2, [r3, #0]
   81c20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

		// Reinitializes control endpoint management
		udd_ctrl_init();
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
   81c24:	4b7e      	ldr	r3, [pc, #504]	; (81e20 <UOTGHS_Handler+0x2a4>)
   81c26:	4d7f      	ldr	r5, [pc, #508]	; (81e24 <UOTGHS_Handler+0x2a8>)
   81c28:	4c7f      	ldr	r4, [pc, #508]	; (81e28 <UOTGHS_Handler+0x2ac>)
		udd_ctrl_stall_data();
		udd_ack_setup_received(0);
		return; // Error data number doesn't correspond to SETUP packet
	}
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
   81c2a:	4880      	ldr	r0, [pc, #512]	; (81e2c <UOTGHS_Handler+0x2b0>)
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
   81c2c:	f813 1b01 	ldrb.w	r1, [r3], #1
   81c30:	195a      	adds	r2, r3, r5
   81c32:	5511      	strb	r1, [r2, r4]
		udd_ctrl_stall_data();
		udd_ack_setup_received(0);
		return; // Error data number doesn't correspond to SETUP packet
	}
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
   81c34:	4283      	cmp	r3, r0
   81c36:	d1f9      	bne.n	81c2c <UOTGHS_Handler+0xb0>
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);

	// Decode setup request
	if (udc_process_setup() == false) {
   81c38:	4b7d      	ldr	r3, [pc, #500]	; (81e30 <UOTGHS_Handler+0x2b4>)
   81c3a:	4798      	blx	r3
   81c3c:	b930      	cbnz	r0, 81c4c <UOTGHS_Handler+0xd0>
		// Setup request unknow then stall it
		udd_ctrl_stall_data();
   81c3e:	4b76      	ldr	r3, [pc, #472]	; (81e18 <UOTGHS_Handler+0x29c>)
   81c40:	4798      	blx	r3
		udd_ack_setup_received(0);
   81c42:	2204      	movs	r2, #4
   81c44:	4b75      	ldr	r3, [pc, #468]	; (81e1c <UOTGHS_Handler+0x2a0>)
   81c46:	601a      	str	r2, [r3, #0]
   81c48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return;
	}
	udd_ack_setup_received(0);
   81c4c:	2204      	movs	r2, #4
   81c4e:	4b73      	ldr	r3, [pc, #460]	; (81e1c <UOTGHS_Handler+0x2a0>)
   81c50:	601a      	str	r2, [r3, #0]

	if (Udd_setup_is_in()) {
   81c52:	4b74      	ldr	r3, [pc, #464]	; (81e24 <UOTGHS_Handler+0x2a8>)
   81c54:	f993 3000 	ldrsb.w	r3, [r3]
   81c58:	2b00      	cmp	r3, #0
   81c5a:	da0b      	bge.n	81c74 <UOTGHS_Handler+0xf8>
		// IN data phase requested
		udd_ctrl_prev_payload_buf_cnt = 0;
   81c5c:	2300      	movs	r3, #0
   81c5e:	4a75      	ldr	r2, [pc, #468]	; (81e34 <UOTGHS_Handler+0x2b8>)
   81c60:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_buf_cnt = 0;
   81c62:	4a75      	ldr	r2, [pc, #468]	; (81e38 <UOTGHS_Handler+0x2bc>)
   81c64:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
   81c66:	2202      	movs	r2, #2
   81c68:	4b67      	ldr	r3, [pc, #412]	; (81e08 <UOTGHS_Handler+0x28c>)
   81c6a:	701a      	strb	r2, [r3, #0]
		udd_ctrl_in_sent(); // Send first data transfer
   81c6c:	4b73      	ldr	r3, [pc, #460]	; (81e3c <UOTGHS_Handler+0x2c0>)
   81c6e:	4798      	blx	r3
   81c70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	} else {
		if (0 == udd_g_ctrlreq.req.wLength) {
   81c74:	4b6b      	ldr	r3, [pc, #428]	; (81e24 <UOTGHS_Handler+0x2a8>)
   81c76:	88db      	ldrh	r3, [r3, #6]
   81c78:	b91b      	cbnz	r3, 81c82 <UOTGHS_Handler+0x106>
			// No data phase requested
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
   81c7a:	4b71      	ldr	r3, [pc, #452]	; (81e40 <UOTGHS_Handler+0x2c4>)
   81c7c:	4798      	blx	r3
   81c7e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return;
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_buf_cnt = 0;
   81c82:	2300      	movs	r3, #0
   81c84:	4a6b      	ldr	r2, [pc, #428]	; (81e34 <UOTGHS_Handler+0x2b8>)
   81c86:	8013      	strh	r3, [r2, #0]
		udd_ctrl_payload_buf_cnt = 0;
   81c88:	4a6b      	ldr	r2, [pc, #428]	; (81e38 <UOTGHS_Handler+0x2bc>)
   81c8a:	8013      	strh	r3, [r2, #0]
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
   81c8c:	2101      	movs	r1, #1
   81c8e:	4a5e      	ldr	r2, [pc, #376]	; (81e08 <UOTGHS_Handler+0x28c>)
   81c90:	7011      	strb	r1, [r2, #0]
		// To detect a protocol error, enable nak interrupt on data IN phase
		udd_ack_nak_in(0);
   81c92:	2210      	movs	r2, #16
   81c94:	4961      	ldr	r1, [pc, #388]	; (81e1c <UOTGHS_Handler+0x2a0>)
   81c96:	600a      	str	r2, [r1, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   81c98:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   81c9c:	b672      	cpsid	i
   81c9e:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   81ca2:	4856      	ldr	r0, [pc, #344]	; (81dfc <UOTGHS_Handler+0x280>)
   81ca4:	7003      	strb	r3, [r0, #0]
		flags = cpu_irq_save();
		udd_enable_nak_in_interrupt(0);
   81ca6:	4b67      	ldr	r3, [pc, #412]	; (81e44 <UOTGHS_Handler+0x2c8>)
   81ca8:	601a      	str	r2, [r3, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   81caa:	2900      	cmp	r1, #0
   81cac:	f040 8237 	bne.w	8211e <UOTGHS_Handler+0x5a2>
		cpu_irq_enable();
   81cb0:	2201      	movs	r2, #1
   81cb2:	7002      	strb	r2, [r0, #0]
   81cb4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   81cb8:	b662      	cpsie	i
   81cba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		dbg_print("stup ");
		// SETUP packet received
		udd_ctrl_setup_received();
		return true;
	}
	if (Is_udd_in_send(0) && Is_udd_in_send_interrupt_enabled(0)) {
   81cbe:	4b55      	ldr	r3, [pc, #340]	; (81e14 <UOTGHS_Handler+0x298>)
   81cc0:	681b      	ldr	r3, [r3, #0]
   81cc2:	f013 0f01 	tst.w	r3, #1
   81cc6:	d008      	beq.n	81cda <UOTGHS_Handler+0x15e>
   81cc8:	4b5f      	ldr	r3, [pc, #380]	; (81e48 <UOTGHS_Handler+0x2cc>)
   81cca:	681b      	ldr	r3, [r3, #0]
   81ccc:	f013 0f01 	tst.w	r3, #1
   81cd0:	d003      	beq.n	81cda <UOTGHS_Handler+0x15e>
		dbg_print("in ");
		// IN packet sent
		udd_ctrl_in_sent();
   81cd2:	4b5a      	ldr	r3, [pc, #360]	; (81e3c <UOTGHS_Handler+0x2c0>)
   81cd4:	4798      	blx	r3
   81cd6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return true;
	}
	if (Is_udd_out_received(0)) {
   81cda:	4b4e      	ldr	r3, [pc, #312]	; (81e14 <UOTGHS_Handler+0x298>)
   81cdc:	681b      	ldr	r3, [r3, #0]
   81cde:	f013 0f02 	tst.w	r3, #2
   81ce2:	f000 80b3 	beq.w	81e4c <UOTGHS_Handler+0x2d0>
{
	irqflags_t flags;
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
   81ce6:	4b48      	ldr	r3, [pc, #288]	; (81e08 <UOTGHS_Handler+0x28c>)
   81ce8:	781b      	ldrb	r3, [r3, #0]
   81cea:	2b01      	cmp	r3, #1
   81cec:	d00c      	beq.n	81d08 <UOTGHS_Handler+0x18c>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
   81cee:	2b02      	cmp	r3, #2
   81cf0:	d001      	beq.n	81cf6 <UOTGHS_Handler+0x17a>
				|| (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP ==
   81cf2:	2b04      	cmp	r3, #4
   81cf4:	d102      	bne.n	81cfc <UOTGHS_Handler+0x180>
						udd_ep_control_state)) {
			// End of SETUP request:
			// - Data IN Phase aborted,
			// - or last Data IN Phase hidden by ZLP OUT sending quiclky,
			// - or ZLP OUT received normaly.
			udd_ctrl_endofrequest();
   81cf6:	4b45      	ldr	r3, [pc, #276]	; (81e0c <UOTGHS_Handler+0x290>)
   81cf8:	4798      	blx	r3
   81cfa:	e001      	b.n	81d00 <UOTGHS_Handler+0x184>
		} else {
			// Protocol error during SETUP request
			udd_ctrl_stall_data();
   81cfc:	4b46      	ldr	r3, [pc, #280]	; (81e18 <UOTGHS_Handler+0x29c>)
   81cfe:	4798      	blx	r3
		}
		// Reinitializes control endpoint management
		udd_ctrl_init();
   81d00:	4b43      	ldr	r3, [pc, #268]	; (81e10 <UOTGHS_Handler+0x294>)
   81d02:	4798      	blx	r3
   81d04:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
   81d08:	4b42      	ldr	r3, [pc, #264]	; (81e14 <UOTGHS_Handler+0x298>)
   81d0a:	6818      	ldr	r0, [r3, #0]
   81d0c:	f3c0 500a 	ubfx	r0, r0, #20, #11
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_buf_cnt + nb_data)) {
   81d10:	4b44      	ldr	r3, [pc, #272]	; (81e24 <UOTGHS_Handler+0x2a8>)
   81d12:	899b      	ldrh	r3, [r3, #12]
   81d14:	4a48      	ldr	r2, [pc, #288]	; (81e38 <UOTGHS_Handler+0x2bc>)
   81d16:	8814      	ldrh	r4, [r2, #0]
   81d18:	1822      	adds	r2, r4, r0
   81d1a:	4293      	cmp	r3, r2
		// Reinitializes control endpoint management
		udd_ctrl_init();
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
   81d1c:	bfae      	itee	ge
   81d1e:	b280      	uxthge	r0, r0
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_buf_cnt + nb_data)) {
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
   81d20:	ebc4 0303 	rsblt	r3, r4, r3
   81d24:	b298      	uxthlt	r0, r3
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
   81d26:	4b3f      	ldr	r3, [pc, #252]	; (81e24 <UOTGHS_Handler+0x2a8>)
   81d28:	689a      	ldr	r2, [r3, #8]
   81d2a:	4422      	add	r2, r4
	for (i = 0; i < nb_data; i++) {
   81d2c:	b1a0      	cbz	r0, 81d58 <UOTGHS_Handler+0x1dc>
	nb_data = udd_byte_count(0);
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_buf_cnt + nb_data)) {
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
   81d2e:	4b3c      	ldr	r3, [pc, #240]	; (81e20 <UOTGHS_Handler+0x2a4>)
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
   81d30:	f813 1b01 	ldrb.w	r1, [r3], #1
   81d34:	f802 1b01 	strb.w	r1, [r2], #1
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_buf_cnt;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
	for (i = 0; i < nb_data; i++) {
   81d38:	b2d9      	uxtb	r1, r3
   81d3a:	4281      	cmp	r1, r0
   81d3c:	d3f8      	bcc.n	81d30 <UOTGHS_Handler+0x1b4>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_buf_cnt += nb_data;
   81d3e:	4404      	add	r4, r0
   81d40:	b2a4      	uxth	r4, r4
   81d42:	4b3d      	ldr	r3, [pc, #244]	; (81e38 <UOTGHS_Handler+0x2bc>)
   81d44:	801c      	strh	r4, [r3, #0]

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
   81d46:	2840      	cmp	r0, #64	; 0x40
   81d48:	d106      	bne.n	81d58 <UOTGHS_Handler+0x1dc>
			|| (udd_g_ctrlreq.req.wLength <=
   81d4a:	4b36      	ldr	r3, [pc, #216]	; (81e24 <UOTGHS_Handler+0x2a8>)
   81d4c:	88da      	ldrh	r2, [r3, #6]
					(udd_ctrl_prev_payload_buf_cnt +
   81d4e:	4b39      	ldr	r3, [pc, #228]	; (81e34 <UOTGHS_Handler+0x2b8>)
   81d50:	881b      	ldrh	r3, [r3, #0]
   81d52:	4423      	add	r3, r4
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_buf_cnt += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
			|| (udd_g_ctrlreq.req.wLength <=
   81d54:	429a      	cmp	r2, r3
   81d56:	dc13      	bgt.n	81d80 <UOTGHS_Handler+0x204>
					(udd_ctrl_prev_payload_buf_cnt +
							udd_ctrl_payload_buf_cnt))) {
		// End of reception because it is a short packet
		// Before send ZLP, call intermediat calback
		// in case of data receiv generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_buf_cnt;
   81d58:	4b32      	ldr	r3, [pc, #200]	; (81e24 <UOTGHS_Handler+0x2a8>)
   81d5a:	819c      	strh	r4, [r3, #12]
		if (NULL != udd_g_ctrlreq.over_under_run) {
   81d5c:	695b      	ldr	r3, [r3, #20]
   81d5e:	b143      	cbz	r3, 81d72 <UOTGHS_Handler+0x1f6>
			if (!udd_g_ctrlreq.over_under_run()) {
   81d60:	4798      	blx	r3
   81d62:	b930      	cbnz	r0, 81d72 <UOTGHS_Handler+0x1f6>
				// Stall ZLP
				udd_ctrl_stall_data();
   81d64:	4b2c      	ldr	r3, [pc, #176]	; (81e18 <UOTGHS_Handler+0x29c>)
   81d66:	4798      	blx	r3
				// Ack reception of OUT to replace NAK by a STALL
				udd_ack_out_received(0);
   81d68:	2202      	movs	r2, #2
   81d6a:	4b2c      	ldr	r3, [pc, #176]	; (81e1c <UOTGHS_Handler+0x2a0>)
   81d6c:	601a      	str	r2, [r3, #0]
   81d6e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_out_received(0);
   81d72:	2202      	movs	r2, #2
   81d74:	4b29      	ldr	r3, [pc, #164]	; (81e1c <UOTGHS_Handler+0x2a0>)
   81d76:	601a      	str	r2, [r3, #0]
		udd_ctrl_send_zlp_in();
   81d78:	4b31      	ldr	r3, [pc, #196]	; (81e40 <UOTGHS_Handler+0x2c4>)
   81d7a:	4798      	blx	r3
   81d7c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_buf_cnt) {
   81d80:	4b28      	ldr	r3, [pc, #160]	; (81e24 <UOTGHS_Handler+0x2a8>)
   81d82:	899b      	ldrh	r3, [r3, #12]
   81d84:	42a3      	cmp	r3, r4
   81d86:	d11a      	bne.n	81dbe <UOTGHS_Handler+0x242>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
   81d88:	4b26      	ldr	r3, [pc, #152]	; (81e24 <UOTGHS_Handler+0x2a8>)
   81d8a:	695b      	ldr	r3, [r3, #20]
   81d8c:	b933      	cbnz	r3, 81d9c <UOTGHS_Handler+0x220>
			// No callback availabled to request a new payload buffer
			udd_ctrl_stall_data();
   81d8e:	4b22      	ldr	r3, [pc, #136]	; (81e18 <UOTGHS_Handler+0x29c>)
   81d90:	4798      	blx	r3
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
   81d92:	2202      	movs	r2, #2
   81d94:	4b21      	ldr	r3, [pc, #132]	; (81e1c <UOTGHS_Handler+0x2a0>)
   81d96:	601a      	str	r2, [r3, #0]
   81d98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
   81d9c:	4798      	blx	r3
   81d9e:	b930      	cbnz	r0, 81dae <UOTGHS_Handler+0x232>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
   81da0:	4b1d      	ldr	r3, [pc, #116]	; (81e18 <UOTGHS_Handler+0x29c>)
   81da2:	4798      	blx	r3
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
   81da4:	2202      	movs	r2, #2
   81da6:	4b1d      	ldr	r3, [pc, #116]	; (81e1c <UOTGHS_Handler+0x2a0>)
   81da8:	601a      	str	r2, [r3, #0]
   81daa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_buf_cnt += udd_ctrl_payload_buf_cnt;
   81dae:	4a21      	ldr	r2, [pc, #132]	; (81e34 <UOTGHS_Handler+0x2b8>)
   81db0:	4b21      	ldr	r3, [pc, #132]	; (81e38 <UOTGHS_Handler+0x2bc>)
   81db2:	8818      	ldrh	r0, [r3, #0]
   81db4:	8811      	ldrh	r1, [r2, #0]
   81db6:	4401      	add	r1, r0
   81db8:	8011      	strh	r1, [r2, #0]
		// Reinit reception on payload buffer
		udd_ctrl_payload_buf_cnt = 0;
   81dba:	2200      	movs	r2, #0
   81dbc:	801a      	strh	r2, [r3, #0]
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_out_received(0);
   81dbe:	4a17      	ldr	r2, [pc, #92]	; (81e1c <UOTGHS_Handler+0x2a0>)
   81dc0:	2302      	movs	r3, #2
   81dc2:	6013      	str	r3, [r2, #0]
	// To detect a protocol error, enable nak interrupt on data IN phase
	udd_ack_nak_in(0);
   81dc4:	2310      	movs	r3, #16
   81dc6:	6013      	str	r3, [r2, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   81dc8:	f3ef 8210 	mrs	r2, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   81dcc:	b672      	cpsid	i
   81dce:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   81dd2:	2000      	movs	r0, #0
   81dd4:	4909      	ldr	r1, [pc, #36]	; (81dfc <UOTGHS_Handler+0x280>)
   81dd6:	7008      	strb	r0, [r1, #0]
	flags = cpu_irq_save();
	udd_enable_nak_in_interrupt(0);
   81dd8:	491a      	ldr	r1, [pc, #104]	; (81e44 <UOTGHS_Handler+0x2c8>)
   81dda:	600b      	str	r3, [r1, #0]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   81ddc:	2a00      	cmp	r2, #0
   81dde:	f040 819e 	bne.w	8211e <UOTGHS_Handler+0x5a2>
		cpu_irq_enable();
   81de2:	2201      	movs	r2, #1
   81de4:	4b05      	ldr	r3, [pc, #20]	; (81dfc <UOTGHS_Handler+0x280>)
   81de6:	701a      	strb	r2, [r3, #0]
   81de8:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   81dec:	b662      	cpsie	i
   81dee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81df2:	bf00      	nop
   81df4:	00081621 	.word	0x00081621
   81df8:	400ac000 	.word	0x400ac000
   81dfc:	200701d8 	.word	0x200701d8
   81e00:	00080ca5 	.word	0x00080ca5
   81e04:	400ac220 	.word	0x400ac220
   81e08:	20070c94 	.word	0x20070c94
   81e0c:	00081739 	.word	0x00081739
   81e10:	0008168d 	.word	0x0008168d
   81e14:	400ac130 	.word	0x400ac130
   81e18:	000816d9 	.word	0x000816d9
   81e1c:	400ac160 	.word	0x400ac160
   81e20:	20180000 	.word	0x20180000
   81e24:	20070d84 	.word	0x20070d84
   81e28:	dfe7ffff 	.word	0xdfe7ffff
   81e2c:	20180008 	.word	0x20180008
   81e30:	00080ce1 	.word	0x00080ce1
   81e34:	20070c90 	.word	0x20070c90
   81e38:	20070c96 	.word	0x20070c96
   81e3c:	00081749 	.word	0x00081749
   81e40:	000816f1 	.word	0x000816f1
   81e44:	400ac1f0 	.word	0x400ac1f0
   81e48:	400ac1c0 	.word	0x400ac1c0
		dbg_print("out ");
		// OUT packet received
		udd_ctrl_out_received();
		return true;
	}
	if (Is_udd_nak_out(0)) {
   81e4c:	4bb5      	ldr	r3, [pc, #724]	; (82124 <UOTGHS_Handler+0x5a8>)
   81e4e:	681b      	ldr	r3, [r3, #0]
   81e50:	f013 0f08 	tst.w	r3, #8
   81e54:	d013      	beq.n	81e7e <UOTGHS_Handler+0x302>
		dbg_print("nako ");
		// Overflow on OUT packet
		udd_ack_nak_out(0);
   81e56:	2208      	movs	r2, #8
   81e58:	4bb3      	ldr	r3, [pc, #716]	; (82128 <UOTGHS_Handler+0x5ac>)
   81e5a:	601a      	str	r2, [r3, #0]
}


static void udd_ctrl_overflow(void)
{
	if (Is_udd_in_send(0))
   81e5c:	3b30      	subs	r3, #48	; 0x30
   81e5e:	681b      	ldr	r3, [r3, #0]
   81e60:	f013 0f01 	tst.w	r3, #1
   81e64:	f040 815b 	bne.w	8211e <UOTGHS_Handler+0x5a2>
		return; // Overflow ignored if IN data is received

	// The case of UDD_EPCTRL_DATA_IN is not managed
	// because the OUT endpoint is already free and OUT ZLP accepted

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
   81e68:	4bb0      	ldr	r3, [pc, #704]	; (8212c <UOTGHS_Handler+0x5b0>)
   81e6a:	781b      	ldrb	r3, [r3, #0]
   81e6c:	2b03      	cmp	r3, #3
   81e6e:	f040 8156 	bne.w	8211e <UOTGHS_Handler+0x5a2>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data
		udd_enable_stall_handshake(0);
   81e72:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   81e76:	4bae      	ldr	r3, [pc, #696]	; (82130 <UOTGHS_Handler+0x5b4>)
   81e78:	601a      	str	r2, [r3, #0]
   81e7a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		// Overflow on OUT packet
		udd_ack_nak_out(0);
		udd_ctrl_overflow();
		return true;
	}
	if (Is_udd_nak_in(0)) {
   81e7e:	4ba9      	ldr	r3, [pc, #676]	; (82124 <UOTGHS_Handler+0x5a8>)
   81e80:	681b      	ldr	r3, [r3, #0]
   81e82:	f013 0f10 	tst.w	r3, #16
   81e86:	f000 813a 	beq.w	820fe <UOTGHS_Handler+0x582>
		dbg_print("naki ");
		// Underflow on IN packet
		udd_ack_nak_in(0);
   81e8a:	2210      	movs	r2, #16
   81e8c:	4ba6      	ldr	r3, [pc, #664]	; (82128 <UOTGHS_Handler+0x5ac>)
   81e8e:	601a      	str	r2, [r3, #0]
}


static void udd_ctrl_underflow(void)
{
	if (Is_udd_out_received(0))
   81e90:	3b30      	subs	r3, #48	; 0x30
   81e92:	681b      	ldr	r3, [r3, #0]
   81e94:	f013 0f02 	tst.w	r3, #2
   81e98:	f040 8141 	bne.w	8211e <UOTGHS_Handler+0x5a2>
		return; // Underflow ignored if OUT data is received

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
   81e9c:	4ba3      	ldr	r3, [pc, #652]	; (8212c <UOTGHS_Handler+0x5b0>)
   81e9e:	781b      	ldrb	r3, [r3, #0]
   81ea0:	2b01      	cmp	r3, #1
   81ea2:	d103      	bne.n	81eac <UOTGHS_Handler+0x330>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
   81ea4:	4ba3      	ldr	r3, [pc, #652]	; (82134 <UOTGHS_Handler+0x5b8>)
   81ea6:	4798      	blx	r3
   81ea8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
   81eac:	2b04      	cmp	r3, #4
   81eae:	f040 8136 	bne.w	8211e <UOTGHS_Handler+0x5a2>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data
		udd_enable_stall_handshake(0);
   81eb2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   81eb6:	4b9e      	ldr	r3, [pc, #632]	; (82130 <UOTGHS_Handler+0x5b4>)
   81eb8:	601a      	str	r2, [r3, #0]
   81eba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81ebe:	b2da      	uxtb	r2, r3
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];
   81ec0:	469c      	mov	ip, r3
   81ec2:	46a2      	mov	sl, r4

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   81ec4:	692f      	ldr	r7, [r5, #16]
   81ec6:	1e5e      	subs	r6, r3, #1
   81ec8:	fa08 f606 	lsl.w	r6, r8, r6
   81ecc:	423e      	tst	r6, r7
   81ece:	d018      	beq.n	81f02 <UOTGHS_Handler+0x386>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
   81ed0:	686f      	ldr	r7, [r5, #4]
   81ed2:	423e      	tst	r6, r7
   81ed4:	d015      	beq.n	81f02 <UOTGHS_Handler+0x386>
			uint32_t nb_remaining;
			if (udd_endpoint_dma_get_status(ep)
   81ed6:	4b98      	ldr	r3, [pc, #608]	; (82138 <UOTGHS_Handler+0x5bc>)
   81ed8:	eb03 1302 	add.w	r3, r3, r2, lsl #4
   81edc:	68d9      	ldr	r1, [r3, #12]
   81ede:	f011 0f01 	tst.w	r1, #1
   81ee2:	f040 811c 	bne.w	8211e <UOTGHS_Handler+0x5a2>
					& UOTGHS_DEVDMASTATUS_CHANN_ENB) {
				return true; // Ignore EOT_STA interrupt
			}
			dbg_print("dma%x: ", ep);
			udd_disable_endpoint_dma_interrupt(ep);
   81ee6:	4995      	ldr	r1, [pc, #596]	; (8213c <UOTGHS_Handler+0x5c0>)
   81ee8:	614e      	str	r6, [r1, #20]
			// Save number of data no transfered
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
   81eea:	68db      	ldr	r3, [r3, #12]
					UOTGHS_DEVDMASTATUS_BUFF_COUNT_Msk)
					>> UOTGHS_DEVDMASTATUS_BUFF_COUNT_Pos;
			if (nb_remaining) {
   81eec:	0c1b      	lsrs	r3, r3, #16
   81eee:	d003      	beq.n	81ef8 <UOTGHS_Handler+0x37c>
				// Transfer no complete (short packet or ZLP) then:
				// Update number of data transfered
				ptr_job->buf_cnt -= nb_remaining;
   81ef0:	68e1      	ldr	r1, [r4, #12]
   81ef2:	1acb      	subs	r3, r1, r3
   81ef4:	60e3      	str	r3, [r4, #12]
				// Set transfer complete to stop the transfer
				ptr_job->buf_size = ptr_job->buf_cnt;
   81ef6:	60a3      	str	r3, [r4, #8]
			}
			udd_ep_trans_done(ep);
   81ef8:	4610      	mov	r0, r2
   81efa:	4b91      	ldr	r3, [pc, #580]	; (82140 <UOTGHS_Handler+0x5c4>)
   81efc:	4798      	blx	r3
   81efe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   81f02:	692e      	ldr	r6, [r5, #16]
   81f04:	fa09 fc0c 	lsl.w	ip, r9, ip
   81f08:	ea1c 0f06 	tst.w	ip, r6
   81f0c:	d046      	beq.n	81f9c <UOTGHS_Handler+0x420>
   81f0e:	ea4f 0b83 	mov.w	fp, r3, lsl #2
   81f12:	f101 0790 	add.w	r7, r1, #144	; 0x90
			dbg_print("bg%x: ", ep);
			if (Is_udd_in_send_interrupt_enabled(ep)
   81f16:	f8d1 6090 	ldr.w	r6, [r1, #144]	; 0x90
   81f1a:	f016 0f01 	tst.w	r6, #1
   81f1e:	d014      	beq.n	81f4a <UOTGHS_Handler+0x3ce>
					&& Is_udd_in_send(ep)) {
   81f20:	680e      	ldr	r6, [r1, #0]
   81f22:	f016 0f01 	tst.w	r6, #1
   81f26:	d010      	beq.n	81f4a <UOTGHS_Handler+0x3ce>
				dbg_print("I ");
				udd_disable_in_send_interrupt(ep);
   81f28:	4b86      	ldr	r3, [pc, #536]	; (82144 <UOTGHS_Handler+0x5c8>)
   81f2a:	2101      	movs	r1, #1
   81f2c:	f84b 1003 	str.w	r1, [fp, r3]
				// One bank is free then send a ZLP
				udd_ack_in_send(ep);
   81f30:	487d      	ldr	r0, [pc, #500]	; (82128 <UOTGHS_Handler+0x5ac>)
   81f32:	f84b 1000 	str.w	r1, [fp, r0]
				udd_ack_fifocon(ep);
   81f36:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   81f3a:	f84b 1003 	str.w	r1, [fp, r3]
				udd_ep_finish_job(ptr_job, false, ep);
   81f3e:	4650      	mov	r0, sl
   81f40:	2100      	movs	r1, #0
   81f42:	4b81      	ldr	r3, [pc, #516]	; (82148 <UOTGHS_Handler+0x5cc>)
   81f44:	4798      	blx	r3
   81f46:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep)
   81f4a:	683a      	ldr	r2, [r7, #0]
   81f4c:	f412 5f80 	tst.w	r2, #4096	; 0x1000
   81f50:	d024      	beq.n	81f9c <UOTGHS_Handler+0x420>
					&& (0 == udd_nb_busy_bank(ep))) {
   81f52:	680a      	ldr	r2, [r1, #0]
   81f54:	f412 5f40 	tst.w	r2, #12288	; 0x3000
   81f58:	d120      	bne.n	81f9c <UOTGHS_Handler+0x420>
				dbg_print("EoT ");
				// End of background transfer on IN endpoint
				udd_disable_bank_interrupt(ep);
   81f5a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   81f5e:	4b79      	ldr	r3, [pc, #484]	; (82144 <UOTGHS_Handler+0x5c8>)
   81f60:	f84b 2003 	str.w	r2, [fp, r3]
				udd_disable_endpoint_interrupt(ep);
   81f64:	f5a3 7308 	sub.w	r3, r3, #544	; 0x220
   81f68:	f8c3 c014 	str.w	ip, [r3, #20]

				Assert(ptr_job->stall_requested);
				// A stall has been requested during backgound transfer
				ptr_job->stall_requested = false;
   81f6c:	f89a 3014 	ldrb.w	r3, [sl, #20]
   81f70:	f36f 0382 	bfc	r3, #2, #1
   81f74:	f88a 3014 	strb.w	r3, [sl, #20]
				udd_disable_endpoint_bank_autoswitch(ep);
   81f78:	4b74      	ldr	r3, [pc, #464]	; (8214c <UOTGHS_Handler+0x5d0>)
   81f7a:	f85b 2003 	ldr.w	r2, [fp, r3]
   81f7e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
   81f82:	f84b 2003 	str.w	r2, [fp, r3]
				udd_enable_stall_handshake(ep);
   81f86:	33f0      	adds	r3, #240	; 0xf0
   81f88:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   81f8c:	f84b 2003 	str.w	r2, [fp, r3]
				udd_reset_data_toggle(ep);
   81f90:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   81f94:	f84b 2003 	str.w	r2, [fp, r3]
   81f98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81f9c:	3301      	adds	r3, #1
   81f9e:	3418      	adds	r4, #24
   81fa0:	3104      	adds	r1, #4
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
   81fa2:	2b04      	cmp	r3, #4
   81fa4:	d18b      	bne.n	81ebe <UOTGHS_Handler+0x342>
   81fa6:	e0b4      	b.n	82112 <UOTGHS_Handler+0x596>
	}
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
		udd_ack_reset();
   81fa8:	2208      	movs	r2, #8
   81faa:	4b64      	ldr	r3, [pc, #400]	; (8213c <UOTGHS_Handler+0x5c0>)
   81fac:	609a      	str	r2, [r3, #8]
   81fae:	4605      	mov	r5, r0
static void udd_ep_job_table_kill(void)
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   81fb0:	2400      	movs	r4, #0
		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
   81fb2:	2701      	movs	r7, #1
   81fb4:	4e64      	ldr	r6, [pc, #400]	; (82148 <UOTGHS_Handler+0x5cc>)
   81fb6:	3401      	adds	r4, #1
   81fb8:	b2e4      	uxtb	r4, r4
   81fba:	4628      	mov	r0, r5
   81fbc:	4639      	mov	r1, r7
   81fbe:	4622      	mov	r2, r4
   81fc0:	47b0      	blx	r6
   81fc2:	3518      	adds	r5, #24
static void udd_ep_job_table_kill(void)
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
   81fc4:	2c03      	cmp	r4, #3
   81fc6:	d1f6      	bne.n	81fb6 <UOTGHS_Handler+0x43a>
		// Abort all jobs on-going
#if (USB_DEVICE_MAX_EP != 0)
		udd_ep_job_table_kill();
#endif
		// Reset USB Device Stack Core
		udc_reset();
   81fc8:	4b61      	ldr	r3, [pc, #388]	; (82150 <UOTGHS_Handler+0x5d4>)
   81fca:	4798      	blx	r3
static void udd_reset_ep_ctrl(void)
{
	irqflags_t flags;

	// Reset USB address to 0
	udd_configure_address(0);
   81fcc:	4b5b      	ldr	r3, [pc, #364]	; (8213c <UOTGHS_Handler+0x5c0>)
   81fce:	681a      	ldr	r2, [r3, #0]
   81fd0:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   81fd4:	601a      	str	r2, [r3, #0]
	udd_enable_address();
   81fd6:	681a      	ldr	r2, [r3, #0]
   81fd8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   81fdc:	601a      	str	r2, [r3, #0]

	// Alloc and configure control endpoint
	udd_configure_endpoint(0,
   81fde:	4a5b      	ldr	r2, [pc, #364]	; (8214c <UOTGHS_Handler+0x5d0>)
   81fe0:	6811      	ldr	r1, [r2, #0]
   81fe2:	f421 51cb 	bic.w	r1, r1, #6496	; 0x1960
   81fe6:	f021 011c 	bic.w	r1, r1, #28
   81fea:	f041 0130 	orr.w	r1, r1, #48	; 0x30
   81fee:	6011      	str	r1, [r2, #0]
		USB_EP_TYPE_CONTROL,
		0,
		USB_DEVICE_EP_CTRL_SIZE,
		UOTGHS_DEVEPTCFG_EPBK_1_BANK);

	udd_allocate_memory(0);
   81ff0:	6811      	ldr	r1, [r2, #0]
   81ff2:	f041 0102 	orr.w	r1, r1, #2
   81ff6:	6011      	str	r1, [r2, #0]
	udd_enable_endpoint(0);
   81ff8:	69da      	ldr	r2, [r3, #28]
   81ffa:	f042 0201 	orr.w	r2, r2, #1
   81ffe:	61da      	str	r2, [r3, #28]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   82000:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   82004:	b672      	cpsid	i
   82006:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
   8200a:	2000      	movs	r0, #0
   8200c:	4a51      	ldr	r2, [pc, #324]	; (82154 <UOTGHS_Handler+0x5d8>)
   8200e:	7010      	strb	r0, [r2, #0]
	flags = cpu_irq_save();
	udd_enable_setup_received_interrupt(0);
   82010:	4a47      	ldr	r2, [pc, #284]	; (82130 <UOTGHS_Handler+0x5b4>)
   82012:	2004      	movs	r0, #4
   82014:	6010      	str	r0, [r2, #0]
	udd_enable_out_received_interrupt(0);
   82016:	2002      	movs	r0, #2
   82018:	6010      	str	r0, [r2, #0]
	udd_enable_endpoint_interrupt(0);
   8201a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   8201e:	619a      	str	r2, [r3, #24]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   82020:	b929      	cbnz	r1, 8202e <UOTGHS_Handler+0x4b2>
		cpu_irq_enable();
   82022:	2201      	movs	r2, #1
   82024:	4b4b      	ldr	r3, [pc, #300]	; (82154 <UOTGHS_Handler+0x5d8>)
   82026:	701a      	strb	r2, [r3, #0]
   82028:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   8202c:	b662      	cpsie	i
		// Reset USB Device Stack Core
		udc_reset();
		// Reset endpoint control
		udd_reset_ep_ctrl();
		// Reset endpoint control management
		udd_ctrl_init();
   8202e:	4b4a      	ldr	r3, [pc, #296]	; (82158 <UOTGHS_Handler+0x5dc>)
   82030:	4798      	blx	r3
		goto udd_interrupt_end;
   82032:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
   82036:	4b41      	ldr	r3, [pc, #260]	; (8213c <UOTGHS_Handler+0x5c0>)
   82038:	691b      	ldr	r3, [r3, #16]
   8203a:	f013 0f01 	tst.w	r3, #1
   8203e:	d01a      	beq.n	82076 <UOTGHS_Handler+0x4fa>
   82040:	4b3e      	ldr	r3, [pc, #248]	; (8213c <UOTGHS_Handler+0x5c0>)
   82042:	685b      	ldr	r3, [r3, #4]
   82044:	f013 0f01 	tst.w	r3, #1
   82048:	d015      	beq.n	82076 <UOTGHS_Handler+0x4fa>
		otg_unfreeze_clock();
   8204a:	4b3c      	ldr	r3, [pc, #240]	; (8213c <UOTGHS_Handler+0x5c0>)
   8204c:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   82050:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
   82054:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
		// The suspend interrupt is automatic acked when a wakeup occur
		udd_disable_suspend_interrupt();
   82058:	2201      	movs	r2, #1
   8205a:	615a      	str	r2, [r3, #20]
		udd_enable_wake_up_interrupt();
   8205c:	2210      	movs	r2, #16
   8205e:	619a      	str	r2, [r3, #24]
		otg_freeze_clock(); // Mandatory to exit of sleep mode after a wakeup event
   82060:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   82064:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   82068:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
		udd_sleep_mode(false);  // Enter in SUSPEND mode
   8206c:	2000      	movs	r0, #0
   8206e:	4b3b      	ldr	r3, [pc, #236]	; (8215c <UOTGHS_Handler+0x5e0>)
   82070:	4798      	blx	r3
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_end;
   82072:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	}

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
   82076:	4b31      	ldr	r3, [pc, #196]	; (8213c <UOTGHS_Handler+0x5c0>)
   82078:	691b      	ldr	r3, [r3, #16]
   8207a:	f013 0f10 	tst.w	r3, #16
   8207e:	d01e      	beq.n	820be <UOTGHS_Handler+0x542>
   82080:	4b2e      	ldr	r3, [pc, #184]	; (8213c <UOTGHS_Handler+0x5c0>)
   82082:	685b      	ldr	r3, [r3, #4]
   82084:	f013 0f10 	tst.w	r3, #16
   82088:	d019      	beq.n	820be <UOTGHS_Handler+0x542>
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
   8208a:	4b2c      	ldr	r3, [pc, #176]	; (8213c <UOTGHS_Handler+0x5c0>)
   8208c:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   82090:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
   82094:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
		// Check USB clock ready after suspend and eventually sleep USB clock
		while (!Is_otg_clock_usable()) {
   82098:	e003      	b.n	820a2 <UOTGHS_Handler+0x526>
			if (Is_udd_suspend()) {
   8209a:	685a      	ldr	r2, [r3, #4]
   8209c:	f012 0f01 	tst.w	r2, #1
   820a0:	d104      	bne.n	820ac <UOTGHS_Handler+0x530>

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
		// Check USB clock ready after suspend and eventually sleep USB clock
		while (!Is_otg_clock_usable()) {
   820a2:	f8d3 2804 	ldr.w	r2, [r3, #2052]	; 0x804
   820a6:	f412 4f80 	tst.w	r2, #16384	; 0x4000
   820aa:	d0f6      	beq.n	8209a <UOTGHS_Handler+0x51e>
			if (Is_udd_suspend()) {
				break; // In case of USB state change in HS
			}
		};
		// The wakeup interrupt is automatic acked when a suspend occur
		udd_disable_wake_up_interrupt();
   820ac:	4b23      	ldr	r3, [pc, #140]	; (8213c <UOTGHS_Handler+0x5c0>)
   820ae:	2210      	movs	r2, #16
   820b0:	615a      	str	r2, [r3, #20]
		udd_enable_suspend_interrupt();
   820b2:	2001      	movs	r0, #1
   820b4:	6198      	str	r0, [r3, #24]
		udd_sleep_mode(true); // Enter in IDLE mode
   820b6:	4b29      	ldr	r3, [pc, #164]	; (8215c <UOTGHS_Handler+0x5e0>)
   820b8:	4798      	blx	r3
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
#endif
		goto udd_interrupt_end;
   820ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	}

	if (Is_otg_vbus_transition()) {
   820be:	4b1f      	ldr	r3, [pc, #124]	; (8213c <UOTGHS_Handler+0x5c0>)
   820c0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
   820c4:	f013 0f02 	tst.w	r3, #2
   820c8:	d029      	beq.n	8211e <UOTGHS_Handler+0x5a2>
		dbg_print("VBus ");
		// Ack Vbus transition and send status to high level
		otg_unfreeze_clock();
   820ca:	4b1c      	ldr	r3, [pc, #112]	; (8213c <UOTGHS_Handler+0x5c0>)
   820cc:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   820d0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
   820d4:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
		otg_ack_vbus_transition();
   820d8:	2202      	movs	r2, #2
   820da:	f8c3 2808 	str.w	r2, [r3, #2056]	; 0x808
		otg_freeze_clock();
   820de:	f8d3 2800 	ldr.w	r2, [r3, #2048]	; 0x800
   820e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   820e6:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
#ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
		if (Is_otg_vbus_high()) {
   820ea:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
   820ee:	f413 6f00 	tst.w	r3, #2048	; 0x800
			udd_attach();
   820f2:	bf14      	ite	ne
   820f4:	4b1a      	ldrne	r3, [pc, #104]	; (82160 <UOTGHS_Handler+0x5e4>)
		} else {
			udd_detach();
   820f6:	4b1b      	ldreq	r3, [pc, #108]	; (82164 <UOTGHS_Handler+0x5e8>)
   820f8:	4798      	blx	r3
   820fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   820fe:	481a      	ldr	r0, [pc, #104]	; (82168 <UOTGHS_Handler+0x5ec>)
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_buf_cnt;
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_buf_cnt += nb_data;
   82100:	4604      	mov	r4, r0
   82102:	491a      	ldr	r1, [pc, #104]	; (8216c <UOTGHS_Handler+0x5f0>)
   82104:	2301      	movs	r3, #1
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

#ifdef UDD_EP_DMA_SUPPORTED
		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
   82106:	4d0d      	ldr	r5, [pc, #52]	; (8213c <UOTGHS_Handler+0x5c0>)
   82108:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
				return true;
			}
		}
#endif // UDD_EP_FIFO_SUPPORTED
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
   8210c:	f44f 5980 	mov.w	r9, #4096	; 0x1000
   82110:	e6d5      	b.n	81ebe <UOTGHS_Handler+0x342>
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
	}
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
   82112:	4b0a      	ldr	r3, [pc, #40]	; (8213c <UOTGHS_Handler+0x5c0>)
   82114:	685b      	ldr	r3, [r3, #4]
   82116:	f013 0f08 	tst.w	r3, #8
   8211a:	d08c      	beq.n	82036 <UOTGHS_Handler+0x4ba>
   8211c:	e744      	b.n	81fa8 <UOTGHS_Handler+0x42c>
   8211e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82122:	bf00      	nop
   82124:	400ac130 	.word	0x400ac130
   82128:	400ac160 	.word	0x400ac160
   8212c:	20070c94 	.word	0x20070c94
   82130:	400ac1f0 	.word	0x400ac1f0
   82134:	000816f1 	.word	0x000816f1
   82138:	400ac300 	.word	0x400ac300
   8213c:	400ac000 	.word	0x400ac000
   82140:	000818dd 	.word	0x000818dd
   82144:	400ac220 	.word	0x400ac220
   82148:	000818a9 	.word	0x000818a9
   8214c:	400ac100 	.word	0x400ac100
   82150:	00080c5d 	.word	0x00080c5d
   82154:	200701d8 	.word	0x200701d8
   82158:	0008168d 	.word	0x0008168d
   8215c:	00081a41 	.word	0x00081a41
   82160:	00081ac9 	.word	0x00081ac9
   82164:	00081b49 	.word	0x00081b49
   82168:	20070c48 	.word	0x20070c48
   8216c:	400ac134 	.word	0x400ac134

00082170 <udd_is_high_speed>:
#ifdef USB_DEVICE_HS_SUPPORT
	return !Is_udd_full_speed_mode();
#else
	return false;
#endif
}
   82170:	2000      	movs	r0, #0
   82172:	4770      	bx	lr

00082174 <udd_set_address>:


void udd_set_address(uint8_t address)
{
	udd_disable_address();
   82174:	4b08      	ldr	r3, [pc, #32]	; (82198 <udd_set_address+0x24>)
   82176:	681a      	ldr	r2, [r3, #0]
   82178:	f022 0280 	bic.w	r2, r2, #128	; 0x80
   8217c:	601a      	str	r2, [r3, #0]
	udd_configure_address(address);
   8217e:	681a      	ldr	r2, [r3, #0]
   82180:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   82184:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   82188:	4302      	orrs	r2, r0
   8218a:	601a      	str	r2, [r3, #0]
	udd_enable_address();
   8218c:	681a      	ldr	r2, [r3, #0]
   8218e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   82192:	601a      	str	r2, [r3, #0]
   82194:	4770      	bx	lr
   82196:	bf00      	nop
   82198:	400ac000 	.word	0x400ac000

0008219c <udd_getaddress>:
}


uint8_t udd_getaddress(void)
{
	return udd_get_configured_address();
   8219c:	4b02      	ldr	r3, [pc, #8]	; (821a8 <udd_getaddress+0xc>)
   8219e:	6818      	ldr	r0, [r3, #0]
}
   821a0:	f000 007f 	and.w	r0, r0, #127	; 0x7f
   821a4:	4770      	bx	lr
   821a6:	bf00      	nop
   821a8:	400ac000 	.word	0x400ac000

000821ac <udd_get_frame_number>:


uint16_t udd_get_frame_number(void)
{
	return udd_frame_number();
   821ac:	4b02      	ldr	r3, [pc, #8]	; (821b8 <udd_get_frame_number+0xc>)
   821ae:	6a18      	ldr	r0, [r3, #32]
}
   821b0:	f3c0 00ca 	ubfx	r0, r0, #3, #11
   821b4:	4770      	bx	lr
   821b6:	bf00      	nop
   821b8:	400ac000 	.word	0x400ac000

000821bc <udd_get_micro_frame_number>:

uint16_t udd_get_micro_frame_number(void)
{
	return udd_micro_frame_number();
   821bc:	4b02      	ldr	r3, [pc, #8]	; (821c8 <udd_get_micro_frame_number+0xc>)
   821be:	6a18      	ldr	r0, [r3, #32]
}
   821c0:	f3c0 000d 	ubfx	r0, r0, #0, #14
   821c4:	4770      	bx	lr
   821c6:	bf00      	nop
   821c8:	400ac000 	.word	0x400ac000

000821cc <udd_set_setup_payload>:
}


void udd_set_setup_payload(uint8_t *payload, uint16_t payload_size)
{
	udd_g_ctrlreq.payload = payload;
   821cc:	4b01      	ldr	r3, [pc, #4]	; (821d4 <udd_set_setup_payload+0x8>)
   821ce:	6098      	str	r0, [r3, #8]
	udd_g_ctrlreq.payload_size = payload_size;
   821d0:	8199      	strh	r1, [r3, #12]
   821d2:	4770      	bx	lr
   821d4:	20070d84 	.word	0x20070d84

000821d8 <udd_ep_free>:
	return true;
}


void udd_ep_free(udd_ep_id_t ep)
{
   821d8:	b570      	push	{r4, r5, r6, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   821da:	f000 020f 	and.w	r2, r0, #15
	if (USB_DEVICE_MAX_EP < ep_index) {
   821de:	2a03      	cmp	r2, #3
   821e0:	d81f      	bhi.n	82222 <udd_ep_free+0x4a>
		return;
	}
	udd_disable_endpoint(ep_index);
   821e2:	4b10      	ldr	r3, [pc, #64]	; (82224 <udd_ep_free+0x4c>)
   821e4:	69d8      	ldr	r0, [r3, #28]
   821e6:	2101      	movs	r1, #1
   821e8:	fa01 f402 	lsl.w	r4, r1, r2
   821ec:	ea20 0004 	bic.w	r0, r0, r4
   821f0:	61d8      	str	r0, [r3, #28]
	udd_unallocate_memory(ep_index);
   821f2:	f503 7380 	add.w	r3, r3, #256	; 0x100
   821f6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   821fa:	f020 0002 	bic.w	r0, r0, #2
   821fe:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
static void udd_ep_abort_job(udd_ep_id_t ep)
{
	ep &= USB_EP_ADDR_MASK;

	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
   82202:	1e54      	subs	r4, r2, #1
   82204:	4d08      	ldr	r5, [pc, #32]	; (82228 <udd_ep_free+0x50>)
   82206:	fa04 f601 	lsl.w	r6, r4, r1
   8220a:	1930      	adds	r0, r6, r4
   8220c:	eb05 00c0 	add.w	r0, r5, r0, lsl #3
   82210:	4b06      	ldr	r3, [pc, #24]	; (8222c <udd_ep_free+0x54>)
   82212:	4798      	blx	r3
		return;
	}
	udd_disable_endpoint(ep_index);
	udd_unallocate_memory(ep_index);
	udd_ep_abort_job(ep);
	udd_ep_job[ep_index - 1].stall_requested = false;
   82214:	4434      	add	r4, r6
   82216:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
   8221a:	7d2b      	ldrb	r3, [r5, #20]
   8221c:	f36f 0382 	bfc	r3, #2, #1
   82220:	752b      	strb	r3, [r5, #20]
   82222:	bd70      	pop	{r4, r5, r6, pc}
   82224:	400ac000 	.word	0x400ac000
   82228:	20070c48 	.word	0x20070c48
   8222c:	000818a9 	.word	0x000818a9

00082230 <udd_ep_is_halted>:


bool udd_ep_is_halted(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	return Is_udd_endpoint_stall_requested(ep_index);
   82230:	f000 000f 	and.w	r0, r0, #15
   82234:	4b02      	ldr	r3, [pc, #8]	; (82240 <udd_ep_is_halted+0x10>)
   82236:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
}
   8223a:	f3c0 40c0 	ubfx	r0, r0, #19, #1
   8223e:	4770      	bx	lr
   82240:	400ac1c0 	.word	0x400ac1c0

00082244 <udd_ep_set_halt>:


bool udd_ep_set_halt(udd_ep_id_t ep)
{
   82244:	b430      	push	{r4, r5}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   82246:	f000 030f 	and.w	r3, r0, #15
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	irqflags_t flags;

	if (USB_DEVICE_MAX_EP < ep_index) {
   8224a:	2b03      	cmp	r3, #3
   8224c:	d854      	bhi.n	822f8 <udd_ep_set_halt+0xb4>
		return false;
	}

	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
   8224e:	4a31      	ldr	r2, [pc, #196]	; (82314 <udd_ep_set_halt+0xd0>)
   82250:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
   82254:	f412 2f00 	tst.w	r2, #524288	; 0x80000
   82258:	d150      	bne.n	822fc <udd_ep_set_halt+0xb8>


bool udd_ep_set_halt(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
   8225a:	1e5a      	subs	r2, r3, #1
   8225c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
   82260:	492d      	ldr	r1, [pc, #180]	; (82318 <udd_ep_set_halt+0xd4>)
   82262:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
	}

	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
			|| ptr_job->stall_requested) { // Endpoint stall is requested
   82266:	7d11      	ldrb	r1, [r2, #20]
   82268:	f011 0f04 	tst.w	r1, #4
   8226c:	d148      	bne.n	82300 <udd_ep_set_halt+0xbc>
		return true; // Already STALL
	}

	if (ptr_job->busy == true) {
   8226e:	f011 0f01 	tst.w	r1, #1
   82272:	d147      	bne.n	82304 <udd_ep_set_halt+0xc0>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   82274:	f3ef 8110 	mrs	r1, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   82278:	f1d1 0101 	rsbs	r1, r1, #1
   8227c:	bf38      	it	cc
   8227e:	2100      	movcc	r1, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   82280:	b672      	cpsid	i
   82282:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   82286:	2500      	movs	r5, #0
   82288:	4c24      	ldr	r4, [pc, #144]	; (8231c <udd_ep_set_halt+0xd8>)
   8228a:	7025      	strb	r5, [r4, #0]
		return false; // Job on going, stall impossible
	}

	flags = cpu_irq_save();
	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(ep_index))) {
   8228c:	f010 0f80 	tst.w	r0, #128	; 0x80
   82290:	d01a      	beq.n	822c8 <udd_ep_set_halt+0x84>
   82292:	4823      	ldr	r0, [pc, #140]	; (82320 <udd_ep_set_halt+0xdc>)
   82294:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
   82298:	f410 5f40 	tst.w	r0, #12288	; 0x3000
   8229c:	d014      	beq.n	822c8 <udd_ep_set_halt+0x84>
		// Delay the stall after the end of IN transfer on USB line
		ptr_job->stall_requested = true;
   8229e:	7d10      	ldrb	r0, [r2, #20]
   822a0:	f040 0004 	orr.w	r0, r0, #4
   822a4:	7510      	strb	r0, [r2, #20]
#ifdef UDD_EP_FIFO_SUPPORTED
		udd_disable_in_send_interrupt(ep_index);
		udd_enable_endpoint_bank_autoswitch(ep_index);
#endif
		udd_enable_bank_interrupt(ep_index);
   822a6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   822aa:	481e      	ldr	r0, [pc, #120]	; (82324 <udd_ep_set_halt+0xe0>)
   822ac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		udd_enable_endpoint_interrupt(ep_index);
   822b0:	fa02 f303 	lsl.w	r3, r2, r3
   822b4:	f5a0 70f8 	sub.w	r0, r0, #496	; 0x1f0
   822b8:	6183      	str	r3, [r0, #24]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   822ba:	b329      	cbz	r1, 82308 <udd_ep_set_halt+0xc4>
		cpu_irq_enable();
   822bc:	2001      	movs	r0, #1
   822be:	7020      	strb	r0, [r4, #0]
   822c0:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   822c4:	b662      	cpsie	i
   822c6:	e022      	b.n	8230e <udd_ep_set_halt+0xca>
		cpu_irq_restore(flags);
		return true;
	}
	// Stall endpoint immediately
	udd_disable_endpoint_bank_autoswitch(ep_index);
   822c8:	4a17      	ldr	r2, [pc, #92]	; (82328 <udd_ep_set_halt+0xe4>)
   822ca:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
   822ce:	f420 7000 	bic.w	r0, r0, #512	; 0x200
   822d2:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	udd_ack_stall(ep_index);
   822d6:	2040      	movs	r0, #64	; 0x40
   822d8:	3260      	adds	r2, #96	; 0x60
   822da:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	udd_enable_stall_handshake(ep_index);
   822de:	f44f 2000 	mov.w	r0, #524288	; 0x80000
   822e2:	3290      	adds	r2, #144	; 0x90
   822e4:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   822e8:	b181      	cbz	r1, 8230c <udd_ep_set_halt+0xc8>
		cpu_irq_enable();
   822ea:	2001      	movs	r0, #1
   822ec:	4b0b      	ldr	r3, [pc, #44]	; (8231c <udd_ep_set_halt+0xd8>)
   822ee:	7018      	strb	r0, [r3, #0]
   822f0:	f3bf 8f5f 	dmb	sy
   822f4:	b662      	cpsie	i
   822f6:	e00a      	b.n	8230e <udd_ep_set_halt+0xca>
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	irqflags_t flags;

	if (USB_DEVICE_MAX_EP < ep_index) {
		return false;
   822f8:	2000      	movs	r0, #0
   822fa:	e008      	b.n	8230e <udd_ep_set_halt+0xca>
	}

	if (Is_udd_endpoint_stall_requested(ep_index) // Endpoint stalled
			|| ptr_job->stall_requested) { // Endpoint stall is requested
		return true; // Already STALL
   822fc:	2001      	movs	r0, #1
   822fe:	e006      	b.n	8230e <udd_ep_set_halt+0xca>
   82300:	2001      	movs	r0, #1
   82302:	e004      	b.n	8230e <udd_ep_set_halt+0xca>
	}

	if (ptr_job->busy == true) {
		return false; // Job on going, stall impossible
   82304:	2000      	movs	r0, #0
   82306:	e002      	b.n	8230e <udd_ep_set_halt+0xca>
		udd_enable_endpoint_bank_autoswitch(ep_index);
#endif
		udd_enable_bank_interrupt(ep_index);
		udd_enable_endpoint_interrupt(ep_index);
		cpu_irq_restore(flags);
		return true;
   82308:	2001      	movs	r0, #1
   8230a:	e000      	b.n	8230e <udd_ep_set_halt+0xca>
	// Stall endpoint immediately
	udd_disable_endpoint_bank_autoswitch(ep_index);
	udd_ack_stall(ep_index);
	udd_enable_stall_handshake(ep_index);
	cpu_irq_restore(flags);
	return true;
   8230c:	2001      	movs	r0, #1
}
   8230e:	bc30      	pop	{r4, r5}
   82310:	4770      	bx	lr
   82312:	bf00      	nop
   82314:	400ac1c0 	.word	0x400ac1c0
   82318:	20070c48 	.word	0x20070c48
   8231c:	200701d8 	.word	0x200701d8
   82320:	400ac130 	.word	0x400ac130
   82324:	400ac1f0 	.word	0x400ac1f0
   82328:	400ac100 	.word	0x400ac100

0008232c <udd_ep_clear_halt>:


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
   8232c:	b538      	push	{r3, r4, r5, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   8232e:	f000 000f 	and.w	r0, r0, #15
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	bool b_stall_cleared = false;

	if (USB_DEVICE_MAX_EP < ep_index)
   82332:	2803      	cmp	r0, #3
   82334:	d840      	bhi.n	823b8 <udd_ep_clear_halt+0x8c>


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
   82336:	4927      	ldr	r1, [pc, #156]	; (823d4 <udd_ep_clear_halt+0xa8>)
   82338:	1e43      	subs	r3, r0, #1
   8233a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
   8233e:	00dc      	lsls	r4, r3, #3
   82340:	190b      	adds	r3, r1, r4
	bool b_stall_cleared = false;

	if (USB_DEVICE_MAX_EP < ep_index)
		return false;

	if (ptr_job->stall_requested) {
   82342:	7d1a      	ldrb	r2, [r3, #20]
   82344:	f012 0f04 	tst.w	r2, #4
   82348:	d03a      	beq.n	823c0 <udd_ep_clear_halt+0x94>
		// Endpoint stall has been requested but not done
		// Remove stall request
		ptr_job->stall_requested = false;
   8234a:	7d1a      	ldrb	r2, [r3, #20]
   8234c:	f36f 0282 	bfc	r2, #2, #1
   82350:	751a      	strb	r2, [r3, #20]
		udd_disable_bank_interrupt(ep_index);
   82352:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   82356:	4d20      	ldr	r5, [pc, #128]	; (823d8 <udd_ep_clear_halt+0xac>)
   82358:	f845 2020 	str.w	r2, [r5, r0, lsl #2]
		udd_disable_endpoint_interrupt(ep_index);
   8235c:	4082      	lsls	r2, r0
   8235e:	f5a5 7508 	sub.w	r5, r5, #544	; 0x220
   82362:	616a      	str	r2, [r5, #20]
		b_stall_cleared = true;
	}
	if (Is_udd_endpoint_stall_requested(ep_index)) {
   82364:	0082      	lsls	r2, r0, #2
   82366:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
   8236a:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
   8236e:	f410 2f00 	tst.w	r0, #524288	; 0x80000
   82372:	d015      	beq.n	823a0 <udd_ep_clear_halt+0x74>
		if (Is_udd_stall(ep_index)) {
   82374:	4819      	ldr	r0, [pc, #100]	; (823dc <udd_ep_clear_halt+0xb0>)
   82376:	5810      	ldr	r0, [r2, r0]
   82378:	f010 0f40 	tst.w	r0, #64	; 0x40
   8237c:	d006      	beq.n	8238c <udd_ep_clear_halt+0x60>
			udd_ack_stall(ep_index);
   8237e:	2540      	movs	r5, #64	; 0x40
   82380:	4817      	ldr	r0, [pc, #92]	; (823e0 <udd_ep_clear_halt+0xb4>)
   82382:	5015      	str	r5, [r2, r0]
			// A packet has been stalled
			// then reset datatoggle
			udd_reset_data_toggle(ep_index);
   82384:	f44f 2580 	mov.w	r5, #262144	; 0x40000
   82388:	3090      	adds	r0, #144	; 0x90
   8238a:	5015      	str	r5, [r2, r0]
		}
		// Disable stall
		udd_disable_stall_handshake(ep_index);
   8238c:	f44f 2500 	mov.w	r5, #524288	; 0x80000
   82390:	4811      	ldr	r0, [pc, #68]	; (823d8 <udd_ep_clear_halt+0xac>)
   82392:	5015      	str	r5, [r2, r0]
		udd_enable_endpoint_bank_autoswitch(ep_index);
   82394:	f5a0 7090 	sub.w	r0, r0, #288	; 0x120
   82398:	5815      	ldr	r5, [r2, r0]
   8239a:	f445 7500 	orr.w	r5, r5, #512	; 0x200
   8239e:	5015      	str	r5, [r2, r0]
		b_stall_cleared = true;
	}
	if (b_stall_cleared) {
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
   823a0:	7d1a      	ldrb	r2, [r3, #20]
   823a2:	f012 0f01 	tst.w	r2, #1
   823a6:	d009      	beq.n	823bc <udd_ep_clear_halt+0x90>
			ptr_job->busy = false;
   823a8:	7d1a      	ldrb	r2, [r3, #20]
   823aa:	f36f 0200 	bfc	r2, #0, #1
   823ae:	751a      	strb	r2, [r3, #20]
			ptr_job->call_nohalt();
   823b0:	590b      	ldr	r3, [r1, r4]
   823b2:	4798      	blx	r3
		}
	}
	return true;
   823b4:	2001      	movs	r0, #1
   823b6:	bd38      	pop	{r3, r4, r5, pc}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
	udd_ep_job_t *ptr_job = &udd_ep_job[ep_index - 1];
	bool b_stall_cleared = false;

	if (USB_DEVICE_MAX_EP < ep_index)
		return false;
   823b8:	2000      	movs	r0, #0
   823ba:	bd38      	pop	{r3, r4, r5, pc}
		if (ptr_job->busy == true) {
			ptr_job->busy = false;
			ptr_job->call_nohalt();
		}
	}
	return true;
   823bc:	2001      	movs	r0, #1
   823be:	bd38      	pop	{r3, r4, r5, pc}
		ptr_job->stall_requested = false;
		udd_disable_bank_interrupt(ep_index);
		udd_disable_endpoint_interrupt(ep_index);
		b_stall_cleared = true;
	}
	if (Is_udd_endpoint_stall_requested(ep_index)) {
   823c0:	0082      	lsls	r2, r0, #2
   823c2:	4d08      	ldr	r5, [pc, #32]	; (823e4 <udd_ep_clear_halt+0xb8>)
   823c4:	f855 0020 	ldr.w	r0, [r5, r0, lsl #2]
   823c8:	f410 2f00 	tst.w	r0, #524288	; 0x80000
   823cc:	d1d2      	bne.n	82374 <udd_ep_clear_halt+0x48>
		if (ptr_job->busy == true) {
			ptr_job->busy = false;
			ptr_job->call_nohalt();
		}
	}
	return true;
   823ce:	2001      	movs	r0, #1
}
   823d0:	bd38      	pop	{r3, r4, r5, pc}
   823d2:	bf00      	nop
   823d4:	20070c48 	.word	0x20070c48
   823d8:	400ac220 	.word	0x400ac220
   823dc:	400ac130 	.word	0x400ac130
   823e0:	400ac160 	.word	0x400ac160
   823e4:	400ac1c0 	.word	0x400ac1c0

000823e8 <udd_ep_run>:


bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
		uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
   823e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool b_dir_in = Is_udd_endpoint_in(ep & USB_EP_ADDR_MASK);
#endif
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
   823ec:	f000 000f 	and.w	r0, r0, #15
	if (USB_DEVICE_MAX_EP < ep) {
   823f0:	2803      	cmp	r0, #3
   823f2:	d85a      	bhi.n	824aa <udd_ep_run+0xc2>
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
   823f4:	4c34      	ldr	r4, [pc, #208]	; (824c8 <udd_ep_run+0xe0>)
   823f6:	69e4      	ldr	r4, [r4, #28]
   823f8:	2501      	movs	r5, #1
   823fa:	4085      	lsls	r5, r0
   823fc:	4225      	tst	r5, r4
   823fe:	d057      	beq.n	824b0 <udd_ep_run+0xc8>
			|| Is_udd_endpoint_stall_requested(ep)
   82400:	4c32      	ldr	r4, [pc, #200]	; (824cc <udd_ep_run+0xe4>)
   82402:	f854 4020 	ldr.w	r4, [r4, r0, lsl #2]
   82406:	f414 2f00 	tst.w	r4, #524288	; 0x80000
   8240a:	d154      	bne.n	824b6 <udd_ep_run+0xce>
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
   8240c:	4e30      	ldr	r6, [pc, #192]	; (824d0 <udd_ep_run+0xe8>)
   8240e:	1e44      	subs	r4, r0, #1
   82410:	eb04 0444 	add.w	r4, r4, r4, lsl #1
   82414:	00e5      	lsls	r5, r4, #3
   82416:	1974      	adds	r4, r6, r5

	if ((!Is_udd_endpoint_enabled(ep))
			|| Is_udd_endpoint_stall_requested(ep)
			|| ptr_job->stall_requested) {
   82418:	7d27      	ldrb	r7, [r4, #20]
   8241a:	f017 0f04 	tst.w	r7, #4
   8241e:	d14d      	bne.n	824bc <udd_ep_run+0xd4>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
   82420:	f3ef 8710 	mrs	r7, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
   82424:	f1d7 0801 	rsbs	r8, r7, #1
   82428:	bf38      	it	cc
   8242a:	f04f 0800 	movcc.w	r8, #0
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   8242e:	b672      	cpsid	i
   82430:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
   82434:	f04f 0c00 	mov.w	ip, #0
   82438:	4f26      	ldr	r7, [pc, #152]	; (824d4 <udd_ep_run+0xec>)
   8243a:	f887 c000 	strb.w	ip, [r7]
		return false; // Endpoint is halted
	}

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
   8243e:	7d27      	ldrb	r7, [r4, #20]
   82440:	f017 0f01 	tst.w	r7, #1
   82444:	d00b      	beq.n	8245e <udd_ep_run+0x76>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   82446:	f1b8 0f00 	cmp.w	r8, #0
   8244a:	d03a      	beq.n	824c2 <udd_ep_run+0xda>
		cpu_irq_enable();
   8244c:	2201      	movs	r2, #1
   8244e:	4b21      	ldr	r3, [pc, #132]	; (824d4 <udd_ep_run+0xec>)
   82450:	701a      	strb	r2, [r3, #0]
   82452:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   82456:	b662      	cpsie	i
		cpu_irq_restore(flags);
		return false; // Job already on going
   82458:	4660      	mov	r0, ip
   8245a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}
	ptr_job->busy = true;
   8245e:	7d27      	ldrb	r7, [r4, #20]
   82460:	f047 0701 	orr.w	r7, r7, #1
   82464:	7527      	strb	r7, [r4, #20]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
   82466:	f1b8 0f00 	cmp.w	r8, #0
   8246a:	d007      	beq.n	8247c <udd_ep_run+0x94>
		cpu_irq_enable();
   8246c:	f04f 0e01 	mov.w	lr, #1
   82470:	4f18      	ldr	r7, [pc, #96]	; (824d4 <udd_ep_run+0xec>)
   82472:	f887 e000 	strb.w	lr, [r7]
   82476:	f3bf 8f5f 	dmb	sy
   8247a:	b662      	cpsie	i
	cpu_irq_restore(flags);

	// No job running. Let's setup a new one.
	ptr_job->buf = buf;
   8247c:	6062      	str	r2, [r4, #4]
	ptr_job->buf_size = buf_size;
   8247e:	60a3      	str	r3, [r4, #8]
	ptr_job->buf_cnt = 0;
   82480:	2200      	movs	r2, #0
   82482:	60e2      	str	r2, [r4, #12]
	ptr_job->buf_load = 0;
   82484:	6122      	str	r2, [r4, #16]
	ptr_job->call_trans = callback;
   82486:	9a06      	ldr	r2, [sp, #24]
   82488:	5172      	str	r2, [r6, r5]
	ptr_job->b_shortpacket = b_shortpacket || (buf_size == 0);
   8248a:	b921      	cbnz	r1, 82496 <udd_ep_run+0xae>
   8248c:	f1d3 0301 	rsbs	r3, r3, #1
   82490:	bf38      	it	cc
   82492:	2300      	movcc	r3, #0
   82494:	e000      	b.n	82498 <udd_ep_run+0xb0>
   82496:	2301      	movs	r3, #1
   82498:	7d22      	ldrb	r2, [r4, #20]
   8249a:	f363 0241 	bfi	r2, r3, #1, #1
   8249e:	7522      	strb	r2, [r4, #20]
#endif // UDD_EP_FIFO_SUPPORTED

#ifdef UDD_EP_DMA_SUPPORTED
	// Request first DMA transfer
	dbg_print("(exDMA%x) ", ep);
	udd_ep_trans_done(ep);
   824a0:	4b0d      	ldr	r3, [pc, #52]	; (824d8 <udd_ep_run+0xf0>)
   824a2:	4798      	blx	r3
	return true;
   824a4:	2001      	movs	r0, #1
   824a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
   824aa:	2000      	movs	r0, #0
   824ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
			|| Is_udd_endpoint_stall_requested(ep)
			|| ptr_job->stall_requested) {
		return false; // Endpoint is halted
   824b0:	2000      	movs	r0, #0
   824b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   824b6:	2000      	movs	r0, #0
   824b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   824bc:	2000      	movs	r0, #0
   824be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
		cpu_irq_restore(flags);
		return false; // Job already on going
   824c2:	2000      	movs	r0, #0
	// Request first DMA transfer
	dbg_print("(exDMA%x) ", ep);
	udd_ep_trans_done(ep);
	return true;
#endif
}
   824c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   824c8:	400ac000 	.word	0x400ac000
   824cc:	400ac1c0 	.word	0x400ac1c0
   824d0:	20070c48 	.word	0x20070c48
   824d4:	200701d8 	.word	0x200701d8
   824d8:	000818dd 	.word	0x000818dd

000824dc <udd_ep_alloc>:


#if (0 != USB_DEVICE_MAX_EP)
bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
		uint16_t MaxEndpointSize)
{
   824dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   824e0:	b083      	sub	sp, #12
	bool b_dir_in;
	uint16_t ep_allocated;
	uint8_t nb_bank, bank, i;

	b_dir_in = ep & USB_EP_DIR_IN;
	ep = ep & USB_EP_ADDR_MASK;
   824e2:	f000 040f 	and.w	r4, r0, #15

	if (ep > USB_DEVICE_MAX_EP) {
   824e6:	2c03      	cmp	r4, #3
   824e8:	f200 80c7 	bhi.w	8267a <udd_ep_alloc+0x19e>
		return false;
	}
	if (Is_udd_endpoint_enabled(ep)) {
   824ec:	4b6c      	ldr	r3, [pc, #432]	; (826a0 <udd_ep_alloc+0x1c4>)
   824ee:	69db      	ldr	r3, [r3, #28]
   824f0:	4626      	mov	r6, r4
   824f2:	2501      	movs	r5, #1
   824f4:	40a5      	lsls	r5, r4
   824f6:	421d      	tst	r5, r3
   824f8:	f040 80c1 	bne.w	8267e <udd_ep_alloc+0x1a2>
		return false;
	}
	dbg_print("alloc(%x, %d) ", ep, MaxEndpointSize);

	// Bank choise
	switch (bmAttributes & USB_EP_TYPE_MASK) {
   824fc:	f011 0303 	ands.w	r3, r1, #3
   82500:	f000 80bf 	beq.w	82682 <udd_ep_alloc+0x1a6>
   82504:	2b02      	cmp	r3, #2
   82506:	d902      	bls.n	8250e <udd_ep_alloc+0x32>
   82508:	2b03      	cmp	r3, #3
   8250a:	d002      	beq.n	82512 <udd_ep_alloc+0x36>
   8250c:	e0b9      	b.n	82682 <udd_ep_alloc+0x1a6>
	case 1:
		bank = UOTGHS_DEVEPTCFG_EPBK_1_BANK >>
				UOTGHS_DEVEPTCFG_EPBK_Pos;
		break;
	case 2:
		bank = UOTGHS_DEVEPTCFG_EPBK_2_BANK >>
   8250e:	2701      	movs	r7, #1
   82510:	e000      	b.n	82514 <udd_ep_alloc+0x38>
		Assert(false);
		return false;
	}
	switch (nb_bank) {
	case 1:
		bank = UOTGHS_DEVEPTCFG_EPBK_1_BANK >>
   82512:	2700      	movs	r7, #0
	Assert((MaxEndpointSize == 1023)
		|| !(MaxEndpointSize & (MaxEndpointSize - 1)));
	Assert(MaxEndpointSize >= 8);

	// Set configuration of new endpoint
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
   82514:	ea4f 0c84 	mov.w	ip, r4, lsl #2
   82518:	4d62      	ldr	r5, [pc, #392]	; (826a4 <udd_ep_alloc+0x1c8>)
   8251a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   8251e:	f423 53cb 	bic.w	r3, r3, #6496	; 0x1960
   82522:	f023 031c 	bic.w	r3, r3, #28
   82526:	02c9      	lsls	r1, r1, #11
   82528:	f401 51c0 	and.w	r1, r1, #6144	; 0x1800
   8252c:	f000 0080 	and.w	r0, r0, #128	; 0x80
   82530:	2800      	cmp	r0, #0
   82532:	bf0c      	ite	eq
   82534:	2000      	moveq	r0, #0
   82536:	f44f 7080 	movne.w	r0, #256	; 0x100
   8253a:	f5a2 6880 	sub.w	r8, r2, #1024	; 0x400
   8253e:	fa1f f888 	uxth.w	r8, r8
   82542:	f5b8 4f7c 	cmp.w	r8, #64512	; 0xfc00
   82546:	d304      	bcc.n	82552 <udd_ep_alloc+0x76>
   82548:	2a08      	cmp	r2, #8
   8254a:	d905      	bls.n	82558 <udd_ep_alloc+0x7c>
   8254c:	0052      	lsls	r2, r2, #1
   8254e:	3a01      	subs	r2, #1
   82550:	e003      	b.n	8255a <udd_ep_alloc+0x7e>
   82552:	f240 72ff 	movw	r2, #2047	; 0x7ff
   82556:	e000      	b.n	8255a <udd_ep_alloc+0x7e>
   82558:	220f      	movs	r2, #15
   8255a:	fab2 f282 	clz	r2, r2
   8255e:	ea41 0787 	orr.w	r7, r1, r7, lsl #2
   82562:	4307      	orrs	r7, r0
   82564:	f1c2 021c 	rsb	r2, r2, #28
   82568:	ea47 1202 	orr.w	r2, r7, r2, lsl #4
   8256c:	f422 62d0 	bic.w	r2, r2, #1664	; 0x680
   82570:	f022 0203 	bic.w	r2, r2, #3
   82574:	04d2      	lsls	r2, r2, #19
   82576:	0cd2      	lsrs	r2, r2, #19
   82578:	4313      	orrs	r3, r2
   8257a:	f84c 3005 	str.w	r3, [ip, r5]
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;
   8257e:	2701      	movs	r7, #1
   82580:	fa07 f606 	lsl.w	r6, r7, r6
   82584:	b2b7      	uxth	r7, r6

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
   82586:	2c02      	cmp	r4, #2
   82588:	f200 8081 	bhi.w	8268e <udd_ep_alloc+0x1b2>
   8258c:	4a46      	ldr	r2, [pc, #280]	; (826a8 <udd_ep_alloc+0x1cc>)
   8258e:	2303      	movs	r3, #3
		if (Is_udd_endpoint_enabled(i)) {
   82590:	4843      	ldr	r0, [pc, #268]	; (826a0 <udd_ep_alloc+0x1c4>)
   82592:	2601      	movs	r6, #1
   82594:	69c5      	ldr	r5, [r0, #28]
   82596:	fa06 f103 	lsl.w	r1, r6, r3
   8259a:	4229      	tst	r1, r5
   8259c:	d009      	beq.n	825b2 <udd_ep_alloc+0xd6>
			ep_allocated |= 1 << i;
   8259e:	430f      	orrs	r7, r1
   825a0:	b2bf      	uxth	r7, r7
			udd_disable_endpoint(i);
   825a2:	69c5      	ldr	r5, [r0, #28]
   825a4:	ea25 0101 	bic.w	r1, r5, r1
   825a8:	61c1      	str	r1, [r0, #28]
			udd_unallocate_memory(i);
   825aa:	6811      	ldr	r1, [r2, #0]
   825ac:	f021 0102 	bic.w	r1, r1, #2
   825b0:	6011      	str	r1, [r2, #0]
   825b2:	3b01      	subs	r3, #1
   825b4:	3a04      	subs	r2, #4
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
   825b6:	b2d9      	uxtb	r1, r3
   825b8:	42a1      	cmp	r1, r4
   825ba:	d8eb      	bhi.n	82594 <udd_ep_alloc+0xb8>
   825bc:	e067      	b.n	8268e <udd_ep_alloc+0x1b2>
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
   825be:	fa47 f304 	asr.w	r3, r7, r4
   825c2:	f013 0f01 	tst.w	r3, #1
   825c6:	d052      	beq.n	8266e <udd_ep_alloc+0x192>
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   825c8:	1e63      	subs	r3, r4, #1
   825ca:	eb03 0c43 	add.w	ip, r3, r3, lsl #1
   825ce:	eb08 05cc 	add.w	r5, r8, ip, lsl #3
			bool b_restart = ptr_job->busy;
   825d2:	7d2b      	ldrb	r3, [r5, #20]
   825d4:	f003 0201 	and.w	r2, r3, #1
			// Restart running job because
			// memory window slides up and its data is lost
			ptr_job->busy = false;
   825d8:	f36f 0300 	bfc	r3, #0, #1
   825dc:	752b      	strb	r3, [r5, #20]
			// Re-allocate memory
			udd_allocate_memory(i);
   825de:	00a1      	lsls	r1, r4, #2
   825e0:	eb01 0a06 	add.w	sl, r1, r6
   825e4:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
   825e8:	f043 0302 	orr.w	r3, r3, #2
   825ec:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
			udd_enable_endpoint(i);
   825f0:	4b2b      	ldr	r3, [pc, #172]	; (826a0 <udd_ep_alloc+0x1c4>)
   825f2:	69d8      	ldr	r0, [r3, #28]
   825f4:	f04f 0b01 	mov.w	fp, #1
   825f8:	fa0b fb04 	lsl.w	fp, fp, r4
   825fc:	ea4b 0000 	orr.w	r0, fp, r0
   82600:	61d8      	str	r0, [r3, #28]
			if (!Is_udd_endpoint_configured(i)) {
   82602:	f859 3024 	ldr.w	r3, [r9, r4, lsl #2]
   82606:	f413 2f80 	tst.w	r3, #262144	; 0x40000
   8260a:	d10f      	bne.n	8262c <udd_ep_alloc+0x150>
				dbg_print("ErrRealloc%d ", i);
				if (NULL == ptr_job->call_trans) {
   8260c:	682b      	ldr	r3, [r5, #0]
   8260e:	2b00      	cmp	r3, #0
   82610:	d039      	beq.n	82686 <udd_ep_alloc+0x1aa>
					return false;
				}
				if (Is_udd_endpoint_in(i)) {
   82612:	f8da 2000 	ldr.w	r2, [sl]
   82616:	f412 7f80 	tst.w	r2, #256	; 0x100
					i |= USB_EP_DIR_IN;
   8261a:	bf18      	it	ne
   8261c:	f044 0480 	orrne.w	r4, r4, #128	; 0x80
				}
				ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
   82620:	2001      	movs	r0, #1
   82622:	68e9      	ldr	r1, [r5, #12]
   82624:	4622      	mov	r2, r4
   82626:	4798      	blx	r3
						ptr_job->buf_cnt, i);
				return false;
   82628:	2000      	movs	r0, #0
   8262a:	e036      	b.n	8269a <udd_ep_alloc+0x1be>
			}
			udd_enable_endpoint_bank_autoswitch(i);
   8262c:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
   82630:	f443 7300 	orr.w	r3, r3, #512	; 0x200
   82634:	f846 3024 	str.w	r3, [r6, r4, lsl #2]
			if (b_restart) {
   82638:	b1ca      	cbz	r2, 8266e <udd_ep_alloc+0x192>
				if (!Is_udd_endpoint_dma_supported(i)
					&& !Is_udd_endpoint_in(i)) {
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
   8263a:	68ea      	ldr	r2, [r5, #12]
   8263c:	692b      	ldr	r3, [r5, #16]
   8263e:	1ad3      	subs	r3, r2, r3
   82640:	60eb      	str	r3, [r5, #12]
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   82642:	598a      	ldr	r2, [r1, r6]
   82644:	f412 7f80 	tst.w	r2, #256	; 0x100
   82648:	bf14      	ite	ne
   8264a:	f044 0080 	orrne.w	r0, r4, #128	; 0x80
   8264e:	4620      	moveq	r0, r4
							(i | USB_EP_DIR_IN) : i,
						ptr_job->b_shortpacket,
   82650:	7d29      	ldrb	r1, [r5, #20]
					ptr_job->buf_cnt -= ptr_job->buf_load;
				}
#  else
				ptr_job->buf_cnt -= ptr_job->buf_load;
#  endif
				b_restart = udd_ep_run(Is_udd_endpoint_in(i) ?
   82652:	f8d5 e004 	ldr.w	lr, [r5, #4]
   82656:	68ad      	ldr	r5, [r5, #8]
   82658:	f858 203c 	ldr.w	r2, [r8, ip, lsl #3]
   8265c:	9200      	str	r2, [sp, #0]
   8265e:	f3c1 0140 	ubfx	r1, r1, #1, #1
   82662:	eb0e 0203 	add.w	r2, lr, r3
   82666:	1aeb      	subs	r3, r5, r3
   82668:	4d10      	ldr	r5, [pc, #64]	; (826ac <udd_ep_alloc+0x1d0>)
   8266a:	47a8      	blx	r5
						ptr_job->b_shortpacket,
						&ptr_job->buf[ptr_job->buf_cnt],
						ptr_job->buf_size
							- ptr_job->buf_cnt,
						ptr_job->call_trans);
				if (!b_restart) {
   8266c:	b168      	cbz	r0, 8268a <udd_ep_alloc+0x1ae>
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
   8266e:	3401      	adds	r4, #1
   82670:	b2e4      	uxtb	r4, r4
   82672:	2c04      	cmp	r4, #4
   82674:	d1a3      	bne.n	825be <udd_ep_alloc+0xe2>
					return false;
				}
			}
		}
	}
	return true;
   82676:	2001      	movs	r0, #1
   82678:	e00f      	b.n	8269a <udd_ep_alloc+0x1be>

	b_dir_in = ep & USB_EP_DIR_IN;
	ep = ep & USB_EP_ADDR_MASK;

	if (ep > USB_DEVICE_MAX_EP) {
		return false;
   8267a:	2000      	movs	r0, #0
   8267c:	e00d      	b.n	8269a <udd_ep_alloc+0x1be>
	}
	if (Is_udd_endpoint_enabled(ep)) {
		return false;
   8267e:	2000      	movs	r0, #0
   82680:	e00b      	b.n	8269a <udd_ep_alloc+0x1be>
	case USB_EP_TYPE_BULK:
		nb_bank = UDD_BULK_NB_BANK(ep);
		break;
	default:
		Assert(false);
		return false;
   82682:	2000      	movs	r0, #0
   82684:	e009      	b.n	8269a <udd_ep_alloc+0x1be>
			udd_allocate_memory(i);
			udd_enable_endpoint(i);
			if (!Is_udd_endpoint_configured(i)) {
				dbg_print("ErrRealloc%d ", i);
				if (NULL == ptr_job->call_trans) {
					return false;
   82686:	2000      	movs	r0, #0
   82688:	e007      	b.n	8269a <udd_ep_alloc+0x1be>
						ptr_job->buf_size
							- ptr_job->buf_cnt,
						ptr_job->call_trans);
				if (!b_restart) {
					dbg_print("ErrReRun%d ", i);
					return false;
   8268a:	2000      	movs	r0, #0
   8268c:	e005      	b.n	8269a <udd_ep_alloc+0x1be>
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
   8268e:	f8df 8020 	ldr.w	r8, [pc, #32]	; 826b0 <udd_ep_alloc+0x1d4>
			bool b_restart = ptr_job->busy;
			// Restart running job because
			// memory window slides up and its data is lost
			ptr_job->busy = false;
			// Re-allocate memory
			udd_allocate_memory(i);
   82692:	4e04      	ldr	r6, [pc, #16]	; (826a4 <udd_ep_alloc+0x1c8>)
			udd_enable_endpoint(i);
			if (!Is_udd_endpoint_configured(i)) {
   82694:	f8df 901c 	ldr.w	r9, [pc, #28]	; 826b4 <udd_ep_alloc+0x1d8>
   82698:	e791      	b.n	825be <udd_ep_alloc+0xe2>
				}
			}
		}
	}
	return true;
}
   8269a:	b003      	add	sp, #12
   8269c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   826a0:	400ac000 	.word	0x400ac000
   826a4:	400ac100 	.word	0x400ac100
   826a8:	400ac10c 	.word	0x400ac10c
   826ac:	000823e9 	.word	0x000823e9
   826b0:	20070c48 	.word	0x20070c48
   826b4:	400ac130 	.word	0x400ac130

000826b8 <udd_ep_abort>:
#endif
}


void udd_ep_abort(udd_ep_id_t ep)
{
   826b8:	b570      	push	{r4, r5, r6, lr}
	uint8_t ep_index = ep & USB_EP_ADDR_MASK;
   826ba:	f000 020f 	and.w	r2, r0, #15
		udd_disable_in_send_interrupt(ep_index);
	} else
#endif
	{
		// Stop DMA transfer
		udd_disable_endpoint_dma_interrupt(ep_index);
   826be:	1e56      	subs	r6, r2, #1
   826c0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
   826c4:	40b1      	lsls	r1, r6
   826c6:	4b15      	ldr	r3, [pc, #84]	; (8271c <udd_ep_abort+0x64>)
   826c8:	6159      	str	r1, [r3, #20]
		udd_endpoint_dma_set_control(ep_index, 0);
   826ca:	4915      	ldr	r1, [pc, #84]	; (82720 <udd_ep_abort+0x68>)
   826cc:	eb01 1102 	add.w	r1, r1, r2, lsl #4
   826d0:	2400      	movs	r4, #0
   826d2:	608c      	str	r4, [r1, #8]
	}
	udd_disable_endpoint_interrupt(ep_index);
   826d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   826d8:	4091      	lsls	r1, r2
   826da:	6159      	str	r1, [r3, #20]
	// Kill IN banks
	if (ep & USB_EP_DIR_IN) {
   826dc:	f010 0f80 	tst.w	r0, #128	; 0x80
   826e0:	d012      	beq.n	82708 <udd_ep_abort+0x50>
		while(udd_nb_busy_bank(ep_index)) {
   826e2:	0093      	lsls	r3, r2, #2
   826e4:	480f      	ldr	r0, [pc, #60]	; (82724 <udd_ep_abort+0x6c>)
   826e6:	4418      	add	r0, r3
			udd_kill_last_in_bank(ep_index);
   826e8:	4c0f      	ldr	r4, [pc, #60]	; (82728 <udd_ep_abort+0x70>)
   826ea:	441c      	add	r4, r3
   826ec:	f44f 5500 	mov.w	r5, #8192	; 0x2000
			while(Is_udd_kill_last(ep_index));
   826f0:	490e      	ldr	r1, [pc, #56]	; (8272c <udd_ep_abort+0x74>)
   826f2:	4419      	add	r1, r3
   826f4:	e004      	b.n	82700 <udd_ep_abort+0x48>
	}
	udd_disable_endpoint_interrupt(ep_index);
	// Kill IN banks
	if (ep & USB_EP_DIR_IN) {
		while(udd_nb_busy_bank(ep_index)) {
			udd_kill_last_in_bank(ep_index);
   826f6:	6025      	str	r5, [r4, #0]
			while(Is_udd_kill_last(ep_index));
   826f8:	680b      	ldr	r3, [r1, #0]
   826fa:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   826fe:	d1fb      	bne.n	826f8 <udd_ep_abort+0x40>
		udd_endpoint_dma_set_control(ep_index, 0);
	}
	udd_disable_endpoint_interrupt(ep_index);
	// Kill IN banks
	if (ep & USB_EP_DIR_IN) {
		while(udd_nb_busy_bank(ep_index)) {
   82700:	6803      	ldr	r3, [r0, #0]
   82702:	f413 5f40 	tst.w	r3, #12288	; 0x3000
   82706:	d1f6      	bne.n	826f6 <udd_ep_abort+0x3e>
static void udd_ep_abort_job(udd_ep_id_t ep)
{
	ep &= USB_EP_ADDR_MASK;

	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
   82708:	eb06 0646 	add.w	r6, r6, r6, lsl #1
   8270c:	4808      	ldr	r0, [pc, #32]	; (82730 <udd_ep_abort+0x78>)
   8270e:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
   82712:	2101      	movs	r1, #1
   82714:	4b07      	ldr	r3, [pc, #28]	; (82734 <udd_ep_abort+0x7c>)
   82716:	4798      	blx	r3
   82718:	bd70      	pop	{r4, r5, r6, pc}
   8271a:	bf00      	nop
   8271c:	400ac000 	.word	0x400ac000
   82720:	400ac300 	.word	0x400ac300
   82724:	400ac130 	.word	0x400ac130
   82728:	400ac1f0 	.word	0x400ac1f0
   8272c:	400ac1c0 	.word	0x400ac1c0
   82730:	20070c48 	.word	0x20070c48
   82734:	000818a9 	.word	0x000818a9

00082738 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   82738:	6943      	ldr	r3, [r0, #20]
   8273a:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   8273e:	bf1d      	ittte	ne
   82740:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   82744:	61c1      	strne	r1, [r0, #28]
	return 0;
   82746:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   82748:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   8274a:	4770      	bx	lr

0008274c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   8274c:	6943      	ldr	r3, [r0, #20]
   8274e:	f013 0f01 	tst.w	r3, #1
   82752:	d005      	beq.n	82760 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   82754:	6983      	ldr	r3, [r0, #24]
   82756:	f3c3 0308 	ubfx	r3, r3, #0, #9
   8275a:	600b      	str	r3, [r1, #0]

	return 0;
   8275c:	2000      	movs	r0, #0
   8275e:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   82760:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   82762:	4770      	bx	lr

00082764 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   82764:	e7fe      	b.n	82764 <Dummy_Handler>
   82766:	bf00      	nop

00082768 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   82768:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8276a:	4b1e      	ldr	r3, [pc, #120]	; (827e4 <Reset_Handler+0x7c>)
   8276c:	4a1e      	ldr	r2, [pc, #120]	; (827e8 <Reset_Handler+0x80>)
   8276e:	429a      	cmp	r2, r3
   82770:	d003      	beq.n	8277a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   82772:	4b1e      	ldr	r3, [pc, #120]	; (827ec <Reset_Handler+0x84>)
   82774:	4a1b      	ldr	r2, [pc, #108]	; (827e4 <Reset_Handler+0x7c>)
   82776:	429a      	cmp	r2, r3
   82778:	d304      	bcc.n	82784 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8277a:	4b1d      	ldr	r3, [pc, #116]	; (827f0 <Reset_Handler+0x88>)
   8277c:	4a1d      	ldr	r2, [pc, #116]	; (827f4 <Reset_Handler+0x8c>)
   8277e:	429a      	cmp	r2, r3
   82780:	d30f      	bcc.n	827a2 <Reset_Handler+0x3a>
   82782:	e01a      	b.n	827ba <Reset_Handler+0x52>
   82784:	4b1c      	ldr	r3, [pc, #112]	; (827f8 <Reset_Handler+0x90>)
   82786:	4c1d      	ldr	r4, [pc, #116]	; (827fc <Reset_Handler+0x94>)
   82788:	1ae4      	subs	r4, r4, r3
   8278a:	f024 0403 	bic.w	r4, r4, #3
   8278e:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   82790:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   82792:	4814      	ldr	r0, [pc, #80]	; (827e4 <Reset_Handler+0x7c>)
   82794:	4914      	ldr	r1, [pc, #80]	; (827e8 <Reset_Handler+0x80>)
   82796:	585a      	ldr	r2, [r3, r1]
   82798:	501a      	str	r2, [r3, r0]
   8279a:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   8279c:	42a3      	cmp	r3, r4
   8279e:	d1fa      	bne.n	82796 <Reset_Handler+0x2e>
   827a0:	e7eb      	b.n	8277a <Reset_Handler+0x12>
   827a2:	4b17      	ldr	r3, [pc, #92]	; (82800 <Reset_Handler+0x98>)
   827a4:	4917      	ldr	r1, [pc, #92]	; (82804 <Reset_Handler+0x9c>)
   827a6:	1ac9      	subs	r1, r1, r3
   827a8:	f021 0103 	bic.w	r1, r1, #3
   827ac:	1d1a      	adds	r2, r3, #4
   827ae:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   827b0:	2200      	movs	r2, #0
   827b2:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   827b6:	428b      	cmp	r3, r1
   827b8:	d1fb      	bne.n	827b2 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   827ba:	4a13      	ldr	r2, [pc, #76]	; (82808 <Reset_Handler+0xa0>)
   827bc:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   827c0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   827c4:	4911      	ldr	r1, [pc, #68]	; (8280c <Reset_Handler+0xa4>)
   827c6:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   827c8:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   827cc:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   827d0:	d203      	bcs.n	827da <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   827d2:	688a      	ldr	r2, [r1, #8]
   827d4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   827d8:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   827da:	4b0d      	ldr	r3, [pc, #52]	; (82810 <Reset_Handler+0xa8>)
   827dc:	4798      	blx	r3

	/* Branch to main function */
	main();
   827de:	4b0d      	ldr	r3, [pc, #52]	; (82814 <Reset_Handler+0xac>)
   827e0:	4798      	blx	r3
   827e2:	e7fe      	b.n	827e2 <Reset_Handler+0x7a>
   827e4:	20070000 	.word	0x20070000
   827e8:	00086648 	.word	0x00086648
   827ec:	20070a44 	.word	0x20070a44
   827f0:	20070da0 	.word	0x20070da0
   827f4:	20070a44 	.word	0x20070a44
   827f8:	20070004 	.word	0x20070004
   827fc:	20070a47 	.word	0x20070a47
   82800:	20070a40 	.word	0x20070a40
   82804:	20070d9b 	.word	0x20070d9b
   82808:	00080000 	.word	0x00080000
   8280c:	e000ed00 	.word	0xe000ed00
   82810:	00083aa9 	.word	0x00083aa9
   82814:	00082bb1 	.word	0x00082bb1

00082818 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82818:	4b3e      	ldr	r3, [pc, #248]	; (82914 <SystemCoreClockUpdate+0xfc>)
   8281a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8281c:	f003 0303 	and.w	r3, r3, #3
   82820:	2b03      	cmp	r3, #3
   82822:	d85f      	bhi.n	828e4 <SystemCoreClockUpdate+0xcc>
   82824:	e8df f003 	tbb	[pc, r3]
   82828:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   8282c:	4b3a      	ldr	r3, [pc, #232]	; (82918 <SystemCoreClockUpdate+0x100>)
   8282e:	695b      	ldr	r3, [r3, #20]
   82830:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82834:	bf14      	ite	ne
   82836:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8283a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   8283e:	4b37      	ldr	r3, [pc, #220]	; (8291c <SystemCoreClockUpdate+0x104>)
   82840:	601a      	str	r2, [r3, #0]
   82842:	e04f      	b.n	828e4 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82844:	4b33      	ldr	r3, [pc, #204]	; (82914 <SystemCoreClockUpdate+0xfc>)
   82846:	6a1b      	ldr	r3, [r3, #32]
   82848:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8284c:	d003      	beq.n	82856 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8284e:	4a34      	ldr	r2, [pc, #208]	; (82920 <SystemCoreClockUpdate+0x108>)
   82850:	4b32      	ldr	r3, [pc, #200]	; (8291c <SystemCoreClockUpdate+0x104>)
   82852:	601a      	str	r2, [r3, #0]
   82854:	e046      	b.n	828e4 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82856:	4a33      	ldr	r2, [pc, #204]	; (82924 <SystemCoreClockUpdate+0x10c>)
   82858:	4b30      	ldr	r3, [pc, #192]	; (8291c <SystemCoreClockUpdate+0x104>)
   8285a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8285c:	4b2d      	ldr	r3, [pc, #180]	; (82914 <SystemCoreClockUpdate+0xfc>)
   8285e:	6a1b      	ldr	r3, [r3, #32]
   82860:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82864:	2b10      	cmp	r3, #16
   82866:	d002      	beq.n	8286e <SystemCoreClockUpdate+0x56>
   82868:	2b20      	cmp	r3, #32
   8286a:	d004      	beq.n	82876 <SystemCoreClockUpdate+0x5e>
   8286c:	e03a      	b.n	828e4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8286e:	4a2e      	ldr	r2, [pc, #184]	; (82928 <SystemCoreClockUpdate+0x110>)
   82870:	4b2a      	ldr	r3, [pc, #168]	; (8291c <SystemCoreClockUpdate+0x104>)
   82872:	601a      	str	r2, [r3, #0]
				break;
   82874:	e036      	b.n	828e4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82876:	4a2a      	ldr	r2, [pc, #168]	; (82920 <SystemCoreClockUpdate+0x108>)
   82878:	4b28      	ldr	r3, [pc, #160]	; (8291c <SystemCoreClockUpdate+0x104>)
   8287a:	601a      	str	r2, [r3, #0]
				break;
   8287c:	e032      	b.n	828e4 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8287e:	4b25      	ldr	r3, [pc, #148]	; (82914 <SystemCoreClockUpdate+0xfc>)
   82880:	6a1b      	ldr	r3, [r3, #32]
   82882:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82886:	d003      	beq.n	82890 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82888:	4a25      	ldr	r2, [pc, #148]	; (82920 <SystemCoreClockUpdate+0x108>)
   8288a:	4b24      	ldr	r3, [pc, #144]	; (8291c <SystemCoreClockUpdate+0x104>)
   8288c:	601a      	str	r2, [r3, #0]
   8288e:	e012      	b.n	828b6 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82890:	4a24      	ldr	r2, [pc, #144]	; (82924 <SystemCoreClockUpdate+0x10c>)
   82892:	4b22      	ldr	r3, [pc, #136]	; (8291c <SystemCoreClockUpdate+0x104>)
   82894:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82896:	4b1f      	ldr	r3, [pc, #124]	; (82914 <SystemCoreClockUpdate+0xfc>)
   82898:	6a1b      	ldr	r3, [r3, #32]
   8289a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8289e:	2b10      	cmp	r3, #16
   828a0:	d002      	beq.n	828a8 <SystemCoreClockUpdate+0x90>
   828a2:	2b20      	cmp	r3, #32
   828a4:	d004      	beq.n	828b0 <SystemCoreClockUpdate+0x98>
   828a6:	e006      	b.n	828b6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   828a8:	4a1f      	ldr	r2, [pc, #124]	; (82928 <SystemCoreClockUpdate+0x110>)
   828aa:	4b1c      	ldr	r3, [pc, #112]	; (8291c <SystemCoreClockUpdate+0x104>)
   828ac:	601a      	str	r2, [r3, #0]
				break;
   828ae:	e002      	b.n	828b6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   828b0:	4a1b      	ldr	r2, [pc, #108]	; (82920 <SystemCoreClockUpdate+0x108>)
   828b2:	4b1a      	ldr	r3, [pc, #104]	; (8291c <SystemCoreClockUpdate+0x104>)
   828b4:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   828b6:	4b17      	ldr	r3, [pc, #92]	; (82914 <SystemCoreClockUpdate+0xfc>)
   828b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   828ba:	f003 0303 	and.w	r3, r3, #3
   828be:	2b02      	cmp	r3, #2
   828c0:	d10d      	bne.n	828de <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   828c2:	4b14      	ldr	r3, [pc, #80]	; (82914 <SystemCoreClockUpdate+0xfc>)
   828c4:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   828c6:	6a99      	ldr	r1, [r3, #40]	; 0x28
   828c8:	4b14      	ldr	r3, [pc, #80]	; (8291c <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   828ca:	f3c0 400a 	ubfx	r0, r0, #16, #11
   828ce:	681a      	ldr	r2, [r3, #0]
   828d0:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   828d4:	b2c9      	uxtb	r1, r1
   828d6:	fbb2 f2f1 	udiv	r2, r2, r1
   828da:	601a      	str	r2, [r3, #0]
   828dc:	e002      	b.n	828e4 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   828de:	4a13      	ldr	r2, [pc, #76]	; (8292c <SystemCoreClockUpdate+0x114>)
   828e0:	4b0e      	ldr	r3, [pc, #56]	; (8291c <SystemCoreClockUpdate+0x104>)
   828e2:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   828e4:	4b0b      	ldr	r3, [pc, #44]	; (82914 <SystemCoreClockUpdate+0xfc>)
   828e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   828e8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   828ec:	2b70      	cmp	r3, #112	; 0x70
   828ee:	d107      	bne.n	82900 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   828f0:	4b0a      	ldr	r3, [pc, #40]	; (8291c <SystemCoreClockUpdate+0x104>)
   828f2:	681a      	ldr	r2, [r3, #0]
   828f4:	490e      	ldr	r1, [pc, #56]	; (82930 <SystemCoreClockUpdate+0x118>)
   828f6:	fba1 0202 	umull	r0, r2, r1, r2
   828fa:	0852      	lsrs	r2, r2, #1
   828fc:	601a      	str	r2, [r3, #0]
   828fe:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82900:	4b04      	ldr	r3, [pc, #16]	; (82914 <SystemCoreClockUpdate+0xfc>)
   82902:	6b19      	ldr	r1, [r3, #48]	; 0x30
   82904:	4b05      	ldr	r3, [pc, #20]	; (8291c <SystemCoreClockUpdate+0x104>)
   82906:	f3c1 1102 	ubfx	r1, r1, #4, #3
   8290a:	681a      	ldr	r2, [r3, #0]
   8290c:	40ca      	lsrs	r2, r1
   8290e:	601a      	str	r2, [r3, #0]
   82910:	4770      	bx	lr
   82912:	bf00      	nop
   82914:	400e0600 	.word	0x400e0600
   82918:	400e1a10 	.word	0x400e1a10
   8291c:	200701dc 	.word	0x200701dc
   82920:	00b71b00 	.word	0x00b71b00
   82924:	003d0900 	.word	0x003d0900
   82928:	007a1200 	.word	0x007a1200
   8292c:	0e4e1c00 	.word	0x0e4e1c00
   82930:	aaaaaaab 	.word	0xaaaaaaab

00082934 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   82934:	4b09      	ldr	r3, [pc, #36]	; (8295c <_sbrk+0x28>)
   82936:	681b      	ldr	r3, [r3, #0]
   82938:	b913      	cbnz	r3, 82940 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   8293a:	4a09      	ldr	r2, [pc, #36]	; (82960 <_sbrk+0x2c>)
   8293c:	4b07      	ldr	r3, [pc, #28]	; (8295c <_sbrk+0x28>)
   8293e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82940:	4b06      	ldr	r3, [pc, #24]	; (8295c <_sbrk+0x28>)
   82942:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   82944:	181a      	adds	r2, r3, r0
   82946:	4907      	ldr	r1, [pc, #28]	; (82964 <_sbrk+0x30>)
   82948:	4291      	cmp	r1, r2
   8294a:	db04      	blt.n	82956 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   8294c:	4610      	mov	r0, r2
   8294e:	4a03      	ldr	r2, [pc, #12]	; (8295c <_sbrk+0x28>)
   82950:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   82952:	4618      	mov	r0, r3
   82954:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   82956:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   8295a:	4770      	bx	lr
   8295c:	20070c98 	.word	0x20070c98
   82960:	20072da0 	.word	0x20072da0
   82964:	20087ffc 	.word	0x20087ffc

00082968 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82968:	f04f 30ff 	mov.w	r0, #4294967295
   8296c:	4770      	bx	lr
   8296e:	bf00      	nop

00082970 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   82970:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   82974:	604b      	str	r3, [r1, #4]

	return 0;
}
   82976:	2000      	movs	r0, #0
   82978:	4770      	bx	lr
   8297a:	bf00      	nop

0008297c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   8297c:	2001      	movs	r0, #1
   8297e:	4770      	bx	lr

00082980 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   82980:	2000      	movs	r0, #0
   82982:	4770      	bx	lr

00082984 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   82984:	b500      	push	{lr}
   82986:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#else
	usart_serial_read_packet(USART_HOST, &temp, 1);
   82988:	4811      	ldr	r0, [pc, #68]	; (829d0 <USART0_Handler+0x4c>)
   8298a:	f10d 0107 	add.w	r1, sp, #7
   8298e:	2201      	movs	r2, #1
   82990:	4b10      	ldr	r3, [pc, #64]	; (829d4 <USART0_Handler+0x50>)
   82992:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   82994:	b672      	cpsid	i
   82996:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   8299a:	2200      	movs	r2, #0
   8299c:	4b0e      	ldr	r3, [pc, #56]	; (829d8 <USART0_Handler+0x54>)
   8299e:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   829a0:	4b0e      	ldr	r3, [pc, #56]	; (829dc <USART0_Handler+0x58>)
   829a2:	781b      	ldrb	r3, [r3, #0]
   829a4:	f89d 1007 	ldrb.w	r1, [sp, #7]
   829a8:	4a0d      	ldr	r2, [pc, #52]	; (829e0 <USART0_Handler+0x5c>)
   829aa:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   829ac:	2b9b      	cmp	r3, #155	; 0x9b
   829ae:	d103      	bne.n	829b8 <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   829b0:	2200      	movs	r2, #0
   829b2:	4b0a      	ldr	r3, [pc, #40]	; (829dc <USART0_Handler+0x58>)
   829b4:	701a      	strb	r2, [r3, #0]
   829b6:	e002      	b.n	829be <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   829b8:	3301      	adds	r3, #1
   829ba:	4a08      	ldr	r2, [pc, #32]	; (829dc <USART0_Handler+0x58>)
   829bc:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   829be:	2201      	movs	r2, #1
   829c0:	4b05      	ldr	r3, [pc, #20]	; (829d8 <USART0_Handler+0x54>)
   829c2:	701a      	strb	r2, [r3, #0]
   829c4:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   829c8:	b662      	cpsie	i
}
   829ca:	b003      	add	sp, #12
   829cc:	f85d fb04 	ldr.w	pc, [sp], #4
   829d0:	40098000 	.word	0x40098000
   829d4:	00080571 	.word	0x00080571
   829d8:	200701d8 	.word	0x200701d8
   829dc:	20070d38 	.word	0x20070d38
   829e0:	20070c9c 	.word	0x20070c9c

000829e4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   829e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   829e6:	b083      	sub	sp, #12
   829e8:	4604      	mov	r4, r0
   829ea:	460d      	mov	r5, r1
	uint32_t val = 0;
   829ec:	2300      	movs	r3, #0
   829ee:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   829f0:	4b1f      	ldr	r3, [pc, #124]	; (82a70 <usart_serial_getchar+0x8c>)
   829f2:	4298      	cmp	r0, r3
   829f4:	d107      	bne.n	82a06 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   829f6:	461f      	mov	r7, r3
   829f8:	4e1e      	ldr	r6, [pc, #120]	; (82a74 <usart_serial_getchar+0x90>)
   829fa:	4638      	mov	r0, r7
   829fc:	4629      	mov	r1, r5
   829fe:	47b0      	blx	r6
   82a00:	2800      	cmp	r0, #0
   82a02:	d1fa      	bne.n	829fa <usart_serial_getchar+0x16>
   82a04:	e019      	b.n	82a3a <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   82a06:	4b1c      	ldr	r3, [pc, #112]	; (82a78 <usart_serial_getchar+0x94>)
   82a08:	4298      	cmp	r0, r3
   82a0a:	d109      	bne.n	82a20 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   82a0c:	461f      	mov	r7, r3
   82a0e:	4e1b      	ldr	r6, [pc, #108]	; (82a7c <usart_serial_getchar+0x98>)
   82a10:	4638      	mov	r0, r7
   82a12:	a901      	add	r1, sp, #4
   82a14:	47b0      	blx	r6
   82a16:	2800      	cmp	r0, #0
   82a18:	d1fa      	bne.n	82a10 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   82a1a:	9b01      	ldr	r3, [sp, #4]
   82a1c:	702b      	strb	r3, [r5, #0]
   82a1e:	e019      	b.n	82a54 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   82a20:	4b17      	ldr	r3, [pc, #92]	; (82a80 <usart_serial_getchar+0x9c>)
   82a22:	4298      	cmp	r0, r3
   82a24:	d109      	bne.n	82a3a <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   82a26:	461e      	mov	r6, r3
   82a28:	4c14      	ldr	r4, [pc, #80]	; (82a7c <usart_serial_getchar+0x98>)
   82a2a:	4630      	mov	r0, r6
   82a2c:	a901      	add	r1, sp, #4
   82a2e:	47a0      	blx	r4
   82a30:	2800      	cmp	r0, #0
   82a32:	d1fa      	bne.n	82a2a <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   82a34:	9b01      	ldr	r3, [sp, #4]
   82a36:	702b      	strb	r3, [r5, #0]
   82a38:	e018      	b.n	82a6c <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   82a3a:	4b12      	ldr	r3, [pc, #72]	; (82a84 <usart_serial_getchar+0xa0>)
   82a3c:	429c      	cmp	r4, r3
   82a3e:	d109      	bne.n	82a54 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   82a40:	461e      	mov	r6, r3
   82a42:	4c0e      	ldr	r4, [pc, #56]	; (82a7c <usart_serial_getchar+0x98>)
   82a44:	4630      	mov	r0, r6
   82a46:	a901      	add	r1, sp, #4
   82a48:	47a0      	blx	r4
   82a4a:	2800      	cmp	r0, #0
   82a4c:	d1fa      	bne.n	82a44 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   82a4e:	9b01      	ldr	r3, [sp, #4]
   82a50:	702b      	strb	r3, [r5, #0]
   82a52:	e00b      	b.n	82a6c <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   82a54:	4b0c      	ldr	r3, [pc, #48]	; (82a88 <usart_serial_getchar+0xa4>)
   82a56:	429c      	cmp	r4, r3
   82a58:	d108      	bne.n	82a6c <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   82a5a:	461e      	mov	r6, r3
   82a5c:	4c07      	ldr	r4, [pc, #28]	; (82a7c <usart_serial_getchar+0x98>)
   82a5e:	4630      	mov	r0, r6
   82a60:	a901      	add	r1, sp, #4
   82a62:	47a0      	blx	r4
   82a64:	2800      	cmp	r0, #0
   82a66:	d1fa      	bne.n	82a5e <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   82a68:	9b01      	ldr	r3, [sp, #4]
   82a6a:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   82a6c:	b003      	add	sp, #12
   82a6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82a70:	400e0800 	.word	0x400e0800
   82a74:	00081679 	.word	0x00081679
   82a78:	40098000 	.word	0x40098000
   82a7c:	0008274d 	.word	0x0008274d
   82a80:	4009c000 	.word	0x4009c000
   82a84:	400a0000 	.word	0x400a0000
   82a88:	400a4000 	.word	0x400a4000

00082a8c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   82a8c:	b570      	push	{r4, r5, r6, lr}
   82a8e:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   82a90:	4b21      	ldr	r3, [pc, #132]	; (82b18 <usart_serial_putchar+0x8c>)
   82a92:	4298      	cmp	r0, r3
   82a94:	d107      	bne.n	82aa6 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   82a96:	461e      	mov	r6, r3
   82a98:	4d20      	ldr	r5, [pc, #128]	; (82b1c <usart_serial_putchar+0x90>)
   82a9a:	4630      	mov	r0, r6
   82a9c:	4621      	mov	r1, r4
   82a9e:	47a8      	blx	r5
   82aa0:	2800      	cmp	r0, #0
   82aa2:	d1fa      	bne.n	82a9a <usart_serial_putchar+0xe>
   82aa4:	e02b      	b.n	82afe <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   82aa6:	4b1e      	ldr	r3, [pc, #120]	; (82b20 <usart_serial_putchar+0x94>)
   82aa8:	4298      	cmp	r0, r3
   82aaa:	d107      	bne.n	82abc <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   82aac:	461e      	mov	r6, r3
   82aae:	4d1d      	ldr	r5, [pc, #116]	; (82b24 <usart_serial_putchar+0x98>)
   82ab0:	4630      	mov	r0, r6
   82ab2:	4621      	mov	r1, r4
   82ab4:	47a8      	blx	r5
   82ab6:	2800      	cmp	r0, #0
   82ab8:	d1fa      	bne.n	82ab0 <usart_serial_putchar+0x24>
   82aba:	e022      	b.n	82b02 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   82abc:	4b1a      	ldr	r3, [pc, #104]	; (82b28 <usart_serial_putchar+0x9c>)
   82abe:	4298      	cmp	r0, r3
   82ac0:	d107      	bne.n	82ad2 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   82ac2:	461e      	mov	r6, r3
   82ac4:	4d17      	ldr	r5, [pc, #92]	; (82b24 <usart_serial_putchar+0x98>)
   82ac6:	4630      	mov	r0, r6
   82ac8:	4621      	mov	r1, r4
   82aca:	47a8      	blx	r5
   82acc:	2800      	cmp	r0, #0
   82ace:	d1fa      	bne.n	82ac6 <usart_serial_putchar+0x3a>
   82ad0:	e019      	b.n	82b06 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   82ad2:	4b16      	ldr	r3, [pc, #88]	; (82b2c <usart_serial_putchar+0xa0>)
   82ad4:	4298      	cmp	r0, r3
   82ad6:	d107      	bne.n	82ae8 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   82ad8:	461e      	mov	r6, r3
   82ada:	4d12      	ldr	r5, [pc, #72]	; (82b24 <usart_serial_putchar+0x98>)
   82adc:	4630      	mov	r0, r6
   82ade:	4621      	mov	r1, r4
   82ae0:	47a8      	blx	r5
   82ae2:	2800      	cmp	r0, #0
   82ae4:	d1fa      	bne.n	82adc <usart_serial_putchar+0x50>
   82ae6:	e010      	b.n	82b0a <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   82ae8:	4b11      	ldr	r3, [pc, #68]	; (82b30 <usart_serial_putchar+0xa4>)
   82aea:	4298      	cmp	r0, r3
   82aec:	d10f      	bne.n	82b0e <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   82aee:	461e      	mov	r6, r3
   82af0:	4d0c      	ldr	r5, [pc, #48]	; (82b24 <usart_serial_putchar+0x98>)
   82af2:	4630      	mov	r0, r6
   82af4:	4621      	mov	r1, r4
   82af6:	47a8      	blx	r5
   82af8:	2800      	cmp	r0, #0
   82afa:	d1fa      	bne.n	82af2 <usart_serial_putchar+0x66>
   82afc:	e009      	b.n	82b12 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   82afe:	2001      	movs	r0, #1
   82b00:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   82b02:	2001      	movs	r0, #1
   82b04:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   82b06:	2001      	movs	r0, #1
   82b08:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   82b0a:	2001      	movs	r0, #1
   82b0c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   82b0e:	2000      	movs	r0, #0
   82b10:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   82b12:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   82b14:	bd70      	pop	{r4, r5, r6, pc}
   82b16:	bf00      	nop
   82b18:	400e0800 	.word	0x400e0800
   82b1c:	00081669 	.word	0x00081669
   82b20:	40098000 	.word	0x40098000
   82b24:	00082739 	.word	0x00082739
   82b28:	4009c000 	.word	0x4009c000
   82b2c:	400a0000 	.word	0x400a0000
   82b30:	400a4000 	.word	0x400a4000

00082b34 <configureConsole>:
#include "UltraServo/ultra_servo.h"



void configureConsole()
{
   82b34:	b530      	push	{r4, r5, lr}
   82b36:	b085      	sub	sp, #20
   82b38:	2008      	movs	r0, #8
   82b3a:	4d12      	ldr	r5, [pc, #72]	; (82b84 <configureConsole+0x50>)
   82b3c:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   82b3e:	4c12      	ldr	r4, [pc, #72]	; (82b88 <configureConsole+0x54>)
   82b40:	4b12      	ldr	r3, [pc, #72]	; (82b8c <configureConsole+0x58>)
   82b42:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   82b44:	4a12      	ldr	r2, [pc, #72]	; (82b90 <configureConsole+0x5c>)
   82b46:	4b13      	ldr	r3, [pc, #76]	; (82b94 <configureConsole+0x60>)
   82b48:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   82b4a:	4a13      	ldr	r2, [pc, #76]	; (82b98 <configureConsole+0x64>)
   82b4c:	4b13      	ldr	r3, [pc, #76]	; (82b9c <configureConsole+0x68>)
   82b4e:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   82b50:	4b13      	ldr	r3, [pc, #76]	; (82ba0 <configureConsole+0x6c>)
   82b52:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   82b54:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   82b58:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   82b5a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82b5e:	9303      	str	r3, [sp, #12]
   82b60:	2008      	movs	r0, #8
   82b62:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   82b64:	4620      	mov	r0, r4
   82b66:	a901      	add	r1, sp, #4
   82b68:	4b0e      	ldr	r3, [pc, #56]	; (82ba4 <configureConsole+0x70>)
   82b6a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   82b6c:	4d0e      	ldr	r5, [pc, #56]	; (82ba8 <configureConsole+0x74>)
   82b6e:	682b      	ldr	r3, [r5, #0]
   82b70:	6898      	ldr	r0, [r3, #8]
   82b72:	2100      	movs	r1, #0
   82b74:	4c0d      	ldr	r4, [pc, #52]	; (82bac <configureConsole+0x78>)
   82b76:	47a0      	blx	r4
	setbuf(stdin, NULL);
   82b78:	682b      	ldr	r3, [r5, #0]
   82b7a:	6858      	ldr	r0, [r3, #4]
   82b7c:	2100      	movs	r1, #0
   82b7e:	47a0      	blx	r4
		.paritytype = UART_MR_PAR_NO
	};
	
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONSOLE_UART, &uart_serial_options);
}
   82b80:	b005      	add	sp, #20
   82b82:	bd30      	pop	{r4, r5, pc}
   82b84:	000815c9 	.word	0x000815c9
   82b88:	400e0800 	.word	0x400e0800
   82b8c:	20070d80 	.word	0x20070d80
   82b90:	00082a8d 	.word	0x00082a8d
   82b94:	20070d7c 	.word	0x20070d7c
   82b98:	000829e5 	.word	0x000829e5
   82b9c:	20070d78 	.word	0x20070d78
   82ba0:	0501bd00 	.word	0x0501bd00
   82ba4:	00081631 	.word	0x00081631
   82ba8:	20070608 	.word	0x20070608
   82bac:	00083ca1 	.word	0x00083ca1

00082bb0 <main>:

int main (void)
{
   82bb0:	b508      	push	{r3, lr}
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   82bb2:	4b0f      	ldr	r3, [pc, #60]	; (82bf0 <main+0x40>)
   82bb4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   82bb8:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   82bba:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   82bbe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
   82bc2:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   82bc4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   82bc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   82bcc:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   82bce:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   82bd2:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_dir(trig,IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(echo, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(servo, IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(servo,LOW);
	//turn of watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
   82bd4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   82bd8:	f503 6305 	add.w	r3, r3, #2128	; 0x850
   82bdc:	605a      	str	r2, [r3, #4]
	//init clock
	sysclk_init();
   82bde:	4b05      	ldr	r3, [pc, #20]	; (82bf4 <main+0x44>)
   82be0:	4798      	blx	r3
	//init board
	board_init();
   82be2:	4b05      	ldr	r3, [pc, #20]	; (82bf8 <main+0x48>)
   82be4:	4798      	blx	r3
	//init serial communication, printf ..
	configureConsole();
   82be6:	4b05      	ldr	r3, [pc, #20]	; (82bfc <main+0x4c>)
   82be8:	4798      	blx	r3
	//test rfid
	//testingRFID();

	while(1)
	{	
	testingUltraSound();
   82bea:	4c05      	ldr	r4, [pc, #20]	; (82c00 <main+0x50>)
   82bec:	47a0      	blx	r4
   82bee:	e7fd      	b.n	82bec <main+0x3c>
   82bf0:	400e1200 	.word	0x400e1200
   82bf4:	0008050d 	.word	0x0008050d
   82bf8:	000811a1 	.word	0x000811a1
   82bfc:	00082b35 	.word	0x00082b35
   82c00:	000804d9 	.word	0x000804d9

00082c04 <__aeabi_drsub>:
   82c04:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   82c08:	e002      	b.n	82c10 <__adddf3>
   82c0a:	bf00      	nop

00082c0c <__aeabi_dsub>:
   82c0c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00082c10 <__adddf3>:
   82c10:	b530      	push	{r4, r5, lr}
   82c12:	ea4f 0441 	mov.w	r4, r1, lsl #1
   82c16:	ea4f 0543 	mov.w	r5, r3, lsl #1
   82c1a:	ea94 0f05 	teq	r4, r5
   82c1e:	bf08      	it	eq
   82c20:	ea90 0f02 	teqeq	r0, r2
   82c24:	bf1f      	itttt	ne
   82c26:	ea54 0c00 	orrsne.w	ip, r4, r0
   82c2a:	ea55 0c02 	orrsne.w	ip, r5, r2
   82c2e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   82c32:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82c36:	f000 80e2 	beq.w	82dfe <__adddf3+0x1ee>
   82c3a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   82c3e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   82c42:	bfb8      	it	lt
   82c44:	426d      	neglt	r5, r5
   82c46:	dd0c      	ble.n	82c62 <__adddf3+0x52>
   82c48:	442c      	add	r4, r5
   82c4a:	ea80 0202 	eor.w	r2, r0, r2
   82c4e:	ea81 0303 	eor.w	r3, r1, r3
   82c52:	ea82 0000 	eor.w	r0, r2, r0
   82c56:	ea83 0101 	eor.w	r1, r3, r1
   82c5a:	ea80 0202 	eor.w	r2, r0, r2
   82c5e:	ea81 0303 	eor.w	r3, r1, r3
   82c62:	2d36      	cmp	r5, #54	; 0x36
   82c64:	bf88      	it	hi
   82c66:	bd30      	pophi	{r4, r5, pc}
   82c68:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   82c6c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   82c70:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   82c74:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   82c78:	d002      	beq.n	82c80 <__adddf3+0x70>
   82c7a:	4240      	negs	r0, r0
   82c7c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82c80:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   82c84:	ea4f 3303 	mov.w	r3, r3, lsl #12
   82c88:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   82c8c:	d002      	beq.n	82c94 <__adddf3+0x84>
   82c8e:	4252      	negs	r2, r2
   82c90:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   82c94:	ea94 0f05 	teq	r4, r5
   82c98:	f000 80a7 	beq.w	82dea <__adddf3+0x1da>
   82c9c:	f1a4 0401 	sub.w	r4, r4, #1
   82ca0:	f1d5 0e20 	rsbs	lr, r5, #32
   82ca4:	db0d      	blt.n	82cc2 <__adddf3+0xb2>
   82ca6:	fa02 fc0e 	lsl.w	ip, r2, lr
   82caa:	fa22 f205 	lsr.w	r2, r2, r5
   82cae:	1880      	adds	r0, r0, r2
   82cb0:	f141 0100 	adc.w	r1, r1, #0
   82cb4:	fa03 f20e 	lsl.w	r2, r3, lr
   82cb8:	1880      	adds	r0, r0, r2
   82cba:	fa43 f305 	asr.w	r3, r3, r5
   82cbe:	4159      	adcs	r1, r3
   82cc0:	e00e      	b.n	82ce0 <__adddf3+0xd0>
   82cc2:	f1a5 0520 	sub.w	r5, r5, #32
   82cc6:	f10e 0e20 	add.w	lr, lr, #32
   82cca:	2a01      	cmp	r2, #1
   82ccc:	fa03 fc0e 	lsl.w	ip, r3, lr
   82cd0:	bf28      	it	cs
   82cd2:	f04c 0c02 	orrcs.w	ip, ip, #2
   82cd6:	fa43 f305 	asr.w	r3, r3, r5
   82cda:	18c0      	adds	r0, r0, r3
   82cdc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   82ce0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82ce4:	d507      	bpl.n	82cf6 <__adddf3+0xe6>
   82ce6:	f04f 0e00 	mov.w	lr, #0
   82cea:	f1dc 0c00 	rsbs	ip, ip, #0
   82cee:	eb7e 0000 	sbcs.w	r0, lr, r0
   82cf2:	eb6e 0101 	sbc.w	r1, lr, r1
   82cf6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   82cfa:	d31b      	bcc.n	82d34 <__adddf3+0x124>
   82cfc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   82d00:	d30c      	bcc.n	82d1c <__adddf3+0x10c>
   82d02:	0849      	lsrs	r1, r1, #1
   82d04:	ea5f 0030 	movs.w	r0, r0, rrx
   82d08:	ea4f 0c3c 	mov.w	ip, ip, rrx
   82d0c:	f104 0401 	add.w	r4, r4, #1
   82d10:	ea4f 5244 	mov.w	r2, r4, lsl #21
   82d14:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   82d18:	f080 809a 	bcs.w	82e50 <__adddf3+0x240>
   82d1c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   82d20:	bf08      	it	eq
   82d22:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   82d26:	f150 0000 	adcs.w	r0, r0, #0
   82d2a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   82d2e:	ea41 0105 	orr.w	r1, r1, r5
   82d32:	bd30      	pop	{r4, r5, pc}
   82d34:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   82d38:	4140      	adcs	r0, r0
   82d3a:	eb41 0101 	adc.w	r1, r1, r1
   82d3e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   82d42:	f1a4 0401 	sub.w	r4, r4, #1
   82d46:	d1e9      	bne.n	82d1c <__adddf3+0x10c>
   82d48:	f091 0f00 	teq	r1, #0
   82d4c:	bf04      	itt	eq
   82d4e:	4601      	moveq	r1, r0
   82d50:	2000      	moveq	r0, #0
   82d52:	fab1 f381 	clz	r3, r1
   82d56:	bf08      	it	eq
   82d58:	3320      	addeq	r3, #32
   82d5a:	f1a3 030b 	sub.w	r3, r3, #11
   82d5e:	f1b3 0220 	subs.w	r2, r3, #32
   82d62:	da0c      	bge.n	82d7e <__adddf3+0x16e>
   82d64:	320c      	adds	r2, #12
   82d66:	dd08      	ble.n	82d7a <__adddf3+0x16a>
   82d68:	f102 0c14 	add.w	ip, r2, #20
   82d6c:	f1c2 020c 	rsb	r2, r2, #12
   82d70:	fa01 f00c 	lsl.w	r0, r1, ip
   82d74:	fa21 f102 	lsr.w	r1, r1, r2
   82d78:	e00c      	b.n	82d94 <__adddf3+0x184>
   82d7a:	f102 0214 	add.w	r2, r2, #20
   82d7e:	bfd8      	it	le
   82d80:	f1c2 0c20 	rsble	ip, r2, #32
   82d84:	fa01 f102 	lsl.w	r1, r1, r2
   82d88:	fa20 fc0c 	lsr.w	ip, r0, ip
   82d8c:	bfdc      	itt	le
   82d8e:	ea41 010c 	orrle.w	r1, r1, ip
   82d92:	4090      	lslle	r0, r2
   82d94:	1ae4      	subs	r4, r4, r3
   82d96:	bfa2      	ittt	ge
   82d98:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   82d9c:	4329      	orrge	r1, r5
   82d9e:	bd30      	popge	{r4, r5, pc}
   82da0:	ea6f 0404 	mvn.w	r4, r4
   82da4:	3c1f      	subs	r4, #31
   82da6:	da1c      	bge.n	82de2 <__adddf3+0x1d2>
   82da8:	340c      	adds	r4, #12
   82daa:	dc0e      	bgt.n	82dca <__adddf3+0x1ba>
   82dac:	f104 0414 	add.w	r4, r4, #20
   82db0:	f1c4 0220 	rsb	r2, r4, #32
   82db4:	fa20 f004 	lsr.w	r0, r0, r4
   82db8:	fa01 f302 	lsl.w	r3, r1, r2
   82dbc:	ea40 0003 	orr.w	r0, r0, r3
   82dc0:	fa21 f304 	lsr.w	r3, r1, r4
   82dc4:	ea45 0103 	orr.w	r1, r5, r3
   82dc8:	bd30      	pop	{r4, r5, pc}
   82dca:	f1c4 040c 	rsb	r4, r4, #12
   82dce:	f1c4 0220 	rsb	r2, r4, #32
   82dd2:	fa20 f002 	lsr.w	r0, r0, r2
   82dd6:	fa01 f304 	lsl.w	r3, r1, r4
   82dda:	ea40 0003 	orr.w	r0, r0, r3
   82dde:	4629      	mov	r1, r5
   82de0:	bd30      	pop	{r4, r5, pc}
   82de2:	fa21 f004 	lsr.w	r0, r1, r4
   82de6:	4629      	mov	r1, r5
   82de8:	bd30      	pop	{r4, r5, pc}
   82dea:	f094 0f00 	teq	r4, #0
   82dee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   82df2:	bf06      	itte	eq
   82df4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   82df8:	3401      	addeq	r4, #1
   82dfa:	3d01      	subne	r5, #1
   82dfc:	e74e      	b.n	82c9c <__adddf3+0x8c>
   82dfe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82e02:	bf18      	it	ne
   82e04:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   82e08:	d029      	beq.n	82e5e <__adddf3+0x24e>
   82e0a:	ea94 0f05 	teq	r4, r5
   82e0e:	bf08      	it	eq
   82e10:	ea90 0f02 	teqeq	r0, r2
   82e14:	d005      	beq.n	82e22 <__adddf3+0x212>
   82e16:	ea54 0c00 	orrs.w	ip, r4, r0
   82e1a:	bf04      	itt	eq
   82e1c:	4619      	moveq	r1, r3
   82e1e:	4610      	moveq	r0, r2
   82e20:	bd30      	pop	{r4, r5, pc}
   82e22:	ea91 0f03 	teq	r1, r3
   82e26:	bf1e      	ittt	ne
   82e28:	2100      	movne	r1, #0
   82e2a:	2000      	movne	r0, #0
   82e2c:	bd30      	popne	{r4, r5, pc}
   82e2e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   82e32:	d105      	bne.n	82e40 <__adddf3+0x230>
   82e34:	0040      	lsls	r0, r0, #1
   82e36:	4149      	adcs	r1, r1
   82e38:	bf28      	it	cs
   82e3a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   82e3e:	bd30      	pop	{r4, r5, pc}
   82e40:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   82e44:	bf3c      	itt	cc
   82e46:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   82e4a:	bd30      	popcc	{r4, r5, pc}
   82e4c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82e50:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   82e54:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   82e58:	f04f 0000 	mov.w	r0, #0
   82e5c:	bd30      	pop	{r4, r5, pc}
   82e5e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   82e62:	bf1a      	itte	ne
   82e64:	4619      	movne	r1, r3
   82e66:	4610      	movne	r0, r2
   82e68:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   82e6c:	bf1c      	itt	ne
   82e6e:	460b      	movne	r3, r1
   82e70:	4602      	movne	r2, r0
   82e72:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   82e76:	bf06      	itte	eq
   82e78:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   82e7c:	ea91 0f03 	teqeq	r1, r3
   82e80:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   82e84:	bd30      	pop	{r4, r5, pc}
   82e86:	bf00      	nop

00082e88 <__aeabi_ui2d>:
   82e88:	f090 0f00 	teq	r0, #0
   82e8c:	bf04      	itt	eq
   82e8e:	2100      	moveq	r1, #0
   82e90:	4770      	bxeq	lr
   82e92:	b530      	push	{r4, r5, lr}
   82e94:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82e98:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82e9c:	f04f 0500 	mov.w	r5, #0
   82ea0:	f04f 0100 	mov.w	r1, #0
   82ea4:	e750      	b.n	82d48 <__adddf3+0x138>
   82ea6:	bf00      	nop

00082ea8 <__aeabi_i2d>:
   82ea8:	f090 0f00 	teq	r0, #0
   82eac:	bf04      	itt	eq
   82eae:	2100      	moveq	r1, #0
   82eb0:	4770      	bxeq	lr
   82eb2:	b530      	push	{r4, r5, lr}
   82eb4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82eb8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82ebc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   82ec0:	bf48      	it	mi
   82ec2:	4240      	negmi	r0, r0
   82ec4:	f04f 0100 	mov.w	r1, #0
   82ec8:	e73e      	b.n	82d48 <__adddf3+0x138>
   82eca:	bf00      	nop

00082ecc <__aeabi_f2d>:
   82ecc:	0042      	lsls	r2, r0, #1
   82ece:	ea4f 01e2 	mov.w	r1, r2, asr #3
   82ed2:	ea4f 0131 	mov.w	r1, r1, rrx
   82ed6:	ea4f 7002 	mov.w	r0, r2, lsl #28
   82eda:	bf1f      	itttt	ne
   82edc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   82ee0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82ee4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   82ee8:	4770      	bxne	lr
   82eea:	f092 0f00 	teq	r2, #0
   82eee:	bf14      	ite	ne
   82ef0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   82ef4:	4770      	bxeq	lr
   82ef6:	b530      	push	{r4, r5, lr}
   82ef8:	f44f 7460 	mov.w	r4, #896	; 0x380
   82efc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   82f00:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   82f04:	e720      	b.n	82d48 <__adddf3+0x138>
   82f06:	bf00      	nop

00082f08 <__aeabi_ul2d>:
   82f08:	ea50 0201 	orrs.w	r2, r0, r1
   82f0c:	bf08      	it	eq
   82f0e:	4770      	bxeq	lr
   82f10:	b530      	push	{r4, r5, lr}
   82f12:	f04f 0500 	mov.w	r5, #0
   82f16:	e00a      	b.n	82f2e <__aeabi_l2d+0x16>

00082f18 <__aeabi_l2d>:
   82f18:	ea50 0201 	orrs.w	r2, r0, r1
   82f1c:	bf08      	it	eq
   82f1e:	4770      	bxeq	lr
   82f20:	b530      	push	{r4, r5, lr}
   82f22:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   82f26:	d502      	bpl.n	82f2e <__aeabi_l2d+0x16>
   82f28:	4240      	negs	r0, r0
   82f2a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   82f2e:	f44f 6480 	mov.w	r4, #1024	; 0x400
   82f32:	f104 0432 	add.w	r4, r4, #50	; 0x32
   82f36:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   82f3a:	f43f aedc 	beq.w	82cf6 <__adddf3+0xe6>
   82f3e:	f04f 0203 	mov.w	r2, #3
   82f42:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82f46:	bf18      	it	ne
   82f48:	3203      	addne	r2, #3
   82f4a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   82f4e:	bf18      	it	ne
   82f50:	3203      	addne	r2, #3
   82f52:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   82f56:	f1c2 0320 	rsb	r3, r2, #32
   82f5a:	fa00 fc03 	lsl.w	ip, r0, r3
   82f5e:	fa20 f002 	lsr.w	r0, r0, r2
   82f62:	fa01 fe03 	lsl.w	lr, r1, r3
   82f66:	ea40 000e 	orr.w	r0, r0, lr
   82f6a:	fa21 f102 	lsr.w	r1, r1, r2
   82f6e:	4414      	add	r4, r2
   82f70:	e6c1      	b.n	82cf6 <__adddf3+0xe6>
   82f72:	bf00      	nop

00082f74 <__aeabi_dmul>:
   82f74:	b570      	push	{r4, r5, r6, lr}
   82f76:	f04f 0cff 	mov.w	ip, #255	; 0xff
   82f7a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   82f7e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   82f82:	bf1d      	ittte	ne
   82f84:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   82f88:	ea94 0f0c 	teqne	r4, ip
   82f8c:	ea95 0f0c 	teqne	r5, ip
   82f90:	f000 f8de 	bleq	83150 <__aeabi_dmul+0x1dc>
   82f94:	442c      	add	r4, r5
   82f96:	ea81 0603 	eor.w	r6, r1, r3
   82f9a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   82f9e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   82fa2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   82fa6:	bf18      	it	ne
   82fa8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   82fac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   82fb0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   82fb4:	d038      	beq.n	83028 <__aeabi_dmul+0xb4>
   82fb6:	fba0 ce02 	umull	ip, lr, r0, r2
   82fba:	f04f 0500 	mov.w	r5, #0
   82fbe:	fbe1 e502 	umlal	lr, r5, r1, r2
   82fc2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   82fc6:	fbe0 e503 	umlal	lr, r5, r0, r3
   82fca:	f04f 0600 	mov.w	r6, #0
   82fce:	fbe1 5603 	umlal	r5, r6, r1, r3
   82fd2:	f09c 0f00 	teq	ip, #0
   82fd6:	bf18      	it	ne
   82fd8:	f04e 0e01 	orrne.w	lr, lr, #1
   82fdc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   82fe0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   82fe4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   82fe8:	d204      	bcs.n	82ff4 <__aeabi_dmul+0x80>
   82fea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   82fee:	416d      	adcs	r5, r5
   82ff0:	eb46 0606 	adc.w	r6, r6, r6
   82ff4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   82ff8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   82ffc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   83000:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   83004:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   83008:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   8300c:	bf88      	it	hi
   8300e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   83012:	d81e      	bhi.n	83052 <__aeabi_dmul+0xde>
   83014:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   83018:	bf08      	it	eq
   8301a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8301e:	f150 0000 	adcs.w	r0, r0, #0
   83022:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83026:	bd70      	pop	{r4, r5, r6, pc}
   83028:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   8302c:	ea46 0101 	orr.w	r1, r6, r1
   83030:	ea40 0002 	orr.w	r0, r0, r2
   83034:	ea81 0103 	eor.w	r1, r1, r3
   83038:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   8303c:	bfc2      	ittt	gt
   8303e:	ebd4 050c 	rsbsgt	r5, r4, ip
   83042:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   83046:	bd70      	popgt	{r4, r5, r6, pc}
   83048:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8304c:	f04f 0e00 	mov.w	lr, #0
   83050:	3c01      	subs	r4, #1
   83052:	f300 80ab 	bgt.w	831ac <__aeabi_dmul+0x238>
   83056:	f114 0f36 	cmn.w	r4, #54	; 0x36
   8305a:	bfde      	ittt	le
   8305c:	2000      	movle	r0, #0
   8305e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   83062:	bd70      	pople	{r4, r5, r6, pc}
   83064:	f1c4 0400 	rsb	r4, r4, #0
   83068:	3c20      	subs	r4, #32
   8306a:	da35      	bge.n	830d8 <__aeabi_dmul+0x164>
   8306c:	340c      	adds	r4, #12
   8306e:	dc1b      	bgt.n	830a8 <__aeabi_dmul+0x134>
   83070:	f104 0414 	add.w	r4, r4, #20
   83074:	f1c4 0520 	rsb	r5, r4, #32
   83078:	fa00 f305 	lsl.w	r3, r0, r5
   8307c:	fa20 f004 	lsr.w	r0, r0, r4
   83080:	fa01 f205 	lsl.w	r2, r1, r5
   83084:	ea40 0002 	orr.w	r0, r0, r2
   83088:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   8308c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83090:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83094:	fa21 f604 	lsr.w	r6, r1, r4
   83098:	eb42 0106 	adc.w	r1, r2, r6
   8309c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   830a0:	bf08      	it	eq
   830a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   830a6:	bd70      	pop	{r4, r5, r6, pc}
   830a8:	f1c4 040c 	rsb	r4, r4, #12
   830ac:	f1c4 0520 	rsb	r5, r4, #32
   830b0:	fa00 f304 	lsl.w	r3, r0, r4
   830b4:	fa20 f005 	lsr.w	r0, r0, r5
   830b8:	fa01 f204 	lsl.w	r2, r1, r4
   830bc:	ea40 0002 	orr.w	r0, r0, r2
   830c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   830c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   830c8:	f141 0100 	adc.w	r1, r1, #0
   830cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   830d0:	bf08      	it	eq
   830d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   830d6:	bd70      	pop	{r4, r5, r6, pc}
   830d8:	f1c4 0520 	rsb	r5, r4, #32
   830dc:	fa00 f205 	lsl.w	r2, r0, r5
   830e0:	ea4e 0e02 	orr.w	lr, lr, r2
   830e4:	fa20 f304 	lsr.w	r3, r0, r4
   830e8:	fa01 f205 	lsl.w	r2, r1, r5
   830ec:	ea43 0302 	orr.w	r3, r3, r2
   830f0:	fa21 f004 	lsr.w	r0, r1, r4
   830f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   830f8:	fa21 f204 	lsr.w	r2, r1, r4
   830fc:	ea20 0002 	bic.w	r0, r0, r2
   83100:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   83104:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83108:	bf08      	it	eq
   8310a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8310e:	bd70      	pop	{r4, r5, r6, pc}
   83110:	f094 0f00 	teq	r4, #0
   83114:	d10f      	bne.n	83136 <__aeabi_dmul+0x1c2>
   83116:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   8311a:	0040      	lsls	r0, r0, #1
   8311c:	eb41 0101 	adc.w	r1, r1, r1
   83120:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83124:	bf08      	it	eq
   83126:	3c01      	subeq	r4, #1
   83128:	d0f7      	beq.n	8311a <__aeabi_dmul+0x1a6>
   8312a:	ea41 0106 	orr.w	r1, r1, r6
   8312e:	f095 0f00 	teq	r5, #0
   83132:	bf18      	it	ne
   83134:	4770      	bxne	lr
   83136:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   8313a:	0052      	lsls	r2, r2, #1
   8313c:	eb43 0303 	adc.w	r3, r3, r3
   83140:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   83144:	bf08      	it	eq
   83146:	3d01      	subeq	r5, #1
   83148:	d0f7      	beq.n	8313a <__aeabi_dmul+0x1c6>
   8314a:	ea43 0306 	orr.w	r3, r3, r6
   8314e:	4770      	bx	lr
   83150:	ea94 0f0c 	teq	r4, ip
   83154:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   83158:	bf18      	it	ne
   8315a:	ea95 0f0c 	teqne	r5, ip
   8315e:	d00c      	beq.n	8317a <__aeabi_dmul+0x206>
   83160:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83164:	bf18      	it	ne
   83166:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8316a:	d1d1      	bne.n	83110 <__aeabi_dmul+0x19c>
   8316c:	ea81 0103 	eor.w	r1, r1, r3
   83170:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83174:	f04f 0000 	mov.w	r0, #0
   83178:	bd70      	pop	{r4, r5, r6, pc}
   8317a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8317e:	bf06      	itte	eq
   83180:	4610      	moveq	r0, r2
   83182:	4619      	moveq	r1, r3
   83184:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83188:	d019      	beq.n	831be <__aeabi_dmul+0x24a>
   8318a:	ea94 0f0c 	teq	r4, ip
   8318e:	d102      	bne.n	83196 <__aeabi_dmul+0x222>
   83190:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   83194:	d113      	bne.n	831be <__aeabi_dmul+0x24a>
   83196:	ea95 0f0c 	teq	r5, ip
   8319a:	d105      	bne.n	831a8 <__aeabi_dmul+0x234>
   8319c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   831a0:	bf1c      	itt	ne
   831a2:	4610      	movne	r0, r2
   831a4:	4619      	movne	r1, r3
   831a6:	d10a      	bne.n	831be <__aeabi_dmul+0x24a>
   831a8:	ea81 0103 	eor.w	r1, r1, r3
   831ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   831b0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   831b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   831b8:	f04f 0000 	mov.w	r0, #0
   831bc:	bd70      	pop	{r4, r5, r6, pc}
   831be:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   831c2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   831c6:	bd70      	pop	{r4, r5, r6, pc}

000831c8 <__aeabi_ddiv>:
   831c8:	b570      	push	{r4, r5, r6, lr}
   831ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
   831ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   831d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   831d6:	bf1d      	ittte	ne
   831d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   831dc:	ea94 0f0c 	teqne	r4, ip
   831e0:	ea95 0f0c 	teqne	r5, ip
   831e4:	f000 f8a7 	bleq	83336 <__aeabi_ddiv+0x16e>
   831e8:	eba4 0405 	sub.w	r4, r4, r5
   831ec:	ea81 0e03 	eor.w	lr, r1, r3
   831f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   831f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   831f8:	f000 8088 	beq.w	8330c <__aeabi_ddiv+0x144>
   831fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
   83200:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   83204:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   83208:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   8320c:	ea4f 2202 	mov.w	r2, r2, lsl #8
   83210:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   83214:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   83218:	ea4f 2600 	mov.w	r6, r0, lsl #8
   8321c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   83220:	429d      	cmp	r5, r3
   83222:	bf08      	it	eq
   83224:	4296      	cmpeq	r6, r2
   83226:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   8322a:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8322e:	d202      	bcs.n	83236 <__aeabi_ddiv+0x6e>
   83230:	085b      	lsrs	r3, r3, #1
   83232:	ea4f 0232 	mov.w	r2, r2, rrx
   83236:	1ab6      	subs	r6, r6, r2
   83238:	eb65 0503 	sbc.w	r5, r5, r3
   8323c:	085b      	lsrs	r3, r3, #1
   8323e:	ea4f 0232 	mov.w	r2, r2, rrx
   83242:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   83246:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   8324a:	ebb6 0e02 	subs.w	lr, r6, r2
   8324e:	eb75 0e03 	sbcs.w	lr, r5, r3
   83252:	bf22      	ittt	cs
   83254:	1ab6      	subcs	r6, r6, r2
   83256:	4675      	movcs	r5, lr
   83258:	ea40 000c 	orrcs.w	r0, r0, ip
   8325c:	085b      	lsrs	r3, r3, #1
   8325e:	ea4f 0232 	mov.w	r2, r2, rrx
   83262:	ebb6 0e02 	subs.w	lr, r6, r2
   83266:	eb75 0e03 	sbcs.w	lr, r5, r3
   8326a:	bf22      	ittt	cs
   8326c:	1ab6      	subcs	r6, r6, r2
   8326e:	4675      	movcs	r5, lr
   83270:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   83274:	085b      	lsrs	r3, r3, #1
   83276:	ea4f 0232 	mov.w	r2, r2, rrx
   8327a:	ebb6 0e02 	subs.w	lr, r6, r2
   8327e:	eb75 0e03 	sbcs.w	lr, r5, r3
   83282:	bf22      	ittt	cs
   83284:	1ab6      	subcs	r6, r6, r2
   83286:	4675      	movcs	r5, lr
   83288:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   8328c:	085b      	lsrs	r3, r3, #1
   8328e:	ea4f 0232 	mov.w	r2, r2, rrx
   83292:	ebb6 0e02 	subs.w	lr, r6, r2
   83296:	eb75 0e03 	sbcs.w	lr, r5, r3
   8329a:	bf22      	ittt	cs
   8329c:	1ab6      	subcs	r6, r6, r2
   8329e:	4675      	movcs	r5, lr
   832a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   832a4:	ea55 0e06 	orrs.w	lr, r5, r6
   832a8:	d018      	beq.n	832dc <__aeabi_ddiv+0x114>
   832aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
   832ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   832b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
   832b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   832ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   832be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   832c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   832c6:	d1c0      	bne.n	8324a <__aeabi_ddiv+0x82>
   832c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   832cc:	d10b      	bne.n	832e6 <__aeabi_ddiv+0x11e>
   832ce:	ea41 0100 	orr.w	r1, r1, r0
   832d2:	f04f 0000 	mov.w	r0, #0
   832d6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   832da:	e7b6      	b.n	8324a <__aeabi_ddiv+0x82>
   832dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   832e0:	bf04      	itt	eq
   832e2:	4301      	orreq	r1, r0
   832e4:	2000      	moveq	r0, #0
   832e6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   832ea:	bf88      	it	hi
   832ec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   832f0:	f63f aeaf 	bhi.w	83052 <__aeabi_dmul+0xde>
   832f4:	ebb5 0c03 	subs.w	ip, r5, r3
   832f8:	bf04      	itt	eq
   832fa:	ebb6 0c02 	subseq.w	ip, r6, r2
   832fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   83302:	f150 0000 	adcs.w	r0, r0, #0
   83306:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8330a:	bd70      	pop	{r4, r5, r6, pc}
   8330c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   83310:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   83314:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   83318:	bfc2      	ittt	gt
   8331a:	ebd4 050c 	rsbsgt	r5, r4, ip
   8331e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   83322:	bd70      	popgt	{r4, r5, r6, pc}
   83324:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83328:	f04f 0e00 	mov.w	lr, #0
   8332c:	3c01      	subs	r4, #1
   8332e:	e690      	b.n	83052 <__aeabi_dmul+0xde>
   83330:	ea45 0e06 	orr.w	lr, r5, r6
   83334:	e68d      	b.n	83052 <__aeabi_dmul+0xde>
   83336:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   8333a:	ea94 0f0c 	teq	r4, ip
   8333e:	bf08      	it	eq
   83340:	ea95 0f0c 	teqeq	r5, ip
   83344:	f43f af3b 	beq.w	831be <__aeabi_dmul+0x24a>
   83348:	ea94 0f0c 	teq	r4, ip
   8334c:	d10a      	bne.n	83364 <__aeabi_ddiv+0x19c>
   8334e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   83352:	f47f af34 	bne.w	831be <__aeabi_dmul+0x24a>
   83356:	ea95 0f0c 	teq	r5, ip
   8335a:	f47f af25 	bne.w	831a8 <__aeabi_dmul+0x234>
   8335e:	4610      	mov	r0, r2
   83360:	4619      	mov	r1, r3
   83362:	e72c      	b.n	831be <__aeabi_dmul+0x24a>
   83364:	ea95 0f0c 	teq	r5, ip
   83368:	d106      	bne.n	83378 <__aeabi_ddiv+0x1b0>
   8336a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   8336e:	f43f aefd 	beq.w	8316c <__aeabi_dmul+0x1f8>
   83372:	4610      	mov	r0, r2
   83374:	4619      	mov	r1, r3
   83376:	e722      	b.n	831be <__aeabi_dmul+0x24a>
   83378:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   8337c:	bf18      	it	ne
   8337e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83382:	f47f aec5 	bne.w	83110 <__aeabi_dmul+0x19c>
   83386:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   8338a:	f47f af0d 	bne.w	831a8 <__aeabi_dmul+0x234>
   8338e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   83392:	f47f aeeb 	bne.w	8316c <__aeabi_dmul+0x1f8>
   83396:	e712      	b.n	831be <__aeabi_dmul+0x24a>

00083398 <__gedf2>:
   83398:	f04f 3cff 	mov.w	ip, #4294967295
   8339c:	e006      	b.n	833ac <__cmpdf2+0x4>
   8339e:	bf00      	nop

000833a0 <__ledf2>:
   833a0:	f04f 0c01 	mov.w	ip, #1
   833a4:	e002      	b.n	833ac <__cmpdf2+0x4>
   833a6:	bf00      	nop

000833a8 <__cmpdf2>:
   833a8:	f04f 0c01 	mov.w	ip, #1
   833ac:	f84d cd04 	str.w	ip, [sp, #-4]!
   833b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   833b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   833b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   833bc:	bf18      	it	ne
   833be:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   833c2:	d01b      	beq.n	833fc <__cmpdf2+0x54>
   833c4:	b001      	add	sp, #4
   833c6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   833ca:	bf0c      	ite	eq
   833cc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   833d0:	ea91 0f03 	teqne	r1, r3
   833d4:	bf02      	ittt	eq
   833d6:	ea90 0f02 	teqeq	r0, r2
   833da:	2000      	moveq	r0, #0
   833dc:	4770      	bxeq	lr
   833de:	f110 0f00 	cmn.w	r0, #0
   833e2:	ea91 0f03 	teq	r1, r3
   833e6:	bf58      	it	pl
   833e8:	4299      	cmppl	r1, r3
   833ea:	bf08      	it	eq
   833ec:	4290      	cmpeq	r0, r2
   833ee:	bf2c      	ite	cs
   833f0:	17d8      	asrcs	r0, r3, #31
   833f2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   833f6:	f040 0001 	orr.w	r0, r0, #1
   833fa:	4770      	bx	lr
   833fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   83400:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   83404:	d102      	bne.n	8340c <__cmpdf2+0x64>
   83406:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   8340a:	d107      	bne.n	8341c <__cmpdf2+0x74>
   8340c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   83410:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   83414:	d1d6      	bne.n	833c4 <__cmpdf2+0x1c>
   83416:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   8341a:	d0d3      	beq.n	833c4 <__cmpdf2+0x1c>
   8341c:	f85d 0b04 	ldr.w	r0, [sp], #4
   83420:	4770      	bx	lr
   83422:	bf00      	nop

00083424 <__aeabi_cdrcmple>:
   83424:	4684      	mov	ip, r0
   83426:	4610      	mov	r0, r2
   83428:	4662      	mov	r2, ip
   8342a:	468c      	mov	ip, r1
   8342c:	4619      	mov	r1, r3
   8342e:	4663      	mov	r3, ip
   83430:	e000      	b.n	83434 <__aeabi_cdcmpeq>
   83432:	bf00      	nop

00083434 <__aeabi_cdcmpeq>:
   83434:	b501      	push	{r0, lr}
   83436:	f7ff ffb7 	bl	833a8 <__cmpdf2>
   8343a:	2800      	cmp	r0, #0
   8343c:	bf48      	it	mi
   8343e:	f110 0f00 	cmnmi.w	r0, #0
   83442:	bd01      	pop	{r0, pc}

00083444 <__aeabi_dcmpeq>:
   83444:	f84d ed08 	str.w	lr, [sp, #-8]!
   83448:	f7ff fff4 	bl	83434 <__aeabi_cdcmpeq>
   8344c:	bf0c      	ite	eq
   8344e:	2001      	moveq	r0, #1
   83450:	2000      	movne	r0, #0
   83452:	f85d fb08 	ldr.w	pc, [sp], #8
   83456:	bf00      	nop

00083458 <__aeabi_dcmplt>:
   83458:	f84d ed08 	str.w	lr, [sp, #-8]!
   8345c:	f7ff ffea 	bl	83434 <__aeabi_cdcmpeq>
   83460:	bf34      	ite	cc
   83462:	2001      	movcc	r0, #1
   83464:	2000      	movcs	r0, #0
   83466:	f85d fb08 	ldr.w	pc, [sp], #8
   8346a:	bf00      	nop

0008346c <__aeabi_dcmple>:
   8346c:	f84d ed08 	str.w	lr, [sp, #-8]!
   83470:	f7ff ffe0 	bl	83434 <__aeabi_cdcmpeq>
   83474:	bf94      	ite	ls
   83476:	2001      	movls	r0, #1
   83478:	2000      	movhi	r0, #0
   8347a:	f85d fb08 	ldr.w	pc, [sp], #8
   8347e:	bf00      	nop

00083480 <__aeabi_dcmpge>:
   83480:	f84d ed08 	str.w	lr, [sp, #-8]!
   83484:	f7ff ffce 	bl	83424 <__aeabi_cdrcmple>
   83488:	bf94      	ite	ls
   8348a:	2001      	movls	r0, #1
   8348c:	2000      	movhi	r0, #0
   8348e:	f85d fb08 	ldr.w	pc, [sp], #8
   83492:	bf00      	nop

00083494 <__aeabi_dcmpgt>:
   83494:	f84d ed08 	str.w	lr, [sp, #-8]!
   83498:	f7ff ffc4 	bl	83424 <__aeabi_cdrcmple>
   8349c:	bf34      	ite	cc
   8349e:	2001      	movcc	r0, #1
   834a0:	2000      	movcs	r0, #0
   834a2:	f85d fb08 	ldr.w	pc, [sp], #8
   834a6:	bf00      	nop

000834a8 <__aeabi_d2uiz>:
   834a8:	004a      	lsls	r2, r1, #1
   834aa:	d211      	bcs.n	834d0 <__aeabi_d2uiz+0x28>
   834ac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   834b0:	d211      	bcs.n	834d6 <__aeabi_d2uiz+0x2e>
   834b2:	d50d      	bpl.n	834d0 <__aeabi_d2uiz+0x28>
   834b4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   834b8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   834bc:	d40e      	bmi.n	834dc <__aeabi_d2uiz+0x34>
   834be:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   834c2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   834c6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   834ca:	fa23 f002 	lsr.w	r0, r3, r2
   834ce:	4770      	bx	lr
   834d0:	f04f 0000 	mov.w	r0, #0
   834d4:	4770      	bx	lr
   834d6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   834da:	d102      	bne.n	834e2 <__aeabi_d2uiz+0x3a>
   834dc:	f04f 30ff 	mov.w	r0, #4294967295
   834e0:	4770      	bx	lr
   834e2:	f04f 0000 	mov.w	r0, #0
   834e6:	4770      	bx	lr

000834e8 <__aeabi_uldivmod>:
   834e8:	b94b      	cbnz	r3, 834fe <__aeabi_uldivmod+0x16>
   834ea:	b942      	cbnz	r2, 834fe <__aeabi_uldivmod+0x16>
   834ec:	2900      	cmp	r1, #0
   834ee:	bf08      	it	eq
   834f0:	2800      	cmpeq	r0, #0
   834f2:	d002      	beq.n	834fa <__aeabi_uldivmod+0x12>
   834f4:	f04f 31ff 	mov.w	r1, #4294967295
   834f8:	4608      	mov	r0, r1
   834fa:	f000 b83b 	b.w	83574 <__aeabi_idiv0>
   834fe:	b082      	sub	sp, #8
   83500:	46ec      	mov	ip, sp
   83502:	e92d 5000 	stmdb	sp!, {ip, lr}
   83506:	f000 f81d 	bl	83544 <__gnu_uldivmod_helper>
   8350a:	f8dd e004 	ldr.w	lr, [sp, #4]
   8350e:	b002      	add	sp, #8
   83510:	bc0c      	pop	{r2, r3}
   83512:	4770      	bx	lr

00083514 <__gnu_ldivmod_helper>:
   83514:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83518:	9e08      	ldr	r6, [sp, #32]
   8351a:	4614      	mov	r4, r2
   8351c:	461d      	mov	r5, r3
   8351e:	4680      	mov	r8, r0
   83520:	4689      	mov	r9, r1
   83522:	f000 f829 	bl	83578 <__divdi3>
   83526:	fb04 f301 	mul.w	r3, r4, r1
   8352a:	fba4 ab00 	umull	sl, fp, r4, r0
   8352e:	fb00 3205 	mla	r2, r0, r5, r3
   83532:	4493      	add	fp, r2
   83534:	ebb8 080a 	subs.w	r8, r8, sl
   83538:	eb69 090b 	sbc.w	r9, r9, fp
   8353c:	e9c6 8900 	strd	r8, r9, [r6]
   83540:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083544 <__gnu_uldivmod_helper>:
   83544:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   83548:	9e08      	ldr	r6, [sp, #32]
   8354a:	4614      	mov	r4, r2
   8354c:	461d      	mov	r5, r3
   8354e:	4680      	mov	r8, r0
   83550:	4689      	mov	r9, r1
   83552:	f000 f961 	bl	83818 <__udivdi3>
   83556:	fb00 f505 	mul.w	r5, r0, r5
   8355a:	fba0 ab04 	umull	sl, fp, r0, r4
   8355e:	fb04 5401 	mla	r4, r4, r1, r5
   83562:	44a3      	add	fp, r4
   83564:	ebb8 080a 	subs.w	r8, r8, sl
   83568:	eb69 090b 	sbc.w	r9, r9, fp
   8356c:	e9c6 8900 	strd	r8, r9, [r6]
   83570:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00083574 <__aeabi_idiv0>:
   83574:	4770      	bx	lr
   83576:	bf00      	nop

00083578 <__divdi3>:
   83578:	2900      	cmp	r1, #0
   8357a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8357e:	f2c0 80a1 	blt.w	836c4 <__divdi3+0x14c>
   83582:	2400      	movs	r4, #0
   83584:	2b00      	cmp	r3, #0
   83586:	f2c0 8098 	blt.w	836ba <__divdi3+0x142>
   8358a:	4615      	mov	r5, r2
   8358c:	4606      	mov	r6, r0
   8358e:	460f      	mov	r7, r1
   83590:	2b00      	cmp	r3, #0
   83592:	d13f      	bne.n	83614 <__divdi3+0x9c>
   83594:	428a      	cmp	r2, r1
   83596:	d958      	bls.n	8364a <__divdi3+0xd2>
   83598:	fab2 f382 	clz	r3, r2
   8359c:	b14b      	cbz	r3, 835b2 <__divdi3+0x3a>
   8359e:	f1c3 0220 	rsb	r2, r3, #32
   835a2:	fa01 f703 	lsl.w	r7, r1, r3
   835a6:	fa20 f202 	lsr.w	r2, r0, r2
   835aa:	409d      	lsls	r5, r3
   835ac:	fa00 f603 	lsl.w	r6, r0, r3
   835b0:	4317      	orrs	r7, r2
   835b2:	0c29      	lsrs	r1, r5, #16
   835b4:	fbb7 f2f1 	udiv	r2, r7, r1
   835b8:	fb01 7712 	mls	r7, r1, r2, r7
   835bc:	b2a8      	uxth	r0, r5
   835be:	fb00 f302 	mul.w	r3, r0, r2
   835c2:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   835c6:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   835ca:	42bb      	cmp	r3, r7
   835cc:	d909      	bls.n	835e2 <__divdi3+0x6a>
   835ce:	197f      	adds	r7, r7, r5
   835d0:	f102 3cff 	add.w	ip, r2, #4294967295
   835d4:	f080 8105 	bcs.w	837e2 <__divdi3+0x26a>
   835d8:	42bb      	cmp	r3, r7
   835da:	f240 8102 	bls.w	837e2 <__divdi3+0x26a>
   835de:	3a02      	subs	r2, #2
   835e0:	442f      	add	r7, r5
   835e2:	1aff      	subs	r7, r7, r3
   835e4:	fbb7 f3f1 	udiv	r3, r7, r1
   835e8:	fb01 7113 	mls	r1, r1, r3, r7
   835ec:	fb00 f003 	mul.w	r0, r0, r3
   835f0:	b2b6      	uxth	r6, r6
   835f2:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   835f6:	4288      	cmp	r0, r1
   835f8:	d908      	bls.n	8360c <__divdi3+0x94>
   835fa:	1949      	adds	r1, r1, r5
   835fc:	f103 37ff 	add.w	r7, r3, #4294967295
   83600:	f080 80f1 	bcs.w	837e6 <__divdi3+0x26e>
   83604:	4288      	cmp	r0, r1
   83606:	f240 80ee 	bls.w	837e6 <__divdi3+0x26e>
   8360a:	3b02      	subs	r3, #2
   8360c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   83610:	2300      	movs	r3, #0
   83612:	e003      	b.n	8361c <__divdi3+0xa4>
   83614:	428b      	cmp	r3, r1
   83616:	d90a      	bls.n	8362e <__divdi3+0xb6>
   83618:	2300      	movs	r3, #0
   8361a:	461a      	mov	r2, r3
   8361c:	4610      	mov	r0, r2
   8361e:	4619      	mov	r1, r3
   83620:	b114      	cbz	r4, 83628 <__divdi3+0xb0>
   83622:	4240      	negs	r0, r0
   83624:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83628:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8362c:	4770      	bx	lr
   8362e:	fab3 f883 	clz	r8, r3
   83632:	f1b8 0f00 	cmp.w	r8, #0
   83636:	f040 8088 	bne.w	8374a <__divdi3+0x1d2>
   8363a:	428b      	cmp	r3, r1
   8363c:	d302      	bcc.n	83644 <__divdi3+0xcc>
   8363e:	4282      	cmp	r2, r0
   83640:	f200 80e2 	bhi.w	83808 <__divdi3+0x290>
   83644:	2300      	movs	r3, #0
   83646:	2201      	movs	r2, #1
   83648:	e7e8      	b.n	8361c <__divdi3+0xa4>
   8364a:	b912      	cbnz	r2, 83652 <__divdi3+0xda>
   8364c:	2301      	movs	r3, #1
   8364e:	fbb3 f5f2 	udiv	r5, r3, r2
   83652:	fab5 f285 	clz	r2, r5
   83656:	2a00      	cmp	r2, #0
   83658:	d13a      	bne.n	836d0 <__divdi3+0x158>
   8365a:	1b7f      	subs	r7, r7, r5
   8365c:	0c28      	lsrs	r0, r5, #16
   8365e:	fa1f fc85 	uxth.w	ip, r5
   83662:	2301      	movs	r3, #1
   83664:	fbb7 f1f0 	udiv	r1, r7, r0
   83668:	fb00 7711 	mls	r7, r0, r1, r7
   8366c:	fb0c f201 	mul.w	r2, ip, r1
   83670:	ea4f 4816 	mov.w	r8, r6, lsr #16
   83674:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   83678:	42ba      	cmp	r2, r7
   8367a:	d907      	bls.n	8368c <__divdi3+0x114>
   8367c:	197f      	adds	r7, r7, r5
   8367e:	f101 38ff 	add.w	r8, r1, #4294967295
   83682:	d202      	bcs.n	8368a <__divdi3+0x112>
   83684:	42ba      	cmp	r2, r7
   83686:	f200 80c4 	bhi.w	83812 <__divdi3+0x29a>
   8368a:	4641      	mov	r1, r8
   8368c:	1abf      	subs	r7, r7, r2
   8368e:	fbb7 f2f0 	udiv	r2, r7, r0
   83692:	fb00 7012 	mls	r0, r0, r2, r7
   83696:	fb0c fc02 	mul.w	ip, ip, r2
   8369a:	b2b6      	uxth	r6, r6
   8369c:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   836a0:	4584      	cmp	ip, r0
   836a2:	d907      	bls.n	836b4 <__divdi3+0x13c>
   836a4:	1940      	adds	r0, r0, r5
   836a6:	f102 37ff 	add.w	r7, r2, #4294967295
   836aa:	d202      	bcs.n	836b2 <__divdi3+0x13a>
   836ac:	4584      	cmp	ip, r0
   836ae:	f200 80ae 	bhi.w	8380e <__divdi3+0x296>
   836b2:	463a      	mov	r2, r7
   836b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   836b8:	e7b0      	b.n	8361c <__divdi3+0xa4>
   836ba:	43e4      	mvns	r4, r4
   836bc:	4252      	negs	r2, r2
   836be:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   836c2:	e762      	b.n	8358a <__divdi3+0x12>
   836c4:	4240      	negs	r0, r0
   836c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   836ca:	f04f 34ff 	mov.w	r4, #4294967295
   836ce:	e759      	b.n	83584 <__divdi3+0xc>
   836d0:	4095      	lsls	r5, r2
   836d2:	f1c2 0920 	rsb	r9, r2, #32
   836d6:	fa27 f109 	lsr.w	r1, r7, r9
   836da:	fa26 f909 	lsr.w	r9, r6, r9
   836de:	4097      	lsls	r7, r2
   836e0:	0c28      	lsrs	r0, r5, #16
   836e2:	fbb1 f8f0 	udiv	r8, r1, r0
   836e6:	fb00 1118 	mls	r1, r0, r8, r1
   836ea:	fa1f fc85 	uxth.w	ip, r5
   836ee:	fb0c f308 	mul.w	r3, ip, r8
   836f2:	ea49 0907 	orr.w	r9, r9, r7
   836f6:	ea4f 4719 	mov.w	r7, r9, lsr #16
   836fa:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   836fe:	428b      	cmp	r3, r1
   83700:	fa06 f602 	lsl.w	r6, r6, r2
   83704:	d908      	bls.n	83718 <__divdi3+0x1a0>
   83706:	1949      	adds	r1, r1, r5
   83708:	f108 32ff 	add.w	r2, r8, #4294967295
   8370c:	d27a      	bcs.n	83804 <__divdi3+0x28c>
   8370e:	428b      	cmp	r3, r1
   83710:	d978      	bls.n	83804 <__divdi3+0x28c>
   83712:	f1a8 0802 	sub.w	r8, r8, #2
   83716:	4429      	add	r1, r5
   83718:	1ac9      	subs	r1, r1, r3
   8371a:	fbb1 f3f0 	udiv	r3, r1, r0
   8371e:	fb00 1713 	mls	r7, r0, r3, r1
   83722:	fb0c f203 	mul.w	r2, ip, r3
   83726:	fa1f f989 	uxth.w	r9, r9
   8372a:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   8372e:	42ba      	cmp	r2, r7
   83730:	d907      	bls.n	83742 <__divdi3+0x1ca>
   83732:	197f      	adds	r7, r7, r5
   83734:	f103 31ff 	add.w	r1, r3, #4294967295
   83738:	d260      	bcs.n	837fc <__divdi3+0x284>
   8373a:	42ba      	cmp	r2, r7
   8373c:	d95e      	bls.n	837fc <__divdi3+0x284>
   8373e:	3b02      	subs	r3, #2
   83740:	442f      	add	r7, r5
   83742:	1abf      	subs	r7, r7, r2
   83744:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83748:	e78c      	b.n	83664 <__divdi3+0xec>
   8374a:	f1c8 0220 	rsb	r2, r8, #32
   8374e:	fa25 f102 	lsr.w	r1, r5, r2
   83752:	fa03 fc08 	lsl.w	ip, r3, r8
   83756:	fa27 f302 	lsr.w	r3, r7, r2
   8375a:	fa20 f202 	lsr.w	r2, r0, r2
   8375e:	fa07 f708 	lsl.w	r7, r7, r8
   83762:	ea41 0c0c 	orr.w	ip, r1, ip
   83766:	ea4f 491c 	mov.w	r9, ip, lsr #16
   8376a:	fbb3 f1f9 	udiv	r1, r3, r9
   8376e:	fb09 3311 	mls	r3, r9, r1, r3
   83772:	fa1f fa8c 	uxth.w	sl, ip
   83776:	fb0a fb01 	mul.w	fp, sl, r1
   8377a:	4317      	orrs	r7, r2
   8377c:	0c3a      	lsrs	r2, r7, #16
   8377e:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   83782:	459b      	cmp	fp, r3
   83784:	fa05 f008 	lsl.w	r0, r5, r8
   83788:	d908      	bls.n	8379c <__divdi3+0x224>
   8378a:	eb13 030c 	adds.w	r3, r3, ip
   8378e:	f101 32ff 	add.w	r2, r1, #4294967295
   83792:	d235      	bcs.n	83800 <__divdi3+0x288>
   83794:	459b      	cmp	fp, r3
   83796:	d933      	bls.n	83800 <__divdi3+0x288>
   83798:	3902      	subs	r1, #2
   8379a:	4463      	add	r3, ip
   8379c:	ebcb 0303 	rsb	r3, fp, r3
   837a0:	fbb3 f2f9 	udiv	r2, r3, r9
   837a4:	fb09 3312 	mls	r3, r9, r2, r3
   837a8:	fb0a fa02 	mul.w	sl, sl, r2
   837ac:	b2bf      	uxth	r7, r7
   837ae:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   837b2:	45ba      	cmp	sl, r7
   837b4:	d908      	bls.n	837c8 <__divdi3+0x250>
   837b6:	eb17 070c 	adds.w	r7, r7, ip
   837ba:	f102 33ff 	add.w	r3, r2, #4294967295
   837be:	d21b      	bcs.n	837f8 <__divdi3+0x280>
   837c0:	45ba      	cmp	sl, r7
   837c2:	d919      	bls.n	837f8 <__divdi3+0x280>
   837c4:	3a02      	subs	r2, #2
   837c6:	4467      	add	r7, ip
   837c8:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   837cc:	fba5 0100 	umull	r0, r1, r5, r0
   837d0:	ebca 0707 	rsb	r7, sl, r7
   837d4:	428f      	cmp	r7, r1
   837d6:	f04f 0300 	mov.w	r3, #0
   837da:	d30a      	bcc.n	837f2 <__divdi3+0x27a>
   837dc:	d005      	beq.n	837ea <__divdi3+0x272>
   837de:	462a      	mov	r2, r5
   837e0:	e71c      	b.n	8361c <__divdi3+0xa4>
   837e2:	4662      	mov	r2, ip
   837e4:	e6fd      	b.n	835e2 <__divdi3+0x6a>
   837e6:	463b      	mov	r3, r7
   837e8:	e710      	b.n	8360c <__divdi3+0x94>
   837ea:	fa06 f608 	lsl.w	r6, r6, r8
   837ee:	4286      	cmp	r6, r0
   837f0:	d2f5      	bcs.n	837de <__divdi3+0x266>
   837f2:	1e6a      	subs	r2, r5, #1
   837f4:	2300      	movs	r3, #0
   837f6:	e711      	b.n	8361c <__divdi3+0xa4>
   837f8:	461a      	mov	r2, r3
   837fa:	e7e5      	b.n	837c8 <__divdi3+0x250>
   837fc:	460b      	mov	r3, r1
   837fe:	e7a0      	b.n	83742 <__divdi3+0x1ca>
   83800:	4611      	mov	r1, r2
   83802:	e7cb      	b.n	8379c <__divdi3+0x224>
   83804:	4690      	mov	r8, r2
   83806:	e787      	b.n	83718 <__divdi3+0x1a0>
   83808:	4643      	mov	r3, r8
   8380a:	4642      	mov	r2, r8
   8380c:	e706      	b.n	8361c <__divdi3+0xa4>
   8380e:	3a02      	subs	r2, #2
   83810:	e750      	b.n	836b4 <__divdi3+0x13c>
   83812:	3902      	subs	r1, #2
   83814:	442f      	add	r7, r5
   83816:	e739      	b.n	8368c <__divdi3+0x114>

00083818 <__udivdi3>:
   83818:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8381c:	4614      	mov	r4, r2
   8381e:	4605      	mov	r5, r0
   83820:	460e      	mov	r6, r1
   83822:	2b00      	cmp	r3, #0
   83824:	d143      	bne.n	838ae <__udivdi3+0x96>
   83826:	428a      	cmp	r2, r1
   83828:	d953      	bls.n	838d2 <__udivdi3+0xba>
   8382a:	fab2 f782 	clz	r7, r2
   8382e:	b157      	cbz	r7, 83846 <__udivdi3+0x2e>
   83830:	f1c7 0620 	rsb	r6, r7, #32
   83834:	fa20 f606 	lsr.w	r6, r0, r6
   83838:	fa01 f307 	lsl.w	r3, r1, r7
   8383c:	fa02 f407 	lsl.w	r4, r2, r7
   83840:	fa00 f507 	lsl.w	r5, r0, r7
   83844:	431e      	orrs	r6, r3
   83846:	0c21      	lsrs	r1, r4, #16
   83848:	fbb6 f2f1 	udiv	r2, r6, r1
   8384c:	fb01 6612 	mls	r6, r1, r2, r6
   83850:	b2a0      	uxth	r0, r4
   83852:	fb00 f302 	mul.w	r3, r0, r2
   83856:	0c2f      	lsrs	r7, r5, #16
   83858:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   8385c:	42b3      	cmp	r3, r6
   8385e:	d909      	bls.n	83874 <__udivdi3+0x5c>
   83860:	1936      	adds	r6, r6, r4
   83862:	f102 37ff 	add.w	r7, r2, #4294967295
   83866:	f080 80fd 	bcs.w	83a64 <__udivdi3+0x24c>
   8386a:	42b3      	cmp	r3, r6
   8386c:	f240 80fa 	bls.w	83a64 <__udivdi3+0x24c>
   83870:	3a02      	subs	r2, #2
   83872:	4426      	add	r6, r4
   83874:	1af6      	subs	r6, r6, r3
   83876:	fbb6 f3f1 	udiv	r3, r6, r1
   8387a:	fb01 6113 	mls	r1, r1, r3, r6
   8387e:	fb00 f003 	mul.w	r0, r0, r3
   83882:	b2ad      	uxth	r5, r5
   83884:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   83888:	4288      	cmp	r0, r1
   8388a:	d908      	bls.n	8389e <__udivdi3+0x86>
   8388c:	1909      	adds	r1, r1, r4
   8388e:	f103 36ff 	add.w	r6, r3, #4294967295
   83892:	f080 80e9 	bcs.w	83a68 <__udivdi3+0x250>
   83896:	4288      	cmp	r0, r1
   83898:	f240 80e6 	bls.w	83a68 <__udivdi3+0x250>
   8389c:	3b02      	subs	r3, #2
   8389e:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   838a2:	2300      	movs	r3, #0
   838a4:	4610      	mov	r0, r2
   838a6:	4619      	mov	r1, r3
   838a8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   838ac:	4770      	bx	lr
   838ae:	428b      	cmp	r3, r1
   838b0:	d84c      	bhi.n	8394c <__udivdi3+0x134>
   838b2:	fab3 f683 	clz	r6, r3
   838b6:	2e00      	cmp	r6, #0
   838b8:	d14f      	bne.n	8395a <__udivdi3+0x142>
   838ba:	428b      	cmp	r3, r1
   838bc:	d302      	bcc.n	838c4 <__udivdi3+0xac>
   838be:	4282      	cmp	r2, r0
   838c0:	f200 80dd 	bhi.w	83a7e <__udivdi3+0x266>
   838c4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   838c8:	2300      	movs	r3, #0
   838ca:	2201      	movs	r2, #1
   838cc:	4610      	mov	r0, r2
   838ce:	4619      	mov	r1, r3
   838d0:	4770      	bx	lr
   838d2:	b912      	cbnz	r2, 838da <__udivdi3+0xc2>
   838d4:	2401      	movs	r4, #1
   838d6:	fbb4 f4f2 	udiv	r4, r4, r2
   838da:	fab4 f284 	clz	r2, r4
   838de:	2a00      	cmp	r2, #0
   838e0:	f040 8082 	bne.w	839e8 <__udivdi3+0x1d0>
   838e4:	1b09      	subs	r1, r1, r4
   838e6:	0c26      	lsrs	r6, r4, #16
   838e8:	b2a7      	uxth	r7, r4
   838ea:	2301      	movs	r3, #1
   838ec:	fbb1 f0f6 	udiv	r0, r1, r6
   838f0:	fb06 1110 	mls	r1, r6, r0, r1
   838f4:	fb07 f200 	mul.w	r2, r7, r0
   838f8:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   838fc:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   83900:	428a      	cmp	r2, r1
   83902:	d907      	bls.n	83914 <__udivdi3+0xfc>
   83904:	1909      	adds	r1, r1, r4
   83906:	f100 3cff 	add.w	ip, r0, #4294967295
   8390a:	d202      	bcs.n	83912 <__udivdi3+0xfa>
   8390c:	428a      	cmp	r2, r1
   8390e:	f200 80c8 	bhi.w	83aa2 <__udivdi3+0x28a>
   83912:	4660      	mov	r0, ip
   83914:	1a89      	subs	r1, r1, r2
   83916:	fbb1 f2f6 	udiv	r2, r1, r6
   8391a:	fb06 1112 	mls	r1, r6, r2, r1
   8391e:	fb07 f702 	mul.w	r7, r7, r2
   83922:	b2ad      	uxth	r5, r5
   83924:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   83928:	42af      	cmp	r7, r5
   8392a:	d908      	bls.n	8393e <__udivdi3+0x126>
   8392c:	192c      	adds	r4, r5, r4
   8392e:	f102 31ff 	add.w	r1, r2, #4294967295
   83932:	f080 809b 	bcs.w	83a6c <__udivdi3+0x254>
   83936:	42a7      	cmp	r7, r4
   83938:	f240 8098 	bls.w	83a6c <__udivdi3+0x254>
   8393c:	3a02      	subs	r2, #2
   8393e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   83942:	4610      	mov	r0, r2
   83944:	4619      	mov	r1, r3
   83946:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8394a:	4770      	bx	lr
   8394c:	2300      	movs	r3, #0
   8394e:	461a      	mov	r2, r3
   83950:	4610      	mov	r0, r2
   83952:	4619      	mov	r1, r3
   83954:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   83958:	4770      	bx	lr
   8395a:	f1c6 0520 	rsb	r5, r6, #32
   8395e:	fa22 f705 	lsr.w	r7, r2, r5
   83962:	fa03 f406 	lsl.w	r4, r3, r6
   83966:	fa21 f305 	lsr.w	r3, r1, r5
   8396a:	fa01 fb06 	lsl.w	fp, r1, r6
   8396e:	fa20 f505 	lsr.w	r5, r0, r5
   83972:	433c      	orrs	r4, r7
   83974:	ea4f 4814 	mov.w	r8, r4, lsr #16
   83978:	fbb3 fcf8 	udiv	ip, r3, r8
   8397c:	fb08 331c 	mls	r3, r8, ip, r3
   83980:	fa1f f984 	uxth.w	r9, r4
   83984:	fb09 fa0c 	mul.w	sl, r9, ip
   83988:	ea45 0b0b 	orr.w	fp, r5, fp
   8398c:	ea4f 451b 	mov.w	r5, fp, lsr #16
   83990:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   83994:	459a      	cmp	sl, r3
   83996:	fa02 f206 	lsl.w	r2, r2, r6
   8399a:	d904      	bls.n	839a6 <__udivdi3+0x18e>
   8399c:	191b      	adds	r3, r3, r4
   8399e:	f10c 35ff 	add.w	r5, ip, #4294967295
   839a2:	d36f      	bcc.n	83a84 <__udivdi3+0x26c>
   839a4:	46ac      	mov	ip, r5
   839a6:	ebca 0303 	rsb	r3, sl, r3
   839aa:	fbb3 f5f8 	udiv	r5, r3, r8
   839ae:	fb08 3315 	mls	r3, r8, r5, r3
   839b2:	fb09 f905 	mul.w	r9, r9, r5
   839b6:	fa1f fb8b 	uxth.w	fp, fp
   839ba:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   839be:	45b9      	cmp	r9, r7
   839c0:	d904      	bls.n	839cc <__udivdi3+0x1b4>
   839c2:	193f      	adds	r7, r7, r4
   839c4:	f105 33ff 	add.w	r3, r5, #4294967295
   839c8:	d362      	bcc.n	83a90 <__udivdi3+0x278>
   839ca:	461d      	mov	r5, r3
   839cc:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   839d0:	fbac 2302 	umull	r2, r3, ip, r2
   839d4:	ebc9 0707 	rsb	r7, r9, r7
   839d8:	429f      	cmp	r7, r3
   839da:	f04f 0500 	mov.w	r5, #0
   839de:	d34a      	bcc.n	83a76 <__udivdi3+0x25e>
   839e0:	d046      	beq.n	83a70 <__udivdi3+0x258>
   839e2:	4662      	mov	r2, ip
   839e4:	462b      	mov	r3, r5
   839e6:	e75d      	b.n	838a4 <__udivdi3+0x8c>
   839e8:	4094      	lsls	r4, r2
   839ea:	f1c2 0920 	rsb	r9, r2, #32
   839ee:	fa21 fc09 	lsr.w	ip, r1, r9
   839f2:	4091      	lsls	r1, r2
   839f4:	fa20 f909 	lsr.w	r9, r0, r9
   839f8:	0c26      	lsrs	r6, r4, #16
   839fa:	fbbc f8f6 	udiv	r8, ip, r6
   839fe:	fb06 cc18 	mls	ip, r6, r8, ip
   83a02:	b2a7      	uxth	r7, r4
   83a04:	fb07 f308 	mul.w	r3, r7, r8
   83a08:	ea49 0901 	orr.w	r9, r9, r1
   83a0c:	ea4f 4119 	mov.w	r1, r9, lsr #16
   83a10:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   83a14:	4563      	cmp	r3, ip
   83a16:	fa00 f502 	lsl.w	r5, r0, r2
   83a1a:	d909      	bls.n	83a30 <__udivdi3+0x218>
   83a1c:	eb1c 0c04 	adds.w	ip, ip, r4
   83a20:	f108 32ff 	add.w	r2, r8, #4294967295
   83a24:	d23b      	bcs.n	83a9e <__udivdi3+0x286>
   83a26:	4563      	cmp	r3, ip
   83a28:	d939      	bls.n	83a9e <__udivdi3+0x286>
   83a2a:	f1a8 0802 	sub.w	r8, r8, #2
   83a2e:	44a4      	add	ip, r4
   83a30:	ebc3 0c0c 	rsb	ip, r3, ip
   83a34:	fbbc f3f6 	udiv	r3, ip, r6
   83a38:	fb06 c113 	mls	r1, r6, r3, ip
   83a3c:	fb07 f203 	mul.w	r2, r7, r3
   83a40:	fa1f f989 	uxth.w	r9, r9
   83a44:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   83a48:	428a      	cmp	r2, r1
   83a4a:	d907      	bls.n	83a5c <__udivdi3+0x244>
   83a4c:	1909      	adds	r1, r1, r4
   83a4e:	f103 30ff 	add.w	r0, r3, #4294967295
   83a52:	d222      	bcs.n	83a9a <__udivdi3+0x282>
   83a54:	428a      	cmp	r2, r1
   83a56:	d920      	bls.n	83a9a <__udivdi3+0x282>
   83a58:	3b02      	subs	r3, #2
   83a5a:	4421      	add	r1, r4
   83a5c:	1a89      	subs	r1, r1, r2
   83a5e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   83a62:	e743      	b.n	838ec <__udivdi3+0xd4>
   83a64:	463a      	mov	r2, r7
   83a66:	e705      	b.n	83874 <__udivdi3+0x5c>
   83a68:	4633      	mov	r3, r6
   83a6a:	e718      	b.n	8389e <__udivdi3+0x86>
   83a6c:	460a      	mov	r2, r1
   83a6e:	e766      	b.n	8393e <__udivdi3+0x126>
   83a70:	40b0      	lsls	r0, r6
   83a72:	4290      	cmp	r0, r2
   83a74:	d2b5      	bcs.n	839e2 <__udivdi3+0x1ca>
   83a76:	f10c 32ff 	add.w	r2, ip, #4294967295
   83a7a:	2300      	movs	r3, #0
   83a7c:	e712      	b.n	838a4 <__udivdi3+0x8c>
   83a7e:	4633      	mov	r3, r6
   83a80:	4632      	mov	r2, r6
   83a82:	e70f      	b.n	838a4 <__udivdi3+0x8c>
   83a84:	459a      	cmp	sl, r3
   83a86:	d98d      	bls.n	839a4 <__udivdi3+0x18c>
   83a88:	f1ac 0c02 	sub.w	ip, ip, #2
   83a8c:	4423      	add	r3, r4
   83a8e:	e78a      	b.n	839a6 <__udivdi3+0x18e>
   83a90:	45b9      	cmp	r9, r7
   83a92:	d99a      	bls.n	839ca <__udivdi3+0x1b2>
   83a94:	3d02      	subs	r5, #2
   83a96:	4427      	add	r7, r4
   83a98:	e798      	b.n	839cc <__udivdi3+0x1b4>
   83a9a:	4603      	mov	r3, r0
   83a9c:	e7de      	b.n	83a5c <__udivdi3+0x244>
   83a9e:	4690      	mov	r8, r2
   83aa0:	e7c6      	b.n	83a30 <__udivdi3+0x218>
   83aa2:	3802      	subs	r0, #2
   83aa4:	4421      	add	r1, r4
   83aa6:	e735      	b.n	83914 <__udivdi3+0xfc>

00083aa8 <__libc_init_array>:
   83aa8:	b570      	push	{r4, r5, r6, lr}
   83aaa:	4e0f      	ldr	r6, [pc, #60]	; (83ae8 <__libc_init_array+0x40>)
   83aac:	4d0f      	ldr	r5, [pc, #60]	; (83aec <__libc_init_array+0x44>)
   83aae:	1b76      	subs	r6, r6, r5
   83ab0:	10b6      	asrs	r6, r6, #2
   83ab2:	d007      	beq.n	83ac4 <__libc_init_array+0x1c>
   83ab4:	3d04      	subs	r5, #4
   83ab6:	2400      	movs	r4, #0
   83ab8:	3401      	adds	r4, #1
   83aba:	f855 3f04 	ldr.w	r3, [r5, #4]!
   83abe:	4798      	blx	r3
   83ac0:	42a6      	cmp	r6, r4
   83ac2:	d1f9      	bne.n	83ab8 <__libc_init_array+0x10>
   83ac4:	4e0a      	ldr	r6, [pc, #40]	; (83af0 <__libc_init_array+0x48>)
   83ac6:	4d0b      	ldr	r5, [pc, #44]	; (83af4 <__libc_init_array+0x4c>)
   83ac8:	f002 fda8 	bl	8661c <_init>
   83acc:	1b76      	subs	r6, r6, r5
   83ace:	10b6      	asrs	r6, r6, #2
   83ad0:	d008      	beq.n	83ae4 <__libc_init_array+0x3c>
   83ad2:	3d04      	subs	r5, #4
   83ad4:	2400      	movs	r4, #0
   83ad6:	3401      	adds	r4, #1
   83ad8:	f855 3f04 	ldr.w	r3, [r5, #4]!
   83adc:	4798      	blx	r3
   83ade:	42a6      	cmp	r6, r4
   83ae0:	d1f9      	bne.n	83ad6 <__libc_init_array+0x2e>
   83ae2:	bd70      	pop	{r4, r5, r6, pc}
   83ae4:	bd70      	pop	{r4, r5, r6, pc}
   83ae6:	bf00      	nop
   83ae8:	00086628 	.word	0x00086628
   83aec:	00086628 	.word	0x00086628
   83af0:	00086630 	.word	0x00086630
   83af4:	00086628 	.word	0x00086628

00083af8 <iprintf>:
   83af8:	b40f      	push	{r0, r1, r2, r3}
   83afa:	b510      	push	{r4, lr}
   83afc:	4b07      	ldr	r3, [pc, #28]	; (83b1c <iprintf+0x24>)
   83afe:	b082      	sub	sp, #8
   83b00:	ac04      	add	r4, sp, #16
   83b02:	f854 2b04 	ldr.w	r2, [r4], #4
   83b06:	6818      	ldr	r0, [r3, #0]
   83b08:	4623      	mov	r3, r4
   83b0a:	6881      	ldr	r1, [r0, #8]
   83b0c:	9401      	str	r4, [sp, #4]
   83b0e:	f000 f98b 	bl	83e28 <_vfiprintf_r>
   83b12:	b002      	add	sp, #8
   83b14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83b18:	b004      	add	sp, #16
   83b1a:	4770      	bx	lr
   83b1c:	20070608 	.word	0x20070608

00083b20 <memcpy>:
   83b20:	4684      	mov	ip, r0
   83b22:	ea41 0300 	orr.w	r3, r1, r0
   83b26:	f013 0303 	ands.w	r3, r3, #3
   83b2a:	d149      	bne.n	83bc0 <memcpy+0xa0>
   83b2c:	3a40      	subs	r2, #64	; 0x40
   83b2e:	d323      	bcc.n	83b78 <memcpy+0x58>
   83b30:	680b      	ldr	r3, [r1, #0]
   83b32:	6003      	str	r3, [r0, #0]
   83b34:	684b      	ldr	r3, [r1, #4]
   83b36:	6043      	str	r3, [r0, #4]
   83b38:	688b      	ldr	r3, [r1, #8]
   83b3a:	6083      	str	r3, [r0, #8]
   83b3c:	68cb      	ldr	r3, [r1, #12]
   83b3e:	60c3      	str	r3, [r0, #12]
   83b40:	690b      	ldr	r3, [r1, #16]
   83b42:	6103      	str	r3, [r0, #16]
   83b44:	694b      	ldr	r3, [r1, #20]
   83b46:	6143      	str	r3, [r0, #20]
   83b48:	698b      	ldr	r3, [r1, #24]
   83b4a:	6183      	str	r3, [r0, #24]
   83b4c:	69cb      	ldr	r3, [r1, #28]
   83b4e:	61c3      	str	r3, [r0, #28]
   83b50:	6a0b      	ldr	r3, [r1, #32]
   83b52:	6203      	str	r3, [r0, #32]
   83b54:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   83b56:	6243      	str	r3, [r0, #36]	; 0x24
   83b58:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   83b5a:	6283      	str	r3, [r0, #40]	; 0x28
   83b5c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   83b5e:	62c3      	str	r3, [r0, #44]	; 0x2c
   83b60:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   83b62:	6303      	str	r3, [r0, #48]	; 0x30
   83b64:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   83b66:	6343      	str	r3, [r0, #52]	; 0x34
   83b68:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   83b6a:	6383      	str	r3, [r0, #56]	; 0x38
   83b6c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   83b6e:	63c3      	str	r3, [r0, #60]	; 0x3c
   83b70:	3040      	adds	r0, #64	; 0x40
   83b72:	3140      	adds	r1, #64	; 0x40
   83b74:	3a40      	subs	r2, #64	; 0x40
   83b76:	d2db      	bcs.n	83b30 <memcpy+0x10>
   83b78:	3230      	adds	r2, #48	; 0x30
   83b7a:	d30b      	bcc.n	83b94 <memcpy+0x74>
   83b7c:	680b      	ldr	r3, [r1, #0]
   83b7e:	6003      	str	r3, [r0, #0]
   83b80:	684b      	ldr	r3, [r1, #4]
   83b82:	6043      	str	r3, [r0, #4]
   83b84:	688b      	ldr	r3, [r1, #8]
   83b86:	6083      	str	r3, [r0, #8]
   83b88:	68cb      	ldr	r3, [r1, #12]
   83b8a:	60c3      	str	r3, [r0, #12]
   83b8c:	3010      	adds	r0, #16
   83b8e:	3110      	adds	r1, #16
   83b90:	3a10      	subs	r2, #16
   83b92:	d2f3      	bcs.n	83b7c <memcpy+0x5c>
   83b94:	320c      	adds	r2, #12
   83b96:	d305      	bcc.n	83ba4 <memcpy+0x84>
   83b98:	f851 3b04 	ldr.w	r3, [r1], #4
   83b9c:	f840 3b04 	str.w	r3, [r0], #4
   83ba0:	3a04      	subs	r2, #4
   83ba2:	d2f9      	bcs.n	83b98 <memcpy+0x78>
   83ba4:	3204      	adds	r2, #4
   83ba6:	d008      	beq.n	83bba <memcpy+0x9a>
   83ba8:	07d2      	lsls	r2, r2, #31
   83baa:	bf1c      	itt	ne
   83bac:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83bb0:	f800 3b01 	strbne.w	r3, [r0], #1
   83bb4:	d301      	bcc.n	83bba <memcpy+0x9a>
   83bb6:	880b      	ldrh	r3, [r1, #0]
   83bb8:	8003      	strh	r3, [r0, #0]
   83bba:	4660      	mov	r0, ip
   83bbc:	4770      	bx	lr
   83bbe:	bf00      	nop
   83bc0:	2a08      	cmp	r2, #8
   83bc2:	d313      	bcc.n	83bec <memcpy+0xcc>
   83bc4:	078b      	lsls	r3, r1, #30
   83bc6:	d0b1      	beq.n	83b2c <memcpy+0xc>
   83bc8:	f010 0303 	ands.w	r3, r0, #3
   83bcc:	d0ae      	beq.n	83b2c <memcpy+0xc>
   83bce:	f1c3 0304 	rsb	r3, r3, #4
   83bd2:	1ad2      	subs	r2, r2, r3
   83bd4:	07db      	lsls	r3, r3, #31
   83bd6:	bf1c      	itt	ne
   83bd8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   83bdc:	f800 3b01 	strbne.w	r3, [r0], #1
   83be0:	d3a4      	bcc.n	83b2c <memcpy+0xc>
   83be2:	f831 3b02 	ldrh.w	r3, [r1], #2
   83be6:	f820 3b02 	strh.w	r3, [r0], #2
   83bea:	e79f      	b.n	83b2c <memcpy+0xc>
   83bec:	3a04      	subs	r2, #4
   83bee:	d3d9      	bcc.n	83ba4 <memcpy+0x84>
   83bf0:	3a01      	subs	r2, #1
   83bf2:	f811 3b01 	ldrb.w	r3, [r1], #1
   83bf6:	f800 3b01 	strb.w	r3, [r0], #1
   83bfa:	d2f9      	bcs.n	83bf0 <memcpy+0xd0>
   83bfc:	780b      	ldrb	r3, [r1, #0]
   83bfe:	7003      	strb	r3, [r0, #0]
   83c00:	784b      	ldrb	r3, [r1, #1]
   83c02:	7043      	strb	r3, [r0, #1]
   83c04:	788b      	ldrb	r3, [r1, #2]
   83c06:	7083      	strb	r3, [r0, #2]
   83c08:	4660      	mov	r0, ip
   83c0a:	4770      	bx	lr

00083c0c <memset>:
   83c0c:	b4f0      	push	{r4, r5, r6, r7}
   83c0e:	0784      	lsls	r4, r0, #30
   83c10:	d043      	beq.n	83c9a <memset+0x8e>
   83c12:	1e54      	subs	r4, r2, #1
   83c14:	2a00      	cmp	r2, #0
   83c16:	d03e      	beq.n	83c96 <memset+0x8a>
   83c18:	b2cd      	uxtb	r5, r1
   83c1a:	4603      	mov	r3, r0
   83c1c:	e003      	b.n	83c26 <memset+0x1a>
   83c1e:	1e62      	subs	r2, r4, #1
   83c20:	2c00      	cmp	r4, #0
   83c22:	d038      	beq.n	83c96 <memset+0x8a>
   83c24:	4614      	mov	r4, r2
   83c26:	f803 5b01 	strb.w	r5, [r3], #1
   83c2a:	079a      	lsls	r2, r3, #30
   83c2c:	d1f7      	bne.n	83c1e <memset+0x12>
   83c2e:	2c03      	cmp	r4, #3
   83c30:	d92a      	bls.n	83c88 <memset+0x7c>
   83c32:	b2cd      	uxtb	r5, r1
   83c34:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   83c38:	2c0f      	cmp	r4, #15
   83c3a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   83c3e:	d915      	bls.n	83c6c <memset+0x60>
   83c40:	f1a4 0710 	sub.w	r7, r4, #16
   83c44:	093f      	lsrs	r7, r7, #4
   83c46:	f103 0610 	add.w	r6, r3, #16
   83c4a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   83c4e:	461a      	mov	r2, r3
   83c50:	6015      	str	r5, [r2, #0]
   83c52:	6055      	str	r5, [r2, #4]
   83c54:	6095      	str	r5, [r2, #8]
   83c56:	60d5      	str	r5, [r2, #12]
   83c58:	3210      	adds	r2, #16
   83c5a:	42b2      	cmp	r2, r6
   83c5c:	d1f8      	bne.n	83c50 <memset+0x44>
   83c5e:	f004 040f 	and.w	r4, r4, #15
   83c62:	3701      	adds	r7, #1
   83c64:	2c03      	cmp	r4, #3
   83c66:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   83c6a:	d90d      	bls.n	83c88 <memset+0x7c>
   83c6c:	461e      	mov	r6, r3
   83c6e:	4622      	mov	r2, r4
   83c70:	3a04      	subs	r2, #4
   83c72:	2a03      	cmp	r2, #3
   83c74:	f846 5b04 	str.w	r5, [r6], #4
   83c78:	d8fa      	bhi.n	83c70 <memset+0x64>
   83c7a:	1f22      	subs	r2, r4, #4
   83c7c:	f022 0203 	bic.w	r2, r2, #3
   83c80:	3204      	adds	r2, #4
   83c82:	4413      	add	r3, r2
   83c84:	f004 0403 	and.w	r4, r4, #3
   83c88:	b12c      	cbz	r4, 83c96 <memset+0x8a>
   83c8a:	b2c9      	uxtb	r1, r1
   83c8c:	441c      	add	r4, r3
   83c8e:	f803 1b01 	strb.w	r1, [r3], #1
   83c92:	42a3      	cmp	r3, r4
   83c94:	d1fb      	bne.n	83c8e <memset+0x82>
   83c96:	bcf0      	pop	{r4, r5, r6, r7}
   83c98:	4770      	bx	lr
   83c9a:	4614      	mov	r4, r2
   83c9c:	4603      	mov	r3, r0
   83c9e:	e7c6      	b.n	83c2e <memset+0x22>

00083ca0 <setbuf>:
   83ca0:	2900      	cmp	r1, #0
   83ca2:	bf0c      	ite	eq
   83ca4:	2202      	moveq	r2, #2
   83ca6:	2200      	movne	r2, #0
   83ca8:	f44f 6380 	mov.w	r3, #1024	; 0x400
   83cac:	f000 b800 	b.w	83cb0 <setvbuf>

00083cb0 <setvbuf>:
   83cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83cb4:	4d3c      	ldr	r5, [pc, #240]	; (83da8 <setvbuf+0xf8>)
   83cb6:	4604      	mov	r4, r0
   83cb8:	682d      	ldr	r5, [r5, #0]
   83cba:	4688      	mov	r8, r1
   83cbc:	4616      	mov	r6, r2
   83cbe:	461f      	mov	r7, r3
   83cc0:	b115      	cbz	r5, 83cc8 <setvbuf+0x18>
   83cc2:	6bab      	ldr	r3, [r5, #56]	; 0x38
   83cc4:	2b00      	cmp	r3, #0
   83cc6:	d04f      	beq.n	83d68 <setvbuf+0xb8>
   83cc8:	2e02      	cmp	r6, #2
   83cca:	d830      	bhi.n	83d2e <setvbuf+0x7e>
   83ccc:	2f00      	cmp	r7, #0
   83cce:	db2e      	blt.n	83d2e <setvbuf+0x7e>
   83cd0:	4628      	mov	r0, r5
   83cd2:	4621      	mov	r1, r4
   83cd4:	f001 f826 	bl	84d24 <_fflush_r>
   83cd8:	89a3      	ldrh	r3, [r4, #12]
   83cda:	2200      	movs	r2, #0
   83cdc:	6062      	str	r2, [r4, #4]
   83cde:	61a2      	str	r2, [r4, #24]
   83ce0:	061a      	lsls	r2, r3, #24
   83ce2:	d428      	bmi.n	83d36 <setvbuf+0x86>
   83ce4:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   83ce8:	b29b      	uxth	r3, r3
   83cea:	2e02      	cmp	r6, #2
   83cec:	81a3      	strh	r3, [r4, #12]
   83cee:	d02d      	beq.n	83d4c <setvbuf+0x9c>
   83cf0:	f1b8 0f00 	cmp.w	r8, #0
   83cf4:	d03c      	beq.n	83d70 <setvbuf+0xc0>
   83cf6:	2e01      	cmp	r6, #1
   83cf8:	d013      	beq.n	83d22 <setvbuf+0x72>
   83cfa:	b29b      	uxth	r3, r3
   83cfc:	f003 0008 	and.w	r0, r3, #8
   83d00:	4a2a      	ldr	r2, [pc, #168]	; (83dac <setvbuf+0xfc>)
   83d02:	b280      	uxth	r0, r0
   83d04:	63ea      	str	r2, [r5, #60]	; 0x3c
   83d06:	f8c4 8000 	str.w	r8, [r4]
   83d0a:	f8c4 8010 	str.w	r8, [r4, #16]
   83d0e:	6167      	str	r7, [r4, #20]
   83d10:	b178      	cbz	r0, 83d32 <setvbuf+0x82>
   83d12:	f013 0f03 	tst.w	r3, #3
   83d16:	bf18      	it	ne
   83d18:	2700      	movne	r7, #0
   83d1a:	60a7      	str	r7, [r4, #8]
   83d1c:	2000      	movs	r0, #0
   83d1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83d22:	f043 0301 	orr.w	r3, r3, #1
   83d26:	427a      	negs	r2, r7
   83d28:	81a3      	strh	r3, [r4, #12]
   83d2a:	61a2      	str	r2, [r4, #24]
   83d2c:	e7e5      	b.n	83cfa <setvbuf+0x4a>
   83d2e:	f04f 30ff 	mov.w	r0, #4294967295
   83d32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83d36:	4628      	mov	r0, r5
   83d38:	6921      	ldr	r1, [r4, #16]
   83d3a:	f001 f953 	bl	84fe4 <_free_r>
   83d3e:	89a3      	ldrh	r3, [r4, #12]
   83d40:	2e02      	cmp	r6, #2
   83d42:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   83d46:	b29b      	uxth	r3, r3
   83d48:	81a3      	strh	r3, [r4, #12]
   83d4a:	d1d1      	bne.n	83cf0 <setvbuf+0x40>
   83d4c:	2000      	movs	r0, #0
   83d4e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83d52:	f043 0302 	orr.w	r3, r3, #2
   83d56:	2500      	movs	r5, #0
   83d58:	2101      	movs	r1, #1
   83d5a:	81a3      	strh	r3, [r4, #12]
   83d5c:	60a5      	str	r5, [r4, #8]
   83d5e:	6022      	str	r2, [r4, #0]
   83d60:	6122      	str	r2, [r4, #16]
   83d62:	6161      	str	r1, [r4, #20]
   83d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83d68:	4628      	mov	r0, r5
   83d6a:	f000 fff7 	bl	84d5c <__sinit>
   83d6e:	e7ab      	b.n	83cc8 <setvbuf+0x18>
   83d70:	2f00      	cmp	r7, #0
   83d72:	bf08      	it	eq
   83d74:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   83d78:	4638      	mov	r0, r7
   83d7a:	f001 fc29 	bl	855d0 <malloc>
   83d7e:	4680      	mov	r8, r0
   83d80:	b128      	cbz	r0, 83d8e <setvbuf+0xde>
   83d82:	89a3      	ldrh	r3, [r4, #12]
   83d84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83d88:	b29b      	uxth	r3, r3
   83d8a:	81a3      	strh	r3, [r4, #12]
   83d8c:	e7b3      	b.n	83cf6 <setvbuf+0x46>
   83d8e:	f44f 6080 	mov.w	r0, #1024	; 0x400
   83d92:	f001 fc1d 	bl	855d0 <malloc>
   83d96:	4680      	mov	r8, r0
   83d98:	b918      	cbnz	r0, 83da2 <setvbuf+0xf2>
   83d9a:	89a3      	ldrh	r3, [r4, #12]
   83d9c:	f04f 30ff 	mov.w	r0, #4294967295
   83da0:	e7d5      	b.n	83d4e <setvbuf+0x9e>
   83da2:	f44f 6780 	mov.w	r7, #1024	; 0x400
   83da6:	e7ec      	b.n	83d82 <setvbuf+0xd2>
   83da8:	20070608 	.word	0x20070608
   83dac:	00084d51 	.word	0x00084d51

00083db0 <__sprint_r.part.0>:
   83db0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   83db2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83db6:	049c      	lsls	r4, r3, #18
   83db8:	460e      	mov	r6, r1
   83dba:	4680      	mov	r8, r0
   83dbc:	4691      	mov	r9, r2
   83dbe:	d52a      	bpl.n	83e16 <__sprint_r.part.0+0x66>
   83dc0:	6893      	ldr	r3, [r2, #8]
   83dc2:	6812      	ldr	r2, [r2, #0]
   83dc4:	f102 0a08 	add.w	sl, r2, #8
   83dc8:	b31b      	cbz	r3, 83e12 <__sprint_r.part.0+0x62>
   83dca:	e91a 00a0 	ldmdb	sl, {r5, r7}
   83dce:	08bf      	lsrs	r7, r7, #2
   83dd0:	d017      	beq.n	83e02 <__sprint_r.part.0+0x52>
   83dd2:	3d04      	subs	r5, #4
   83dd4:	2400      	movs	r4, #0
   83dd6:	e001      	b.n	83ddc <__sprint_r.part.0+0x2c>
   83dd8:	42a7      	cmp	r7, r4
   83dda:	d010      	beq.n	83dfe <__sprint_r.part.0+0x4e>
   83ddc:	4640      	mov	r0, r8
   83dde:	f855 1f04 	ldr.w	r1, [r5, #4]!
   83de2:	4632      	mov	r2, r6
   83de4:	f001 f850 	bl	84e88 <_fputwc_r>
   83de8:	1c43      	adds	r3, r0, #1
   83dea:	f104 0401 	add.w	r4, r4, #1
   83dee:	d1f3      	bne.n	83dd8 <__sprint_r.part.0+0x28>
   83df0:	2300      	movs	r3, #0
   83df2:	f8c9 3008 	str.w	r3, [r9, #8]
   83df6:	f8c9 3004 	str.w	r3, [r9, #4]
   83dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83dfe:	f8d9 3008 	ldr.w	r3, [r9, #8]
   83e02:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   83e06:	f8c9 3008 	str.w	r3, [r9, #8]
   83e0a:	f10a 0a08 	add.w	sl, sl, #8
   83e0e:	2b00      	cmp	r3, #0
   83e10:	d1db      	bne.n	83dca <__sprint_r.part.0+0x1a>
   83e12:	2000      	movs	r0, #0
   83e14:	e7ec      	b.n	83df0 <__sprint_r.part.0+0x40>
   83e16:	f001 f9b1 	bl	8517c <__sfvwrite_r>
   83e1a:	2300      	movs	r3, #0
   83e1c:	f8c9 3008 	str.w	r3, [r9, #8]
   83e20:	f8c9 3004 	str.w	r3, [r9, #4]
   83e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00083e28 <_vfiprintf_r>:
   83e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83e2c:	b0b1      	sub	sp, #196	; 0xc4
   83e2e:	461c      	mov	r4, r3
   83e30:	9102      	str	r1, [sp, #8]
   83e32:	4690      	mov	r8, r2
   83e34:	9308      	str	r3, [sp, #32]
   83e36:	9006      	str	r0, [sp, #24]
   83e38:	b118      	cbz	r0, 83e42 <_vfiprintf_r+0x1a>
   83e3a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83e3c:	2b00      	cmp	r3, #0
   83e3e:	f000 80e8 	beq.w	84012 <_vfiprintf_r+0x1ea>
   83e42:	9d02      	ldr	r5, [sp, #8]
   83e44:	89ab      	ldrh	r3, [r5, #12]
   83e46:	b29a      	uxth	r2, r3
   83e48:	0490      	lsls	r0, r2, #18
   83e4a:	d407      	bmi.n	83e5c <_vfiprintf_r+0x34>
   83e4c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   83e4e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   83e52:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   83e56:	81ab      	strh	r3, [r5, #12]
   83e58:	b29a      	uxth	r2, r3
   83e5a:	6669      	str	r1, [r5, #100]	; 0x64
   83e5c:	0711      	lsls	r1, r2, #28
   83e5e:	f140 80b7 	bpl.w	83fd0 <_vfiprintf_r+0x1a8>
   83e62:	f8dd b008 	ldr.w	fp, [sp, #8]
   83e66:	f8db 3010 	ldr.w	r3, [fp, #16]
   83e6a:	2b00      	cmp	r3, #0
   83e6c:	f000 80b0 	beq.w	83fd0 <_vfiprintf_r+0x1a8>
   83e70:	f002 021a 	and.w	r2, r2, #26
   83e74:	2a0a      	cmp	r2, #10
   83e76:	f000 80b7 	beq.w	83fe8 <_vfiprintf_r+0x1c0>
   83e7a:	2300      	movs	r3, #0
   83e7c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   83e80:	930a      	str	r3, [sp, #40]	; 0x28
   83e82:	9315      	str	r3, [sp, #84]	; 0x54
   83e84:	9314      	str	r3, [sp, #80]	; 0x50
   83e86:	9309      	str	r3, [sp, #36]	; 0x24
   83e88:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   83e8c:	464e      	mov	r6, r9
   83e8e:	f898 3000 	ldrb.w	r3, [r8]
   83e92:	2b00      	cmp	r3, #0
   83e94:	f000 84c8 	beq.w	84828 <_vfiprintf_r+0xa00>
   83e98:	2b25      	cmp	r3, #37	; 0x25
   83e9a:	f000 84c5 	beq.w	84828 <_vfiprintf_r+0xa00>
   83e9e:	f108 0201 	add.w	r2, r8, #1
   83ea2:	e001      	b.n	83ea8 <_vfiprintf_r+0x80>
   83ea4:	2b25      	cmp	r3, #37	; 0x25
   83ea6:	d004      	beq.n	83eb2 <_vfiprintf_r+0x8a>
   83ea8:	7813      	ldrb	r3, [r2, #0]
   83eaa:	4614      	mov	r4, r2
   83eac:	3201      	adds	r2, #1
   83eae:	2b00      	cmp	r3, #0
   83eb0:	d1f8      	bne.n	83ea4 <_vfiprintf_r+0x7c>
   83eb2:	ebc8 0504 	rsb	r5, r8, r4
   83eb6:	b195      	cbz	r5, 83ede <_vfiprintf_r+0xb6>
   83eb8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83eba:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83ebc:	3301      	adds	r3, #1
   83ebe:	442a      	add	r2, r5
   83ec0:	2b07      	cmp	r3, #7
   83ec2:	f8c6 8000 	str.w	r8, [r6]
   83ec6:	6075      	str	r5, [r6, #4]
   83ec8:	9215      	str	r2, [sp, #84]	; 0x54
   83eca:	9314      	str	r3, [sp, #80]	; 0x50
   83ecc:	dd7b      	ble.n	83fc6 <_vfiprintf_r+0x19e>
   83ece:	2a00      	cmp	r2, #0
   83ed0:	f040 84d5 	bne.w	8487e <_vfiprintf_r+0xa56>
   83ed4:	9809      	ldr	r0, [sp, #36]	; 0x24
   83ed6:	9214      	str	r2, [sp, #80]	; 0x50
   83ed8:	4428      	add	r0, r5
   83eda:	464e      	mov	r6, r9
   83edc:	9009      	str	r0, [sp, #36]	; 0x24
   83ede:	7823      	ldrb	r3, [r4, #0]
   83ee0:	2b00      	cmp	r3, #0
   83ee2:	f000 83ed 	beq.w	846c0 <_vfiprintf_r+0x898>
   83ee6:	2100      	movs	r1, #0
   83ee8:	f04f 0200 	mov.w	r2, #0
   83eec:	f04f 3cff 	mov.w	ip, #4294967295
   83ef0:	7863      	ldrb	r3, [r4, #1]
   83ef2:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   83ef6:	9104      	str	r1, [sp, #16]
   83ef8:	468a      	mov	sl, r1
   83efa:	f104 0801 	add.w	r8, r4, #1
   83efe:	4608      	mov	r0, r1
   83f00:	4665      	mov	r5, ip
   83f02:	f108 0801 	add.w	r8, r8, #1
   83f06:	f1a3 0220 	sub.w	r2, r3, #32
   83f0a:	2a58      	cmp	r2, #88	; 0x58
   83f0c:	f200 82d9 	bhi.w	844c2 <_vfiprintf_r+0x69a>
   83f10:	e8df f012 	tbh	[pc, r2, lsl #1]
   83f14:	02d702cb 	.word	0x02d702cb
   83f18:	02d202d7 	.word	0x02d202d7
   83f1c:	02d702d7 	.word	0x02d702d7
   83f20:	02d702d7 	.word	0x02d702d7
   83f24:	02d702d7 	.word	0x02d702d7
   83f28:	028f0282 	.word	0x028f0282
   83f2c:	008402d7 	.word	0x008402d7
   83f30:	02d70293 	.word	0x02d70293
   83f34:	0196012b 	.word	0x0196012b
   83f38:	01960196 	.word	0x01960196
   83f3c:	01960196 	.word	0x01960196
   83f40:	01960196 	.word	0x01960196
   83f44:	01960196 	.word	0x01960196
   83f48:	02d702d7 	.word	0x02d702d7
   83f4c:	02d702d7 	.word	0x02d702d7
   83f50:	02d702d7 	.word	0x02d702d7
   83f54:	02d702d7 	.word	0x02d702d7
   83f58:	02d702d7 	.word	0x02d702d7
   83f5c:	02d70130 	.word	0x02d70130
   83f60:	02d702d7 	.word	0x02d702d7
   83f64:	02d702d7 	.word	0x02d702d7
   83f68:	02d702d7 	.word	0x02d702d7
   83f6c:	02d702d7 	.word	0x02d702d7
   83f70:	017b02d7 	.word	0x017b02d7
   83f74:	02d702d7 	.word	0x02d702d7
   83f78:	02d702d7 	.word	0x02d702d7
   83f7c:	01a402d7 	.word	0x01a402d7
   83f80:	02d702d7 	.word	0x02d702d7
   83f84:	02d701bf 	.word	0x02d701bf
   83f88:	02d702d7 	.word	0x02d702d7
   83f8c:	02d702d7 	.word	0x02d702d7
   83f90:	02d702d7 	.word	0x02d702d7
   83f94:	02d702d7 	.word	0x02d702d7
   83f98:	01e402d7 	.word	0x01e402d7
   83f9c:	02d701fa 	.word	0x02d701fa
   83fa0:	02d702d7 	.word	0x02d702d7
   83fa4:	01fa0216 	.word	0x01fa0216
   83fa8:	02d702d7 	.word	0x02d702d7
   83fac:	02d7021b 	.word	0x02d7021b
   83fb0:	00890228 	.word	0x00890228
   83fb4:	027d0266 	.word	0x027d0266
   83fb8:	023a02d7 	.word	0x023a02d7
   83fbc:	011902d7 	.word	0x011902d7
   83fc0:	02d702d7 	.word	0x02d702d7
   83fc4:	02af      	.short	0x02af
   83fc6:	3608      	adds	r6, #8
   83fc8:	9809      	ldr	r0, [sp, #36]	; 0x24
   83fca:	4428      	add	r0, r5
   83fcc:	9009      	str	r0, [sp, #36]	; 0x24
   83fce:	e786      	b.n	83ede <_vfiprintf_r+0xb6>
   83fd0:	9806      	ldr	r0, [sp, #24]
   83fd2:	9902      	ldr	r1, [sp, #8]
   83fd4:	f000 fd90 	bl	84af8 <__swsetup_r>
   83fd8:	b9b0      	cbnz	r0, 84008 <_vfiprintf_r+0x1e0>
   83fda:	9d02      	ldr	r5, [sp, #8]
   83fdc:	89aa      	ldrh	r2, [r5, #12]
   83fde:	f002 021a 	and.w	r2, r2, #26
   83fe2:	2a0a      	cmp	r2, #10
   83fe4:	f47f af49 	bne.w	83e7a <_vfiprintf_r+0x52>
   83fe8:	f8dd b008 	ldr.w	fp, [sp, #8]
   83fec:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   83ff0:	2b00      	cmp	r3, #0
   83ff2:	f6ff af42 	blt.w	83e7a <_vfiprintf_r+0x52>
   83ff6:	9806      	ldr	r0, [sp, #24]
   83ff8:	4659      	mov	r1, fp
   83ffa:	4642      	mov	r2, r8
   83ffc:	4623      	mov	r3, r4
   83ffe:	f000 fd3d 	bl	84a7c <__sbprintf>
   84002:	b031      	add	sp, #196	; 0xc4
   84004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84008:	f04f 30ff 	mov.w	r0, #4294967295
   8400c:	b031      	add	sp, #196	; 0xc4
   8400e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84012:	f000 fea3 	bl	84d5c <__sinit>
   84016:	e714      	b.n	83e42 <_vfiprintf_r+0x1a>
   84018:	4240      	negs	r0, r0
   8401a:	9308      	str	r3, [sp, #32]
   8401c:	f04a 0a04 	orr.w	sl, sl, #4
   84020:	f898 3000 	ldrb.w	r3, [r8]
   84024:	e76d      	b.n	83f02 <_vfiprintf_r+0xda>
   84026:	f01a 0320 	ands.w	r3, sl, #32
   8402a:	9004      	str	r0, [sp, #16]
   8402c:	46ac      	mov	ip, r5
   8402e:	f000 80f4 	beq.w	8421a <_vfiprintf_r+0x3f2>
   84032:	f8dd b020 	ldr.w	fp, [sp, #32]
   84036:	f10b 0307 	add.w	r3, fp, #7
   8403a:	f023 0307 	bic.w	r3, r3, #7
   8403e:	f103 0408 	add.w	r4, r3, #8
   84042:	9408      	str	r4, [sp, #32]
   84044:	e9d3 4500 	ldrd	r4, r5, [r3]
   84048:	2300      	movs	r3, #0
   8404a:	f04f 0000 	mov.w	r0, #0
   8404e:	2100      	movs	r1, #0
   84050:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   84054:	f8cd c014 	str.w	ip, [sp, #20]
   84058:	9107      	str	r1, [sp, #28]
   8405a:	f1bc 0f00 	cmp.w	ip, #0
   8405e:	bfa8      	it	ge
   84060:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   84064:	ea54 0205 	orrs.w	r2, r4, r5
   84068:	f040 80ad 	bne.w	841c6 <_vfiprintf_r+0x39e>
   8406c:	f1bc 0f00 	cmp.w	ip, #0
   84070:	f040 80a9 	bne.w	841c6 <_vfiprintf_r+0x39e>
   84074:	2b00      	cmp	r3, #0
   84076:	f040 83c0 	bne.w	847fa <_vfiprintf_r+0x9d2>
   8407a:	f01a 0f01 	tst.w	sl, #1
   8407e:	f000 83bc 	beq.w	847fa <_vfiprintf_r+0x9d2>
   84082:	2330      	movs	r3, #48	; 0x30
   84084:	af30      	add	r7, sp, #192	; 0xc0
   84086:	f807 3d41 	strb.w	r3, [r7, #-65]!
   8408a:	ebc7 0409 	rsb	r4, r7, r9
   8408e:	9405      	str	r4, [sp, #20]
   84090:	f8dd b014 	ldr.w	fp, [sp, #20]
   84094:	9c07      	ldr	r4, [sp, #28]
   84096:	45e3      	cmp	fp, ip
   84098:	bfb8      	it	lt
   8409a:	46e3      	movlt	fp, ip
   8409c:	f8cd b00c 	str.w	fp, [sp, #12]
   840a0:	b11c      	cbz	r4, 840aa <_vfiprintf_r+0x282>
   840a2:	f10b 0b01 	add.w	fp, fp, #1
   840a6:	f8cd b00c 	str.w	fp, [sp, #12]
   840aa:	f01a 0502 	ands.w	r5, sl, #2
   840ae:	9507      	str	r5, [sp, #28]
   840b0:	d005      	beq.n	840be <_vfiprintf_r+0x296>
   840b2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   840b6:	f10b 0b02 	add.w	fp, fp, #2
   840ba:	f8cd b00c 	str.w	fp, [sp, #12]
   840be:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   840c2:	930b      	str	r3, [sp, #44]	; 0x2c
   840c4:	f040 821b 	bne.w	844fe <_vfiprintf_r+0x6d6>
   840c8:	9d04      	ldr	r5, [sp, #16]
   840ca:	f8dd b00c 	ldr.w	fp, [sp, #12]
   840ce:	ebcb 0405 	rsb	r4, fp, r5
   840d2:	2c00      	cmp	r4, #0
   840d4:	f340 8213 	ble.w	844fe <_vfiprintf_r+0x6d6>
   840d8:	2c10      	cmp	r4, #16
   840da:	f340 8489 	ble.w	849f0 <_vfiprintf_r+0xbc8>
   840de:	4dbe      	ldr	r5, [pc, #760]	; (843d8 <_vfiprintf_r+0x5b0>)
   840e0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   840e2:	462b      	mov	r3, r5
   840e4:	9814      	ldr	r0, [sp, #80]	; 0x50
   840e6:	4625      	mov	r5, r4
   840e8:	f04f 0b10 	mov.w	fp, #16
   840ec:	4664      	mov	r4, ip
   840ee:	46b4      	mov	ip, r6
   840f0:	461e      	mov	r6, r3
   840f2:	e006      	b.n	84102 <_vfiprintf_r+0x2da>
   840f4:	1c83      	adds	r3, r0, #2
   840f6:	f10c 0c08 	add.w	ip, ip, #8
   840fa:	4608      	mov	r0, r1
   840fc:	3d10      	subs	r5, #16
   840fe:	2d10      	cmp	r5, #16
   84100:	dd11      	ble.n	84126 <_vfiprintf_r+0x2fe>
   84102:	1c41      	adds	r1, r0, #1
   84104:	3210      	adds	r2, #16
   84106:	2907      	cmp	r1, #7
   84108:	9215      	str	r2, [sp, #84]	; 0x54
   8410a:	e88c 0840 	stmia.w	ip, {r6, fp}
   8410e:	9114      	str	r1, [sp, #80]	; 0x50
   84110:	ddf0      	ble.n	840f4 <_vfiprintf_r+0x2cc>
   84112:	2a00      	cmp	r2, #0
   84114:	f040 81e6 	bne.w	844e4 <_vfiprintf_r+0x6bc>
   84118:	3d10      	subs	r5, #16
   8411a:	2d10      	cmp	r5, #16
   8411c:	f04f 0301 	mov.w	r3, #1
   84120:	4610      	mov	r0, r2
   84122:	46cc      	mov	ip, r9
   84124:	dced      	bgt.n	84102 <_vfiprintf_r+0x2da>
   84126:	4631      	mov	r1, r6
   84128:	4666      	mov	r6, ip
   8412a:	46a4      	mov	ip, r4
   8412c:	462c      	mov	r4, r5
   8412e:	460d      	mov	r5, r1
   84130:	4422      	add	r2, r4
   84132:	2b07      	cmp	r3, #7
   84134:	9215      	str	r2, [sp, #84]	; 0x54
   84136:	6035      	str	r5, [r6, #0]
   84138:	6074      	str	r4, [r6, #4]
   8413a:	9314      	str	r3, [sp, #80]	; 0x50
   8413c:	f300 836d 	bgt.w	8481a <_vfiprintf_r+0x9f2>
   84140:	3608      	adds	r6, #8
   84142:	1c59      	adds	r1, r3, #1
   84144:	e1de      	b.n	84504 <_vfiprintf_r+0x6dc>
   84146:	f01a 0f20 	tst.w	sl, #32
   8414a:	9004      	str	r0, [sp, #16]
   8414c:	46ac      	mov	ip, r5
   8414e:	f000 808d 	beq.w	8426c <_vfiprintf_r+0x444>
   84152:	9d08      	ldr	r5, [sp, #32]
   84154:	1deb      	adds	r3, r5, #7
   84156:	f023 0307 	bic.w	r3, r3, #7
   8415a:	f103 0b08 	add.w	fp, r3, #8
   8415e:	e9d3 4500 	ldrd	r4, r5, [r3]
   84162:	f8cd b020 	str.w	fp, [sp, #32]
   84166:	2301      	movs	r3, #1
   84168:	e76f      	b.n	8404a <_vfiprintf_r+0x222>
   8416a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8416e:	f898 3000 	ldrb.w	r3, [r8]
   84172:	e6c6      	b.n	83f02 <_vfiprintf_r+0xda>
   84174:	f04a 0a10 	orr.w	sl, sl, #16
   84178:	f01a 0f20 	tst.w	sl, #32
   8417c:	9004      	str	r0, [sp, #16]
   8417e:	46ac      	mov	ip, r5
   84180:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84184:	f000 80c8 	beq.w	84318 <_vfiprintf_r+0x4f0>
   84188:	9c08      	ldr	r4, [sp, #32]
   8418a:	1de1      	adds	r1, r4, #7
   8418c:	f021 0107 	bic.w	r1, r1, #7
   84190:	e9d1 2300 	ldrd	r2, r3, [r1]
   84194:	3108      	adds	r1, #8
   84196:	9108      	str	r1, [sp, #32]
   84198:	4614      	mov	r4, r2
   8419a:	461d      	mov	r5, r3
   8419c:	2a00      	cmp	r2, #0
   8419e:	f173 0b00 	sbcs.w	fp, r3, #0
   841a2:	f2c0 83ce 	blt.w	84942 <_vfiprintf_r+0xb1a>
   841a6:	f1bc 0f00 	cmp.w	ip, #0
   841aa:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   841ae:	bfa8      	it	ge
   841b0:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   841b4:	ea54 0205 	orrs.w	r2, r4, r5
   841b8:	9007      	str	r0, [sp, #28]
   841ba:	f8cd c014 	str.w	ip, [sp, #20]
   841be:	f04f 0301 	mov.w	r3, #1
   841c2:	f43f af53 	beq.w	8406c <_vfiprintf_r+0x244>
   841c6:	2b01      	cmp	r3, #1
   841c8:	f000 8319 	beq.w	847fe <_vfiprintf_r+0x9d6>
   841cc:	2b02      	cmp	r3, #2
   841ce:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   841d2:	f040 824c 	bne.w	8466e <_vfiprintf_r+0x846>
   841d6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   841da:	4619      	mov	r1, r3
   841dc:	f004 000f 	and.w	r0, r4, #15
   841e0:	0922      	lsrs	r2, r4, #4
   841e2:	f81b 0000 	ldrb.w	r0, [fp, r0]
   841e6:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   841ea:	092b      	lsrs	r3, r5, #4
   841ec:	7008      	strb	r0, [r1, #0]
   841ee:	ea52 0003 	orrs.w	r0, r2, r3
   841f2:	460f      	mov	r7, r1
   841f4:	4614      	mov	r4, r2
   841f6:	461d      	mov	r5, r3
   841f8:	f101 31ff 	add.w	r1, r1, #4294967295
   841fc:	d1ee      	bne.n	841dc <_vfiprintf_r+0x3b4>
   841fe:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   84202:	ebc7 0309 	rsb	r3, r7, r9
   84206:	9305      	str	r3, [sp, #20]
   84208:	e742      	b.n	84090 <_vfiprintf_r+0x268>
   8420a:	f04a 0a10 	orr.w	sl, sl, #16
   8420e:	f01a 0320 	ands.w	r3, sl, #32
   84212:	9004      	str	r0, [sp, #16]
   84214:	46ac      	mov	ip, r5
   84216:	f47f af0c 	bne.w	84032 <_vfiprintf_r+0x20a>
   8421a:	f01a 0210 	ands.w	r2, sl, #16
   8421e:	f040 8311 	bne.w	84844 <_vfiprintf_r+0xa1c>
   84222:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   84226:	f000 830d 	beq.w	84844 <_vfiprintf_r+0xa1c>
   8422a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8422e:	4613      	mov	r3, r2
   84230:	f8bb 4000 	ldrh.w	r4, [fp]
   84234:	f10b 0b04 	add.w	fp, fp, #4
   84238:	2500      	movs	r5, #0
   8423a:	f8cd b020 	str.w	fp, [sp, #32]
   8423e:	e704      	b.n	8404a <_vfiprintf_r+0x222>
   84240:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84244:	2000      	movs	r0, #0
   84246:	f818 3b01 	ldrb.w	r3, [r8], #1
   8424a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8424e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   84252:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84256:	2a09      	cmp	r2, #9
   84258:	d9f5      	bls.n	84246 <_vfiprintf_r+0x41e>
   8425a:	e654      	b.n	83f06 <_vfiprintf_r+0xde>
   8425c:	f04a 0a10 	orr.w	sl, sl, #16
   84260:	f01a 0f20 	tst.w	sl, #32
   84264:	9004      	str	r0, [sp, #16]
   84266:	46ac      	mov	ip, r5
   84268:	f47f af73 	bne.w	84152 <_vfiprintf_r+0x32a>
   8426c:	f01a 0f10 	tst.w	sl, #16
   84270:	f040 82ef 	bne.w	84852 <_vfiprintf_r+0xa2a>
   84274:	f01a 0f40 	tst.w	sl, #64	; 0x40
   84278:	f000 82eb 	beq.w	84852 <_vfiprintf_r+0xa2a>
   8427c:	f8dd b020 	ldr.w	fp, [sp, #32]
   84280:	2500      	movs	r5, #0
   84282:	f8bb 4000 	ldrh.w	r4, [fp]
   84286:	f10b 0b04 	add.w	fp, fp, #4
   8428a:	2301      	movs	r3, #1
   8428c:	f8cd b020 	str.w	fp, [sp, #32]
   84290:	e6db      	b.n	8404a <_vfiprintf_r+0x222>
   84292:	46ac      	mov	ip, r5
   84294:	4d51      	ldr	r5, [pc, #324]	; (843dc <_vfiprintf_r+0x5b4>)
   84296:	f01a 0f20 	tst.w	sl, #32
   8429a:	9004      	str	r0, [sp, #16]
   8429c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   842a0:	950a      	str	r5, [sp, #40]	; 0x28
   842a2:	f000 80f0 	beq.w	84486 <_vfiprintf_r+0x65e>
   842a6:	9d08      	ldr	r5, [sp, #32]
   842a8:	1dea      	adds	r2, r5, #7
   842aa:	f022 0207 	bic.w	r2, r2, #7
   842ae:	f102 0b08 	add.w	fp, r2, #8
   842b2:	f8cd b020 	str.w	fp, [sp, #32]
   842b6:	e9d2 4500 	ldrd	r4, r5, [r2]
   842ba:	f01a 0f01 	tst.w	sl, #1
   842be:	f000 82aa 	beq.w	84816 <_vfiprintf_r+0x9ee>
   842c2:	ea54 0b05 	orrs.w	fp, r4, r5
   842c6:	f000 82a6 	beq.w	84816 <_vfiprintf_r+0x9ee>
   842ca:	2230      	movs	r2, #48	; 0x30
   842cc:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   842d0:	f04a 0a02 	orr.w	sl, sl, #2
   842d4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   842d8:	2302      	movs	r3, #2
   842da:	e6b6      	b.n	8404a <_vfiprintf_r+0x222>
   842dc:	9b08      	ldr	r3, [sp, #32]
   842de:	f8dd b020 	ldr.w	fp, [sp, #32]
   842e2:	681b      	ldr	r3, [r3, #0]
   842e4:	2401      	movs	r4, #1
   842e6:	f04f 0500 	mov.w	r5, #0
   842ea:	f10b 0b04 	add.w	fp, fp, #4
   842ee:	9004      	str	r0, [sp, #16]
   842f0:	9403      	str	r4, [sp, #12]
   842f2:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   842f6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   842fa:	f8cd b020 	str.w	fp, [sp, #32]
   842fe:	9405      	str	r4, [sp, #20]
   84300:	af16      	add	r7, sp, #88	; 0x58
   84302:	f04f 0c00 	mov.w	ip, #0
   84306:	e6d0      	b.n	840aa <_vfiprintf_r+0x282>
   84308:	f01a 0f20 	tst.w	sl, #32
   8430c:	9004      	str	r0, [sp, #16]
   8430e:	46ac      	mov	ip, r5
   84310:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84314:	f47f af38 	bne.w	84188 <_vfiprintf_r+0x360>
   84318:	f01a 0f10 	tst.w	sl, #16
   8431c:	f040 82a7 	bne.w	8486e <_vfiprintf_r+0xa46>
   84320:	f01a 0f40 	tst.w	sl, #64	; 0x40
   84324:	f000 82a3 	beq.w	8486e <_vfiprintf_r+0xa46>
   84328:	f8dd b020 	ldr.w	fp, [sp, #32]
   8432c:	f9bb 4000 	ldrsh.w	r4, [fp]
   84330:	f10b 0b04 	add.w	fp, fp, #4
   84334:	17e5      	asrs	r5, r4, #31
   84336:	4622      	mov	r2, r4
   84338:	462b      	mov	r3, r5
   8433a:	f8cd b020 	str.w	fp, [sp, #32]
   8433e:	e72d      	b.n	8419c <_vfiprintf_r+0x374>
   84340:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   84344:	f898 3000 	ldrb.w	r3, [r8]
   84348:	e5db      	b.n	83f02 <_vfiprintf_r+0xda>
   8434a:	f898 3000 	ldrb.w	r3, [r8]
   8434e:	4642      	mov	r2, r8
   84350:	2b6c      	cmp	r3, #108	; 0x6c
   84352:	bf03      	ittte	eq
   84354:	f108 0801 	addeq.w	r8, r8, #1
   84358:	f04a 0a20 	orreq.w	sl, sl, #32
   8435c:	7853      	ldrbeq	r3, [r2, #1]
   8435e:	f04a 0a10 	orrne.w	sl, sl, #16
   84362:	e5ce      	b.n	83f02 <_vfiprintf_r+0xda>
   84364:	f01a 0f20 	tst.w	sl, #32
   84368:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8436c:	f000 82f7 	beq.w	8495e <_vfiprintf_r+0xb36>
   84370:	9c08      	ldr	r4, [sp, #32]
   84372:	6821      	ldr	r1, [r4, #0]
   84374:	9c09      	ldr	r4, [sp, #36]	; 0x24
   84376:	17e5      	asrs	r5, r4, #31
   84378:	462b      	mov	r3, r5
   8437a:	9d08      	ldr	r5, [sp, #32]
   8437c:	4622      	mov	r2, r4
   8437e:	3504      	adds	r5, #4
   84380:	9508      	str	r5, [sp, #32]
   84382:	e9c1 2300 	strd	r2, r3, [r1]
   84386:	e582      	b.n	83e8e <_vfiprintf_r+0x66>
   84388:	9c08      	ldr	r4, [sp, #32]
   8438a:	46ac      	mov	ip, r5
   8438c:	6827      	ldr	r7, [r4, #0]
   8438e:	f04f 0500 	mov.w	r5, #0
   84392:	9004      	str	r0, [sp, #16]
   84394:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   84398:	3404      	adds	r4, #4
   8439a:	2f00      	cmp	r7, #0
   8439c:	f000 8332 	beq.w	84a04 <_vfiprintf_r+0xbdc>
   843a0:	f1bc 0f00 	cmp.w	ip, #0
   843a4:	4638      	mov	r0, r7
   843a6:	f2c0 8307 	blt.w	849b8 <_vfiprintf_r+0xb90>
   843aa:	4662      	mov	r2, ip
   843ac:	2100      	movs	r1, #0
   843ae:	f8cd c004 	str.w	ip, [sp, #4]
   843b2:	f001 fbb1 	bl	85b18 <memchr>
   843b6:	f8dd c004 	ldr.w	ip, [sp, #4]
   843ba:	2800      	cmp	r0, #0
   843bc:	f000 833a 	beq.w	84a34 <_vfiprintf_r+0xc0c>
   843c0:	1bc0      	subs	r0, r0, r7
   843c2:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   843c6:	4560      	cmp	r0, ip
   843c8:	bfa8      	it	ge
   843ca:	4660      	movge	r0, ip
   843cc:	9005      	str	r0, [sp, #20]
   843ce:	9408      	str	r4, [sp, #32]
   843d0:	9507      	str	r5, [sp, #28]
   843d2:	f04f 0c00 	mov.w	ip, #0
   843d6:	e65b      	b.n	84090 <_vfiprintf_r+0x268>
   843d8:	0008660c 	.word	0x0008660c
   843dc:	000865cc 	.word	0x000865cc
   843e0:	9b08      	ldr	r3, [sp, #32]
   843e2:	f8dd b020 	ldr.w	fp, [sp, #32]
   843e6:	9004      	str	r0, [sp, #16]
   843e8:	48b2      	ldr	r0, [pc, #712]	; (846b4 <_vfiprintf_r+0x88c>)
   843ea:	681c      	ldr	r4, [r3, #0]
   843ec:	2230      	movs	r2, #48	; 0x30
   843ee:	2378      	movs	r3, #120	; 0x78
   843f0:	f10b 0b04 	add.w	fp, fp, #4
   843f4:	46ac      	mov	ip, r5
   843f6:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   843fa:	f04a 0a02 	orr.w	sl, sl, #2
   843fe:	f8cd b020 	str.w	fp, [sp, #32]
   84402:	2500      	movs	r5, #0
   84404:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   84408:	900a      	str	r0, [sp, #40]	; 0x28
   8440a:	2302      	movs	r3, #2
   8440c:	e61d      	b.n	8404a <_vfiprintf_r+0x222>
   8440e:	f04a 0a20 	orr.w	sl, sl, #32
   84412:	f898 3000 	ldrb.w	r3, [r8]
   84416:	e574      	b.n	83f02 <_vfiprintf_r+0xda>
   84418:	f8dd b020 	ldr.w	fp, [sp, #32]
   8441c:	f8db 0000 	ldr.w	r0, [fp]
   84420:	f10b 0304 	add.w	r3, fp, #4
   84424:	2800      	cmp	r0, #0
   84426:	f6ff adf7 	blt.w	84018 <_vfiprintf_r+0x1f0>
   8442a:	9308      	str	r3, [sp, #32]
   8442c:	f898 3000 	ldrb.w	r3, [r8]
   84430:	e567      	b.n	83f02 <_vfiprintf_r+0xda>
   84432:	f898 3000 	ldrb.w	r3, [r8]
   84436:	212b      	movs	r1, #43	; 0x2b
   84438:	e563      	b.n	83f02 <_vfiprintf_r+0xda>
   8443a:	f898 3000 	ldrb.w	r3, [r8]
   8443e:	f108 0401 	add.w	r4, r8, #1
   84442:	2b2a      	cmp	r3, #42	; 0x2a
   84444:	f000 8305 	beq.w	84a52 <_vfiprintf_r+0xc2a>
   84448:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8444c:	2a09      	cmp	r2, #9
   8444e:	bf98      	it	ls
   84450:	2500      	movls	r5, #0
   84452:	f200 82fa 	bhi.w	84a4a <_vfiprintf_r+0xc22>
   84456:	f814 3b01 	ldrb.w	r3, [r4], #1
   8445a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8445e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   84462:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84466:	2a09      	cmp	r2, #9
   84468:	d9f5      	bls.n	84456 <_vfiprintf_r+0x62e>
   8446a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   8446e:	46a0      	mov	r8, r4
   84470:	e549      	b.n	83f06 <_vfiprintf_r+0xde>
   84472:	4c90      	ldr	r4, [pc, #576]	; (846b4 <_vfiprintf_r+0x88c>)
   84474:	f01a 0f20 	tst.w	sl, #32
   84478:	9004      	str	r0, [sp, #16]
   8447a:	46ac      	mov	ip, r5
   8447c:	940a      	str	r4, [sp, #40]	; 0x28
   8447e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84482:	f47f af10 	bne.w	842a6 <_vfiprintf_r+0x47e>
   84486:	f01a 0f10 	tst.w	sl, #16
   8448a:	f040 81ea 	bne.w	84862 <_vfiprintf_r+0xa3a>
   8448e:	f01a 0f40 	tst.w	sl, #64	; 0x40
   84492:	f000 81e6 	beq.w	84862 <_vfiprintf_r+0xa3a>
   84496:	f8dd b020 	ldr.w	fp, [sp, #32]
   8449a:	2500      	movs	r5, #0
   8449c:	f8bb 4000 	ldrh.w	r4, [fp]
   844a0:	f10b 0b04 	add.w	fp, fp, #4
   844a4:	f8cd b020 	str.w	fp, [sp, #32]
   844a8:	e707      	b.n	842ba <_vfiprintf_r+0x492>
   844aa:	f898 3000 	ldrb.w	r3, [r8]
   844ae:	2900      	cmp	r1, #0
   844b0:	f47f ad27 	bne.w	83f02 <_vfiprintf_r+0xda>
   844b4:	2120      	movs	r1, #32
   844b6:	e524      	b.n	83f02 <_vfiprintf_r+0xda>
   844b8:	f04a 0a01 	orr.w	sl, sl, #1
   844bc:	f898 3000 	ldrb.w	r3, [r8]
   844c0:	e51f      	b.n	83f02 <_vfiprintf_r+0xda>
   844c2:	9004      	str	r0, [sp, #16]
   844c4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   844c8:	2b00      	cmp	r3, #0
   844ca:	f000 80f9 	beq.w	846c0 <_vfiprintf_r+0x898>
   844ce:	2501      	movs	r5, #1
   844d0:	f04f 0b00 	mov.w	fp, #0
   844d4:	9503      	str	r5, [sp, #12]
   844d6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   844da:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   844de:	9505      	str	r5, [sp, #20]
   844e0:	af16      	add	r7, sp, #88	; 0x58
   844e2:	e70e      	b.n	84302 <_vfiprintf_r+0x4da>
   844e4:	9806      	ldr	r0, [sp, #24]
   844e6:	9902      	ldr	r1, [sp, #8]
   844e8:	aa13      	add	r2, sp, #76	; 0x4c
   844ea:	f7ff fc61 	bl	83db0 <__sprint_r.part.0>
   844ee:	2800      	cmp	r0, #0
   844f0:	f040 80ed 	bne.w	846ce <_vfiprintf_r+0x8a6>
   844f4:	9814      	ldr	r0, [sp, #80]	; 0x50
   844f6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   844f8:	1c43      	adds	r3, r0, #1
   844fa:	46cc      	mov	ip, r9
   844fc:	e5fe      	b.n	840fc <_vfiprintf_r+0x2d4>
   844fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84500:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84502:	1c59      	adds	r1, r3, #1
   84504:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   84508:	b168      	cbz	r0, 84526 <_vfiprintf_r+0x6fe>
   8450a:	3201      	adds	r2, #1
   8450c:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   84510:	2301      	movs	r3, #1
   84512:	2907      	cmp	r1, #7
   84514:	9215      	str	r2, [sp, #84]	; 0x54
   84516:	9114      	str	r1, [sp, #80]	; 0x50
   84518:	e886 0009 	stmia.w	r6, {r0, r3}
   8451c:	f300 8160 	bgt.w	847e0 <_vfiprintf_r+0x9b8>
   84520:	460b      	mov	r3, r1
   84522:	3608      	adds	r6, #8
   84524:	3101      	adds	r1, #1
   84526:	9c07      	ldr	r4, [sp, #28]
   84528:	b164      	cbz	r4, 84544 <_vfiprintf_r+0x71c>
   8452a:	3202      	adds	r2, #2
   8452c:	a812      	add	r0, sp, #72	; 0x48
   8452e:	2302      	movs	r3, #2
   84530:	2907      	cmp	r1, #7
   84532:	9215      	str	r2, [sp, #84]	; 0x54
   84534:	9114      	str	r1, [sp, #80]	; 0x50
   84536:	e886 0009 	stmia.w	r6, {r0, r3}
   8453a:	f300 8157 	bgt.w	847ec <_vfiprintf_r+0x9c4>
   8453e:	460b      	mov	r3, r1
   84540:	3608      	adds	r6, #8
   84542:	3101      	adds	r1, #1
   84544:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   84546:	2d80      	cmp	r5, #128	; 0x80
   84548:	f000 8101 	beq.w	8474e <_vfiprintf_r+0x926>
   8454c:	9d05      	ldr	r5, [sp, #20]
   8454e:	ebc5 040c 	rsb	r4, r5, ip
   84552:	2c00      	cmp	r4, #0
   84554:	dd2f      	ble.n	845b6 <_vfiprintf_r+0x78e>
   84556:	2c10      	cmp	r4, #16
   84558:	4d57      	ldr	r5, [pc, #348]	; (846b8 <_vfiprintf_r+0x890>)
   8455a:	dd22      	ble.n	845a2 <_vfiprintf_r+0x77a>
   8455c:	4630      	mov	r0, r6
   8455e:	f04f 0b10 	mov.w	fp, #16
   84562:	462e      	mov	r6, r5
   84564:	4625      	mov	r5, r4
   84566:	9c06      	ldr	r4, [sp, #24]
   84568:	e006      	b.n	84578 <_vfiprintf_r+0x750>
   8456a:	f103 0c02 	add.w	ip, r3, #2
   8456e:	3008      	adds	r0, #8
   84570:	460b      	mov	r3, r1
   84572:	3d10      	subs	r5, #16
   84574:	2d10      	cmp	r5, #16
   84576:	dd10      	ble.n	8459a <_vfiprintf_r+0x772>
   84578:	1c59      	adds	r1, r3, #1
   8457a:	3210      	adds	r2, #16
   8457c:	2907      	cmp	r1, #7
   8457e:	9215      	str	r2, [sp, #84]	; 0x54
   84580:	e880 0840 	stmia.w	r0, {r6, fp}
   84584:	9114      	str	r1, [sp, #80]	; 0x50
   84586:	ddf0      	ble.n	8456a <_vfiprintf_r+0x742>
   84588:	2a00      	cmp	r2, #0
   8458a:	d163      	bne.n	84654 <_vfiprintf_r+0x82c>
   8458c:	3d10      	subs	r5, #16
   8458e:	2d10      	cmp	r5, #16
   84590:	f04f 0c01 	mov.w	ip, #1
   84594:	4613      	mov	r3, r2
   84596:	4648      	mov	r0, r9
   84598:	dcee      	bgt.n	84578 <_vfiprintf_r+0x750>
   8459a:	462c      	mov	r4, r5
   8459c:	4661      	mov	r1, ip
   8459e:	4635      	mov	r5, r6
   845a0:	4606      	mov	r6, r0
   845a2:	4422      	add	r2, r4
   845a4:	2907      	cmp	r1, #7
   845a6:	9215      	str	r2, [sp, #84]	; 0x54
   845a8:	6035      	str	r5, [r6, #0]
   845aa:	6074      	str	r4, [r6, #4]
   845ac:	9114      	str	r1, [sp, #80]	; 0x50
   845ae:	f300 80c1 	bgt.w	84734 <_vfiprintf_r+0x90c>
   845b2:	3608      	adds	r6, #8
   845b4:	3101      	adds	r1, #1
   845b6:	9d05      	ldr	r5, [sp, #20]
   845b8:	2907      	cmp	r1, #7
   845ba:	442a      	add	r2, r5
   845bc:	9215      	str	r2, [sp, #84]	; 0x54
   845be:	6037      	str	r7, [r6, #0]
   845c0:	6075      	str	r5, [r6, #4]
   845c2:	9114      	str	r1, [sp, #80]	; 0x50
   845c4:	f340 80c1 	ble.w	8474a <_vfiprintf_r+0x922>
   845c8:	2a00      	cmp	r2, #0
   845ca:	f040 8130 	bne.w	8482e <_vfiprintf_r+0xa06>
   845ce:	9214      	str	r2, [sp, #80]	; 0x50
   845d0:	464e      	mov	r6, r9
   845d2:	f01a 0f04 	tst.w	sl, #4
   845d6:	f000 808b 	beq.w	846f0 <_vfiprintf_r+0x8c8>
   845da:	9d04      	ldr	r5, [sp, #16]
   845dc:	f8dd b00c 	ldr.w	fp, [sp, #12]
   845e0:	ebcb 0405 	rsb	r4, fp, r5
   845e4:	2c00      	cmp	r4, #0
   845e6:	f340 8083 	ble.w	846f0 <_vfiprintf_r+0x8c8>
   845ea:	2c10      	cmp	r4, #16
   845ec:	f340 821e 	ble.w	84a2c <_vfiprintf_r+0xc04>
   845f0:	9914      	ldr	r1, [sp, #80]	; 0x50
   845f2:	4d32      	ldr	r5, [pc, #200]	; (846bc <_vfiprintf_r+0x894>)
   845f4:	2710      	movs	r7, #16
   845f6:	f8dd a018 	ldr.w	sl, [sp, #24]
   845fa:	f8dd b008 	ldr.w	fp, [sp, #8]
   845fe:	e005      	b.n	8460c <_vfiprintf_r+0x7e4>
   84600:	1c88      	adds	r0, r1, #2
   84602:	3608      	adds	r6, #8
   84604:	4619      	mov	r1, r3
   84606:	3c10      	subs	r4, #16
   84608:	2c10      	cmp	r4, #16
   8460a:	dd10      	ble.n	8462e <_vfiprintf_r+0x806>
   8460c:	1c4b      	adds	r3, r1, #1
   8460e:	3210      	adds	r2, #16
   84610:	2b07      	cmp	r3, #7
   84612:	9215      	str	r2, [sp, #84]	; 0x54
   84614:	e886 00a0 	stmia.w	r6, {r5, r7}
   84618:	9314      	str	r3, [sp, #80]	; 0x50
   8461a:	ddf1      	ble.n	84600 <_vfiprintf_r+0x7d8>
   8461c:	2a00      	cmp	r2, #0
   8461e:	d17d      	bne.n	8471c <_vfiprintf_r+0x8f4>
   84620:	3c10      	subs	r4, #16
   84622:	2c10      	cmp	r4, #16
   84624:	f04f 0001 	mov.w	r0, #1
   84628:	4611      	mov	r1, r2
   8462a:	464e      	mov	r6, r9
   8462c:	dcee      	bgt.n	8460c <_vfiprintf_r+0x7e4>
   8462e:	4422      	add	r2, r4
   84630:	2807      	cmp	r0, #7
   84632:	9215      	str	r2, [sp, #84]	; 0x54
   84634:	6035      	str	r5, [r6, #0]
   84636:	6074      	str	r4, [r6, #4]
   84638:	9014      	str	r0, [sp, #80]	; 0x50
   8463a:	dd59      	ble.n	846f0 <_vfiprintf_r+0x8c8>
   8463c:	2a00      	cmp	r2, #0
   8463e:	d14f      	bne.n	846e0 <_vfiprintf_r+0x8b8>
   84640:	9c09      	ldr	r4, [sp, #36]	; 0x24
   84642:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84646:	9d04      	ldr	r5, [sp, #16]
   84648:	45ab      	cmp	fp, r5
   8464a:	bfac      	ite	ge
   8464c:	445c      	addge	r4, fp
   8464e:	1964      	addlt	r4, r4, r5
   84650:	9409      	str	r4, [sp, #36]	; 0x24
   84652:	e05e      	b.n	84712 <_vfiprintf_r+0x8ea>
   84654:	4620      	mov	r0, r4
   84656:	9902      	ldr	r1, [sp, #8]
   84658:	aa13      	add	r2, sp, #76	; 0x4c
   8465a:	f7ff fba9 	bl	83db0 <__sprint_r.part.0>
   8465e:	2800      	cmp	r0, #0
   84660:	d135      	bne.n	846ce <_vfiprintf_r+0x8a6>
   84662:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84664:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84666:	f103 0c01 	add.w	ip, r3, #1
   8466a:	4648      	mov	r0, r9
   8466c:	e781      	b.n	84572 <_vfiprintf_r+0x74a>
   8466e:	08e0      	lsrs	r0, r4, #3
   84670:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   84674:	f004 0207 	and.w	r2, r4, #7
   84678:	08e9      	lsrs	r1, r5, #3
   8467a:	3230      	adds	r2, #48	; 0x30
   8467c:	ea50 0b01 	orrs.w	fp, r0, r1
   84680:	461f      	mov	r7, r3
   84682:	701a      	strb	r2, [r3, #0]
   84684:	4604      	mov	r4, r0
   84686:	460d      	mov	r5, r1
   84688:	f103 33ff 	add.w	r3, r3, #4294967295
   8468c:	d1ef      	bne.n	8466e <_vfiprintf_r+0x846>
   8468e:	f01a 0f01 	tst.w	sl, #1
   84692:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   84696:	4639      	mov	r1, r7
   84698:	f000 80b9 	beq.w	8480e <_vfiprintf_r+0x9e6>
   8469c:	2a30      	cmp	r2, #48	; 0x30
   8469e:	f43f acf4 	beq.w	8408a <_vfiprintf_r+0x262>
   846a2:	461f      	mov	r7, r3
   846a4:	ebc7 0509 	rsb	r5, r7, r9
   846a8:	2330      	movs	r3, #48	; 0x30
   846aa:	9505      	str	r5, [sp, #20]
   846ac:	f801 3c01 	strb.w	r3, [r1, #-1]
   846b0:	e4ee      	b.n	84090 <_vfiprintf_r+0x268>
   846b2:	bf00      	nop
   846b4:	000865e0 	.word	0x000865e0
   846b8:	000865fc 	.word	0x000865fc
   846bc:	0008660c 	.word	0x0008660c
   846c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
   846c2:	b123      	cbz	r3, 846ce <_vfiprintf_r+0x8a6>
   846c4:	9806      	ldr	r0, [sp, #24]
   846c6:	9902      	ldr	r1, [sp, #8]
   846c8:	aa13      	add	r2, sp, #76	; 0x4c
   846ca:	f7ff fb71 	bl	83db0 <__sprint_r.part.0>
   846ce:	9c02      	ldr	r4, [sp, #8]
   846d0:	89a3      	ldrh	r3, [r4, #12]
   846d2:	065b      	lsls	r3, r3, #25
   846d4:	f53f ac98 	bmi.w	84008 <_vfiprintf_r+0x1e0>
   846d8:	9809      	ldr	r0, [sp, #36]	; 0x24
   846da:	b031      	add	sp, #196	; 0xc4
   846dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   846e0:	9806      	ldr	r0, [sp, #24]
   846e2:	9902      	ldr	r1, [sp, #8]
   846e4:	aa13      	add	r2, sp, #76	; 0x4c
   846e6:	f7ff fb63 	bl	83db0 <__sprint_r.part.0>
   846ea:	2800      	cmp	r0, #0
   846ec:	d1ef      	bne.n	846ce <_vfiprintf_r+0x8a6>
   846ee:	9a15      	ldr	r2, [sp, #84]	; 0x54
   846f0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   846f2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   846f6:	9d04      	ldr	r5, [sp, #16]
   846f8:	45ab      	cmp	fp, r5
   846fa:	bfac      	ite	ge
   846fc:	445c      	addge	r4, fp
   846fe:	1964      	addlt	r4, r4, r5
   84700:	9409      	str	r4, [sp, #36]	; 0x24
   84702:	b132      	cbz	r2, 84712 <_vfiprintf_r+0x8ea>
   84704:	9806      	ldr	r0, [sp, #24]
   84706:	9902      	ldr	r1, [sp, #8]
   84708:	aa13      	add	r2, sp, #76	; 0x4c
   8470a:	f7ff fb51 	bl	83db0 <__sprint_r.part.0>
   8470e:	2800      	cmp	r0, #0
   84710:	d1dd      	bne.n	846ce <_vfiprintf_r+0x8a6>
   84712:	2000      	movs	r0, #0
   84714:	9014      	str	r0, [sp, #80]	; 0x50
   84716:	464e      	mov	r6, r9
   84718:	f7ff bbb9 	b.w	83e8e <_vfiprintf_r+0x66>
   8471c:	4650      	mov	r0, sl
   8471e:	4659      	mov	r1, fp
   84720:	aa13      	add	r2, sp, #76	; 0x4c
   84722:	f7ff fb45 	bl	83db0 <__sprint_r.part.0>
   84726:	2800      	cmp	r0, #0
   84728:	d1d1      	bne.n	846ce <_vfiprintf_r+0x8a6>
   8472a:	9914      	ldr	r1, [sp, #80]	; 0x50
   8472c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8472e:	1c48      	adds	r0, r1, #1
   84730:	464e      	mov	r6, r9
   84732:	e768      	b.n	84606 <_vfiprintf_r+0x7de>
   84734:	2a00      	cmp	r2, #0
   84736:	f040 80f7 	bne.w	84928 <_vfiprintf_r+0xb00>
   8473a:	9c05      	ldr	r4, [sp, #20]
   8473c:	2301      	movs	r3, #1
   8473e:	9720      	str	r7, [sp, #128]	; 0x80
   84740:	9421      	str	r4, [sp, #132]	; 0x84
   84742:	9415      	str	r4, [sp, #84]	; 0x54
   84744:	4622      	mov	r2, r4
   84746:	9314      	str	r3, [sp, #80]	; 0x50
   84748:	464e      	mov	r6, r9
   8474a:	3608      	adds	r6, #8
   8474c:	e741      	b.n	845d2 <_vfiprintf_r+0x7aa>
   8474e:	9d04      	ldr	r5, [sp, #16]
   84750:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84754:	ebcb 0405 	rsb	r4, fp, r5
   84758:	2c00      	cmp	r4, #0
   8475a:	f77f aef7 	ble.w	8454c <_vfiprintf_r+0x724>
   8475e:	2c10      	cmp	r4, #16
   84760:	4da6      	ldr	r5, [pc, #664]	; (849fc <_vfiprintf_r+0xbd4>)
   84762:	f340 8170 	ble.w	84a46 <_vfiprintf_r+0xc1e>
   84766:	4629      	mov	r1, r5
   84768:	f04f 0b10 	mov.w	fp, #16
   8476c:	4625      	mov	r5, r4
   8476e:	4664      	mov	r4, ip
   84770:	46b4      	mov	ip, r6
   84772:	460e      	mov	r6, r1
   84774:	e006      	b.n	84784 <_vfiprintf_r+0x95c>
   84776:	1c98      	adds	r0, r3, #2
   84778:	f10c 0c08 	add.w	ip, ip, #8
   8477c:	460b      	mov	r3, r1
   8477e:	3d10      	subs	r5, #16
   84780:	2d10      	cmp	r5, #16
   84782:	dd0f      	ble.n	847a4 <_vfiprintf_r+0x97c>
   84784:	1c59      	adds	r1, r3, #1
   84786:	3210      	adds	r2, #16
   84788:	2907      	cmp	r1, #7
   8478a:	9215      	str	r2, [sp, #84]	; 0x54
   8478c:	e88c 0840 	stmia.w	ip, {r6, fp}
   84790:	9114      	str	r1, [sp, #80]	; 0x50
   84792:	ddf0      	ble.n	84776 <_vfiprintf_r+0x94e>
   84794:	b9ba      	cbnz	r2, 847c6 <_vfiprintf_r+0x99e>
   84796:	3d10      	subs	r5, #16
   84798:	2d10      	cmp	r5, #16
   8479a:	f04f 0001 	mov.w	r0, #1
   8479e:	4613      	mov	r3, r2
   847a0:	46cc      	mov	ip, r9
   847a2:	dcef      	bgt.n	84784 <_vfiprintf_r+0x95c>
   847a4:	4633      	mov	r3, r6
   847a6:	4666      	mov	r6, ip
   847a8:	46a4      	mov	ip, r4
   847aa:	462c      	mov	r4, r5
   847ac:	461d      	mov	r5, r3
   847ae:	4422      	add	r2, r4
   847b0:	2807      	cmp	r0, #7
   847b2:	9215      	str	r2, [sp, #84]	; 0x54
   847b4:	6035      	str	r5, [r6, #0]
   847b6:	6074      	str	r4, [r6, #4]
   847b8:	9014      	str	r0, [sp, #80]	; 0x50
   847ba:	f300 80af 	bgt.w	8491c <_vfiprintf_r+0xaf4>
   847be:	3608      	adds	r6, #8
   847c0:	1c41      	adds	r1, r0, #1
   847c2:	4603      	mov	r3, r0
   847c4:	e6c2      	b.n	8454c <_vfiprintf_r+0x724>
   847c6:	9806      	ldr	r0, [sp, #24]
   847c8:	9902      	ldr	r1, [sp, #8]
   847ca:	aa13      	add	r2, sp, #76	; 0x4c
   847cc:	f7ff faf0 	bl	83db0 <__sprint_r.part.0>
   847d0:	2800      	cmp	r0, #0
   847d2:	f47f af7c 	bne.w	846ce <_vfiprintf_r+0x8a6>
   847d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   847d8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   847da:	1c58      	adds	r0, r3, #1
   847dc:	46cc      	mov	ip, r9
   847de:	e7ce      	b.n	8477e <_vfiprintf_r+0x956>
   847e0:	2a00      	cmp	r2, #0
   847e2:	d179      	bne.n	848d8 <_vfiprintf_r+0xab0>
   847e4:	4619      	mov	r1, r3
   847e6:	464e      	mov	r6, r9
   847e8:	4613      	mov	r3, r2
   847ea:	e69c      	b.n	84526 <_vfiprintf_r+0x6fe>
   847ec:	2a00      	cmp	r2, #0
   847ee:	f040 8084 	bne.w	848fa <_vfiprintf_r+0xad2>
   847f2:	2101      	movs	r1, #1
   847f4:	4613      	mov	r3, r2
   847f6:	464e      	mov	r6, r9
   847f8:	e6a4      	b.n	84544 <_vfiprintf_r+0x71c>
   847fa:	464f      	mov	r7, r9
   847fc:	e448      	b.n	84090 <_vfiprintf_r+0x268>
   847fe:	2d00      	cmp	r5, #0
   84800:	bf08      	it	eq
   84802:	2c0a      	cmpeq	r4, #10
   84804:	d246      	bcs.n	84894 <_vfiprintf_r+0xa6c>
   84806:	3430      	adds	r4, #48	; 0x30
   84808:	af30      	add	r7, sp, #192	; 0xc0
   8480a:	f807 4d41 	strb.w	r4, [r7, #-65]!
   8480e:	ebc7 0309 	rsb	r3, r7, r9
   84812:	9305      	str	r3, [sp, #20]
   84814:	e43c      	b.n	84090 <_vfiprintf_r+0x268>
   84816:	2302      	movs	r3, #2
   84818:	e417      	b.n	8404a <_vfiprintf_r+0x222>
   8481a:	2a00      	cmp	r2, #0
   8481c:	f040 80af 	bne.w	8497e <_vfiprintf_r+0xb56>
   84820:	4613      	mov	r3, r2
   84822:	2101      	movs	r1, #1
   84824:	464e      	mov	r6, r9
   84826:	e66d      	b.n	84504 <_vfiprintf_r+0x6dc>
   84828:	4644      	mov	r4, r8
   8482a:	f7ff bb58 	b.w	83ede <_vfiprintf_r+0xb6>
   8482e:	9806      	ldr	r0, [sp, #24]
   84830:	9902      	ldr	r1, [sp, #8]
   84832:	aa13      	add	r2, sp, #76	; 0x4c
   84834:	f7ff fabc 	bl	83db0 <__sprint_r.part.0>
   84838:	2800      	cmp	r0, #0
   8483a:	f47f af48 	bne.w	846ce <_vfiprintf_r+0x8a6>
   8483e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84840:	464e      	mov	r6, r9
   84842:	e6c6      	b.n	845d2 <_vfiprintf_r+0x7aa>
   84844:	9d08      	ldr	r5, [sp, #32]
   84846:	682c      	ldr	r4, [r5, #0]
   84848:	3504      	adds	r5, #4
   8484a:	9508      	str	r5, [sp, #32]
   8484c:	2500      	movs	r5, #0
   8484e:	f7ff bbfc 	b.w	8404a <_vfiprintf_r+0x222>
   84852:	9d08      	ldr	r5, [sp, #32]
   84854:	2301      	movs	r3, #1
   84856:	682c      	ldr	r4, [r5, #0]
   84858:	3504      	adds	r5, #4
   8485a:	9508      	str	r5, [sp, #32]
   8485c:	2500      	movs	r5, #0
   8485e:	f7ff bbf4 	b.w	8404a <_vfiprintf_r+0x222>
   84862:	9d08      	ldr	r5, [sp, #32]
   84864:	682c      	ldr	r4, [r5, #0]
   84866:	3504      	adds	r5, #4
   84868:	9508      	str	r5, [sp, #32]
   8486a:	2500      	movs	r5, #0
   8486c:	e525      	b.n	842ba <_vfiprintf_r+0x492>
   8486e:	9d08      	ldr	r5, [sp, #32]
   84870:	682c      	ldr	r4, [r5, #0]
   84872:	3504      	adds	r5, #4
   84874:	9508      	str	r5, [sp, #32]
   84876:	17e5      	asrs	r5, r4, #31
   84878:	4622      	mov	r2, r4
   8487a:	462b      	mov	r3, r5
   8487c:	e48e      	b.n	8419c <_vfiprintf_r+0x374>
   8487e:	9806      	ldr	r0, [sp, #24]
   84880:	9902      	ldr	r1, [sp, #8]
   84882:	aa13      	add	r2, sp, #76	; 0x4c
   84884:	f7ff fa94 	bl	83db0 <__sprint_r.part.0>
   84888:	2800      	cmp	r0, #0
   8488a:	f47f af20 	bne.w	846ce <_vfiprintf_r+0x8a6>
   8488e:	464e      	mov	r6, r9
   84890:	f7ff bb9a 	b.w	83fc8 <_vfiprintf_r+0x1a0>
   84894:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   84898:	9603      	str	r6, [sp, #12]
   8489a:	465e      	mov	r6, fp
   8489c:	46e3      	mov	fp, ip
   8489e:	4620      	mov	r0, r4
   848a0:	4629      	mov	r1, r5
   848a2:	220a      	movs	r2, #10
   848a4:	2300      	movs	r3, #0
   848a6:	f7fe fe1f 	bl	834e8 <__aeabi_uldivmod>
   848aa:	3230      	adds	r2, #48	; 0x30
   848ac:	7032      	strb	r2, [r6, #0]
   848ae:	4620      	mov	r0, r4
   848b0:	4629      	mov	r1, r5
   848b2:	220a      	movs	r2, #10
   848b4:	2300      	movs	r3, #0
   848b6:	f7fe fe17 	bl	834e8 <__aeabi_uldivmod>
   848ba:	4604      	mov	r4, r0
   848bc:	460d      	mov	r5, r1
   848be:	ea54 0005 	orrs.w	r0, r4, r5
   848c2:	4637      	mov	r7, r6
   848c4:	f106 36ff 	add.w	r6, r6, #4294967295
   848c8:	d1e9      	bne.n	8489e <_vfiprintf_r+0xa76>
   848ca:	ebc7 0309 	rsb	r3, r7, r9
   848ce:	46dc      	mov	ip, fp
   848d0:	9e03      	ldr	r6, [sp, #12]
   848d2:	9305      	str	r3, [sp, #20]
   848d4:	f7ff bbdc 	b.w	84090 <_vfiprintf_r+0x268>
   848d8:	9806      	ldr	r0, [sp, #24]
   848da:	9902      	ldr	r1, [sp, #8]
   848dc:	aa13      	add	r2, sp, #76	; 0x4c
   848de:	f8cd c004 	str.w	ip, [sp, #4]
   848e2:	f7ff fa65 	bl	83db0 <__sprint_r.part.0>
   848e6:	f8dd c004 	ldr.w	ip, [sp, #4]
   848ea:	2800      	cmp	r0, #0
   848ec:	f47f aeef 	bne.w	846ce <_vfiprintf_r+0x8a6>
   848f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   848f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   848f4:	1c59      	adds	r1, r3, #1
   848f6:	464e      	mov	r6, r9
   848f8:	e615      	b.n	84526 <_vfiprintf_r+0x6fe>
   848fa:	9806      	ldr	r0, [sp, #24]
   848fc:	9902      	ldr	r1, [sp, #8]
   848fe:	aa13      	add	r2, sp, #76	; 0x4c
   84900:	f8cd c004 	str.w	ip, [sp, #4]
   84904:	f7ff fa54 	bl	83db0 <__sprint_r.part.0>
   84908:	f8dd c004 	ldr.w	ip, [sp, #4]
   8490c:	2800      	cmp	r0, #0
   8490e:	f47f aede 	bne.w	846ce <_vfiprintf_r+0x8a6>
   84912:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84914:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84916:	1c59      	adds	r1, r3, #1
   84918:	464e      	mov	r6, r9
   8491a:	e613      	b.n	84544 <_vfiprintf_r+0x71c>
   8491c:	2a00      	cmp	r2, #0
   8491e:	d156      	bne.n	849ce <_vfiprintf_r+0xba6>
   84920:	2101      	movs	r1, #1
   84922:	4613      	mov	r3, r2
   84924:	464e      	mov	r6, r9
   84926:	e611      	b.n	8454c <_vfiprintf_r+0x724>
   84928:	9806      	ldr	r0, [sp, #24]
   8492a:	9902      	ldr	r1, [sp, #8]
   8492c:	aa13      	add	r2, sp, #76	; 0x4c
   8492e:	f7ff fa3f 	bl	83db0 <__sprint_r.part.0>
   84932:	2800      	cmp	r0, #0
   84934:	f47f aecb 	bne.w	846ce <_vfiprintf_r+0x8a6>
   84938:	9914      	ldr	r1, [sp, #80]	; 0x50
   8493a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8493c:	3101      	adds	r1, #1
   8493e:	464e      	mov	r6, r9
   84940:	e639      	b.n	845b6 <_vfiprintf_r+0x78e>
   84942:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   84946:	4264      	negs	r4, r4
   84948:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8494c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   84950:	f8cd b01c 	str.w	fp, [sp, #28]
   84954:	f8cd c014 	str.w	ip, [sp, #20]
   84958:	2301      	movs	r3, #1
   8495a:	f7ff bb7e 	b.w	8405a <_vfiprintf_r+0x232>
   8495e:	f01a 0f10 	tst.w	sl, #16
   84962:	d11d      	bne.n	849a0 <_vfiprintf_r+0xb78>
   84964:	f01a 0f40 	tst.w	sl, #64	; 0x40
   84968:	d058      	beq.n	84a1c <_vfiprintf_r+0xbf4>
   8496a:	9d08      	ldr	r5, [sp, #32]
   8496c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   84970:	682b      	ldr	r3, [r5, #0]
   84972:	3504      	adds	r5, #4
   84974:	9508      	str	r5, [sp, #32]
   84976:	f8a3 b000 	strh.w	fp, [r3]
   8497a:	f7ff ba88 	b.w	83e8e <_vfiprintf_r+0x66>
   8497e:	9806      	ldr	r0, [sp, #24]
   84980:	9902      	ldr	r1, [sp, #8]
   84982:	aa13      	add	r2, sp, #76	; 0x4c
   84984:	f8cd c004 	str.w	ip, [sp, #4]
   84988:	f7ff fa12 	bl	83db0 <__sprint_r.part.0>
   8498c:	f8dd c004 	ldr.w	ip, [sp, #4]
   84990:	2800      	cmp	r0, #0
   84992:	f47f ae9c 	bne.w	846ce <_vfiprintf_r+0x8a6>
   84996:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84998:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8499a:	1c59      	adds	r1, r3, #1
   8499c:	464e      	mov	r6, r9
   8499e:	e5b1      	b.n	84504 <_vfiprintf_r+0x6dc>
   849a0:	f8dd b020 	ldr.w	fp, [sp, #32]
   849a4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   849a6:	f8db 3000 	ldr.w	r3, [fp]
   849aa:	f10b 0b04 	add.w	fp, fp, #4
   849ae:	f8cd b020 	str.w	fp, [sp, #32]
   849b2:	601c      	str	r4, [r3, #0]
   849b4:	f7ff ba6b 	b.w	83e8e <_vfiprintf_r+0x66>
   849b8:	9408      	str	r4, [sp, #32]
   849ba:	f001 fb95 	bl	860e8 <strlen>
   849be:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   849c2:	9005      	str	r0, [sp, #20]
   849c4:	9407      	str	r4, [sp, #28]
   849c6:	f04f 0c00 	mov.w	ip, #0
   849ca:	f7ff bb61 	b.w	84090 <_vfiprintf_r+0x268>
   849ce:	9806      	ldr	r0, [sp, #24]
   849d0:	9902      	ldr	r1, [sp, #8]
   849d2:	aa13      	add	r2, sp, #76	; 0x4c
   849d4:	f8cd c004 	str.w	ip, [sp, #4]
   849d8:	f7ff f9ea 	bl	83db0 <__sprint_r.part.0>
   849dc:	f8dd c004 	ldr.w	ip, [sp, #4]
   849e0:	2800      	cmp	r0, #0
   849e2:	f47f ae74 	bne.w	846ce <_vfiprintf_r+0x8a6>
   849e6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   849e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   849ea:	1c59      	adds	r1, r3, #1
   849ec:	464e      	mov	r6, r9
   849ee:	e5ad      	b.n	8454c <_vfiprintf_r+0x724>
   849f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   849f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   849f4:	3301      	adds	r3, #1
   849f6:	4d02      	ldr	r5, [pc, #8]	; (84a00 <_vfiprintf_r+0xbd8>)
   849f8:	f7ff bb9a 	b.w	84130 <_vfiprintf_r+0x308>
   849fc:	000865fc 	.word	0x000865fc
   84a00:	0008660c 	.word	0x0008660c
   84a04:	f1bc 0f06 	cmp.w	ip, #6
   84a08:	bf34      	ite	cc
   84a0a:	4663      	movcc	r3, ip
   84a0c:	2306      	movcs	r3, #6
   84a0e:	9408      	str	r4, [sp, #32]
   84a10:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   84a14:	9305      	str	r3, [sp, #20]
   84a16:	9403      	str	r4, [sp, #12]
   84a18:	4f16      	ldr	r7, [pc, #88]	; (84a74 <_vfiprintf_r+0xc4c>)
   84a1a:	e472      	b.n	84302 <_vfiprintf_r+0x4da>
   84a1c:	9c08      	ldr	r4, [sp, #32]
   84a1e:	9d09      	ldr	r5, [sp, #36]	; 0x24
   84a20:	6823      	ldr	r3, [r4, #0]
   84a22:	3404      	adds	r4, #4
   84a24:	9408      	str	r4, [sp, #32]
   84a26:	601d      	str	r5, [r3, #0]
   84a28:	f7ff ba31 	b.w	83e8e <_vfiprintf_r+0x66>
   84a2c:	9814      	ldr	r0, [sp, #80]	; 0x50
   84a2e:	4d12      	ldr	r5, [pc, #72]	; (84a78 <_vfiprintf_r+0xc50>)
   84a30:	3001      	adds	r0, #1
   84a32:	e5fc      	b.n	8462e <_vfiprintf_r+0x806>
   84a34:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   84a38:	f8cd c014 	str.w	ip, [sp, #20]
   84a3c:	9507      	str	r5, [sp, #28]
   84a3e:	9408      	str	r4, [sp, #32]
   84a40:	4684      	mov	ip, r0
   84a42:	f7ff bb25 	b.w	84090 <_vfiprintf_r+0x268>
   84a46:	4608      	mov	r0, r1
   84a48:	e6b1      	b.n	847ae <_vfiprintf_r+0x986>
   84a4a:	46a0      	mov	r8, r4
   84a4c:	2500      	movs	r5, #0
   84a4e:	f7ff ba5a 	b.w	83f06 <_vfiprintf_r+0xde>
   84a52:	f8dd b020 	ldr.w	fp, [sp, #32]
   84a56:	f898 3001 	ldrb.w	r3, [r8, #1]
   84a5a:	f8db 5000 	ldr.w	r5, [fp]
   84a5e:	f10b 0204 	add.w	r2, fp, #4
   84a62:	2d00      	cmp	r5, #0
   84a64:	9208      	str	r2, [sp, #32]
   84a66:	46a0      	mov	r8, r4
   84a68:	f6bf aa4b 	bge.w	83f02 <_vfiprintf_r+0xda>
   84a6c:	f04f 35ff 	mov.w	r5, #4294967295
   84a70:	f7ff ba47 	b.w	83f02 <_vfiprintf_r+0xda>
   84a74:	000865f4 	.word	0x000865f4
   84a78:	0008660c 	.word	0x0008660c

00084a7c <__sbprintf>:
   84a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84a80:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   84a82:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   84a86:	4688      	mov	r8, r1
   84a88:	9719      	str	r7, [sp, #100]	; 0x64
   84a8a:	f8d8 701c 	ldr.w	r7, [r8, #28]
   84a8e:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   84a92:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   84a96:	9707      	str	r7, [sp, #28]
   84a98:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   84a9c:	ac1a      	add	r4, sp, #104	; 0x68
   84a9e:	f44f 6580 	mov.w	r5, #1024	; 0x400
   84aa2:	f02a 0a02 	bic.w	sl, sl, #2
   84aa6:	2600      	movs	r6, #0
   84aa8:	4669      	mov	r1, sp
   84aaa:	9400      	str	r4, [sp, #0]
   84aac:	9404      	str	r4, [sp, #16]
   84aae:	9502      	str	r5, [sp, #8]
   84ab0:	9505      	str	r5, [sp, #20]
   84ab2:	f8ad a00c 	strh.w	sl, [sp, #12]
   84ab6:	f8ad 900e 	strh.w	r9, [sp, #14]
   84aba:	9709      	str	r7, [sp, #36]	; 0x24
   84abc:	9606      	str	r6, [sp, #24]
   84abe:	4605      	mov	r5, r0
   84ac0:	f7ff f9b2 	bl	83e28 <_vfiprintf_r>
   84ac4:	1e04      	subs	r4, r0, #0
   84ac6:	db07      	blt.n	84ad8 <__sbprintf+0x5c>
   84ac8:	4628      	mov	r0, r5
   84aca:	4669      	mov	r1, sp
   84acc:	f000 f92a 	bl	84d24 <_fflush_r>
   84ad0:	42b0      	cmp	r0, r6
   84ad2:	bf18      	it	ne
   84ad4:	f04f 34ff 	movne.w	r4, #4294967295
   84ad8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   84adc:	065b      	lsls	r3, r3, #25
   84ade:	d505      	bpl.n	84aec <__sbprintf+0x70>
   84ae0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   84ae4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84ae8:	f8a8 300c 	strh.w	r3, [r8, #12]
   84aec:	4620      	mov	r0, r4
   84aee:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   84af2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84af6:	bf00      	nop

00084af8 <__swsetup_r>:
   84af8:	4b2f      	ldr	r3, [pc, #188]	; (84bb8 <__swsetup_r+0xc0>)
   84afa:	b570      	push	{r4, r5, r6, lr}
   84afc:	4606      	mov	r6, r0
   84afe:	6818      	ldr	r0, [r3, #0]
   84b00:	460c      	mov	r4, r1
   84b02:	b110      	cbz	r0, 84b0a <__swsetup_r+0x12>
   84b04:	6b82      	ldr	r2, [r0, #56]	; 0x38
   84b06:	2a00      	cmp	r2, #0
   84b08:	d036      	beq.n	84b78 <__swsetup_r+0x80>
   84b0a:	89a5      	ldrh	r5, [r4, #12]
   84b0c:	b2ab      	uxth	r3, r5
   84b0e:	0719      	lsls	r1, r3, #28
   84b10:	d50c      	bpl.n	84b2c <__swsetup_r+0x34>
   84b12:	6922      	ldr	r2, [r4, #16]
   84b14:	b1aa      	cbz	r2, 84b42 <__swsetup_r+0x4a>
   84b16:	f013 0101 	ands.w	r1, r3, #1
   84b1a:	d01e      	beq.n	84b5a <__swsetup_r+0x62>
   84b1c:	6963      	ldr	r3, [r4, #20]
   84b1e:	2100      	movs	r1, #0
   84b20:	425b      	negs	r3, r3
   84b22:	61a3      	str	r3, [r4, #24]
   84b24:	60a1      	str	r1, [r4, #8]
   84b26:	b1f2      	cbz	r2, 84b66 <__swsetup_r+0x6e>
   84b28:	2000      	movs	r0, #0
   84b2a:	bd70      	pop	{r4, r5, r6, pc}
   84b2c:	06da      	lsls	r2, r3, #27
   84b2e:	d53a      	bpl.n	84ba6 <__swsetup_r+0xae>
   84b30:	075b      	lsls	r3, r3, #29
   84b32:	d424      	bmi.n	84b7e <__swsetup_r+0x86>
   84b34:	6922      	ldr	r2, [r4, #16]
   84b36:	f045 0308 	orr.w	r3, r5, #8
   84b3a:	81a3      	strh	r3, [r4, #12]
   84b3c:	b29b      	uxth	r3, r3
   84b3e:	2a00      	cmp	r2, #0
   84b40:	d1e9      	bne.n	84b16 <__swsetup_r+0x1e>
   84b42:	f403 7120 	and.w	r1, r3, #640	; 0x280
   84b46:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   84b4a:	d0e4      	beq.n	84b16 <__swsetup_r+0x1e>
   84b4c:	4630      	mov	r0, r6
   84b4e:	4621      	mov	r1, r4
   84b50:	f000 fcce 	bl	854f0 <__smakebuf_r>
   84b54:	89a3      	ldrh	r3, [r4, #12]
   84b56:	6922      	ldr	r2, [r4, #16]
   84b58:	e7dd      	b.n	84b16 <__swsetup_r+0x1e>
   84b5a:	0798      	lsls	r0, r3, #30
   84b5c:	bf58      	it	pl
   84b5e:	6961      	ldrpl	r1, [r4, #20]
   84b60:	60a1      	str	r1, [r4, #8]
   84b62:	2a00      	cmp	r2, #0
   84b64:	d1e0      	bne.n	84b28 <__swsetup_r+0x30>
   84b66:	89a3      	ldrh	r3, [r4, #12]
   84b68:	061a      	lsls	r2, r3, #24
   84b6a:	d5dd      	bpl.n	84b28 <__swsetup_r+0x30>
   84b6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84b70:	81a3      	strh	r3, [r4, #12]
   84b72:	f04f 30ff 	mov.w	r0, #4294967295
   84b76:	bd70      	pop	{r4, r5, r6, pc}
   84b78:	f000 f8f0 	bl	84d5c <__sinit>
   84b7c:	e7c5      	b.n	84b0a <__swsetup_r+0x12>
   84b7e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84b80:	b149      	cbz	r1, 84b96 <__swsetup_r+0x9e>
   84b82:	f104 0340 	add.w	r3, r4, #64	; 0x40
   84b86:	4299      	cmp	r1, r3
   84b88:	d003      	beq.n	84b92 <__swsetup_r+0x9a>
   84b8a:	4630      	mov	r0, r6
   84b8c:	f000 fa2a 	bl	84fe4 <_free_r>
   84b90:	89a5      	ldrh	r5, [r4, #12]
   84b92:	2300      	movs	r3, #0
   84b94:	6323      	str	r3, [r4, #48]	; 0x30
   84b96:	6922      	ldr	r2, [r4, #16]
   84b98:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   84b9c:	2100      	movs	r1, #0
   84b9e:	b2ad      	uxth	r5, r5
   84ba0:	6022      	str	r2, [r4, #0]
   84ba2:	6061      	str	r1, [r4, #4]
   84ba4:	e7c7      	b.n	84b36 <__swsetup_r+0x3e>
   84ba6:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   84baa:	2309      	movs	r3, #9
   84bac:	6033      	str	r3, [r6, #0]
   84bae:	f04f 30ff 	mov.w	r0, #4294967295
   84bb2:	81a5      	strh	r5, [r4, #12]
   84bb4:	bd70      	pop	{r4, r5, r6, pc}
   84bb6:	bf00      	nop
   84bb8:	20070608 	.word	0x20070608

00084bbc <register_fini>:
   84bbc:	4b02      	ldr	r3, [pc, #8]	; (84bc8 <register_fini+0xc>)
   84bbe:	b113      	cbz	r3, 84bc6 <register_fini+0xa>
   84bc0:	4802      	ldr	r0, [pc, #8]	; (84bcc <register_fini+0x10>)
   84bc2:	f000 b805 	b.w	84bd0 <atexit>
   84bc6:	4770      	bx	lr
   84bc8:	00000000 	.word	0x00000000
   84bcc:	00084e59 	.word	0x00084e59

00084bd0 <atexit>:
   84bd0:	4601      	mov	r1, r0
   84bd2:	2000      	movs	r0, #0
   84bd4:	4602      	mov	r2, r0
   84bd6:	4603      	mov	r3, r0
   84bd8:	f001 bb54 	b.w	86284 <__register_exitproc>

00084bdc <__sflush_r>:
   84bdc:	898b      	ldrh	r3, [r1, #12]
   84bde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84be2:	b29a      	uxth	r2, r3
   84be4:	460d      	mov	r5, r1
   84be6:	0711      	lsls	r1, r2, #28
   84be8:	4680      	mov	r8, r0
   84bea:	d43c      	bmi.n	84c66 <__sflush_r+0x8a>
   84bec:	686a      	ldr	r2, [r5, #4]
   84bee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84bf2:	2a00      	cmp	r2, #0
   84bf4:	81ab      	strh	r3, [r5, #12]
   84bf6:	dd59      	ble.n	84cac <__sflush_r+0xd0>
   84bf8:	6aac      	ldr	r4, [r5, #40]	; 0x28
   84bfa:	2c00      	cmp	r4, #0
   84bfc:	d04b      	beq.n	84c96 <__sflush_r+0xba>
   84bfe:	b29b      	uxth	r3, r3
   84c00:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   84c04:	2100      	movs	r1, #0
   84c06:	b292      	uxth	r2, r2
   84c08:	f8d8 6000 	ldr.w	r6, [r8]
   84c0c:	f8c8 1000 	str.w	r1, [r8]
   84c10:	2a00      	cmp	r2, #0
   84c12:	d04f      	beq.n	84cb4 <__sflush_r+0xd8>
   84c14:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   84c16:	075f      	lsls	r7, r3, #29
   84c18:	d505      	bpl.n	84c26 <__sflush_r+0x4a>
   84c1a:	6869      	ldr	r1, [r5, #4]
   84c1c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   84c1e:	1a52      	subs	r2, r2, r1
   84c20:	b10b      	cbz	r3, 84c26 <__sflush_r+0x4a>
   84c22:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   84c24:	1ad2      	subs	r2, r2, r3
   84c26:	4640      	mov	r0, r8
   84c28:	69e9      	ldr	r1, [r5, #28]
   84c2a:	2300      	movs	r3, #0
   84c2c:	47a0      	blx	r4
   84c2e:	1c44      	adds	r4, r0, #1
   84c30:	d04a      	beq.n	84cc8 <__sflush_r+0xec>
   84c32:	89ab      	ldrh	r3, [r5, #12]
   84c34:	692a      	ldr	r2, [r5, #16]
   84c36:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   84c3a:	b29b      	uxth	r3, r3
   84c3c:	2100      	movs	r1, #0
   84c3e:	602a      	str	r2, [r5, #0]
   84c40:	04da      	lsls	r2, r3, #19
   84c42:	81ab      	strh	r3, [r5, #12]
   84c44:	6069      	str	r1, [r5, #4]
   84c46:	d44c      	bmi.n	84ce2 <__sflush_r+0x106>
   84c48:	6b29      	ldr	r1, [r5, #48]	; 0x30
   84c4a:	f8c8 6000 	str.w	r6, [r8]
   84c4e:	b311      	cbz	r1, 84c96 <__sflush_r+0xba>
   84c50:	f105 0340 	add.w	r3, r5, #64	; 0x40
   84c54:	4299      	cmp	r1, r3
   84c56:	d002      	beq.n	84c5e <__sflush_r+0x82>
   84c58:	4640      	mov	r0, r8
   84c5a:	f000 f9c3 	bl	84fe4 <_free_r>
   84c5e:	2000      	movs	r0, #0
   84c60:	6328      	str	r0, [r5, #48]	; 0x30
   84c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84c66:	692e      	ldr	r6, [r5, #16]
   84c68:	b1ae      	cbz	r6, 84c96 <__sflush_r+0xba>
   84c6a:	0791      	lsls	r1, r2, #30
   84c6c:	682c      	ldr	r4, [r5, #0]
   84c6e:	bf0c      	ite	eq
   84c70:	696b      	ldreq	r3, [r5, #20]
   84c72:	2300      	movne	r3, #0
   84c74:	602e      	str	r6, [r5, #0]
   84c76:	1ba4      	subs	r4, r4, r6
   84c78:	60ab      	str	r3, [r5, #8]
   84c7a:	e00a      	b.n	84c92 <__sflush_r+0xb6>
   84c7c:	4632      	mov	r2, r6
   84c7e:	4623      	mov	r3, r4
   84c80:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   84c82:	4640      	mov	r0, r8
   84c84:	69e9      	ldr	r1, [r5, #28]
   84c86:	47b8      	blx	r7
   84c88:	2800      	cmp	r0, #0
   84c8a:	ebc0 0404 	rsb	r4, r0, r4
   84c8e:	4406      	add	r6, r0
   84c90:	dd04      	ble.n	84c9c <__sflush_r+0xc0>
   84c92:	2c00      	cmp	r4, #0
   84c94:	dcf2      	bgt.n	84c7c <__sflush_r+0xa0>
   84c96:	2000      	movs	r0, #0
   84c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84c9c:	89ab      	ldrh	r3, [r5, #12]
   84c9e:	f04f 30ff 	mov.w	r0, #4294967295
   84ca2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84ca6:	81ab      	strh	r3, [r5, #12]
   84ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84cac:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   84cae:	2a00      	cmp	r2, #0
   84cb0:	dca2      	bgt.n	84bf8 <__sflush_r+0x1c>
   84cb2:	e7f0      	b.n	84c96 <__sflush_r+0xba>
   84cb4:	2301      	movs	r3, #1
   84cb6:	4640      	mov	r0, r8
   84cb8:	69e9      	ldr	r1, [r5, #28]
   84cba:	47a0      	blx	r4
   84cbc:	1c43      	adds	r3, r0, #1
   84cbe:	4602      	mov	r2, r0
   84cc0:	d01e      	beq.n	84d00 <__sflush_r+0x124>
   84cc2:	89ab      	ldrh	r3, [r5, #12]
   84cc4:	6aac      	ldr	r4, [r5, #40]	; 0x28
   84cc6:	e7a6      	b.n	84c16 <__sflush_r+0x3a>
   84cc8:	f8d8 3000 	ldr.w	r3, [r8]
   84ccc:	b95b      	cbnz	r3, 84ce6 <__sflush_r+0x10a>
   84cce:	89aa      	ldrh	r2, [r5, #12]
   84cd0:	6929      	ldr	r1, [r5, #16]
   84cd2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   84cd6:	b292      	uxth	r2, r2
   84cd8:	606b      	str	r3, [r5, #4]
   84cda:	04d3      	lsls	r3, r2, #19
   84cdc:	81aa      	strh	r2, [r5, #12]
   84cde:	6029      	str	r1, [r5, #0]
   84ce0:	d5b2      	bpl.n	84c48 <__sflush_r+0x6c>
   84ce2:	6528      	str	r0, [r5, #80]	; 0x50
   84ce4:	e7b0      	b.n	84c48 <__sflush_r+0x6c>
   84ce6:	2b1d      	cmp	r3, #29
   84ce8:	d001      	beq.n	84cee <__sflush_r+0x112>
   84cea:	2b16      	cmp	r3, #22
   84cec:	d113      	bne.n	84d16 <__sflush_r+0x13a>
   84cee:	89a9      	ldrh	r1, [r5, #12]
   84cf0:	692b      	ldr	r3, [r5, #16]
   84cf2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   84cf6:	2200      	movs	r2, #0
   84cf8:	81a9      	strh	r1, [r5, #12]
   84cfa:	602b      	str	r3, [r5, #0]
   84cfc:	606a      	str	r2, [r5, #4]
   84cfe:	e7a3      	b.n	84c48 <__sflush_r+0x6c>
   84d00:	f8d8 3000 	ldr.w	r3, [r8]
   84d04:	2b00      	cmp	r3, #0
   84d06:	d0dc      	beq.n	84cc2 <__sflush_r+0xe6>
   84d08:	2b1d      	cmp	r3, #29
   84d0a:	d001      	beq.n	84d10 <__sflush_r+0x134>
   84d0c:	2b16      	cmp	r3, #22
   84d0e:	d1c5      	bne.n	84c9c <__sflush_r+0xc0>
   84d10:	f8c8 6000 	str.w	r6, [r8]
   84d14:	e7bf      	b.n	84c96 <__sflush_r+0xba>
   84d16:	89ab      	ldrh	r3, [r5, #12]
   84d18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84d1c:	81ab      	strh	r3, [r5, #12]
   84d1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84d22:	bf00      	nop

00084d24 <_fflush_r>:
   84d24:	b510      	push	{r4, lr}
   84d26:	4604      	mov	r4, r0
   84d28:	b082      	sub	sp, #8
   84d2a:	b108      	cbz	r0, 84d30 <_fflush_r+0xc>
   84d2c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84d2e:	b153      	cbz	r3, 84d46 <_fflush_r+0x22>
   84d30:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   84d34:	b908      	cbnz	r0, 84d3a <_fflush_r+0x16>
   84d36:	b002      	add	sp, #8
   84d38:	bd10      	pop	{r4, pc}
   84d3a:	4620      	mov	r0, r4
   84d3c:	b002      	add	sp, #8
   84d3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   84d42:	f7ff bf4b 	b.w	84bdc <__sflush_r>
   84d46:	9101      	str	r1, [sp, #4]
   84d48:	f000 f808 	bl	84d5c <__sinit>
   84d4c:	9901      	ldr	r1, [sp, #4]
   84d4e:	e7ef      	b.n	84d30 <_fflush_r+0xc>

00084d50 <_cleanup_r>:
   84d50:	4901      	ldr	r1, [pc, #4]	; (84d58 <_cleanup_r+0x8>)
   84d52:	f000 bb9f 	b.w	85494 <_fwalk>
   84d56:	bf00      	nop
   84d58:	000863d1 	.word	0x000863d1

00084d5c <__sinit>:
   84d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84d60:	6b84      	ldr	r4, [r0, #56]	; 0x38
   84d62:	b083      	sub	sp, #12
   84d64:	4607      	mov	r7, r0
   84d66:	2c00      	cmp	r4, #0
   84d68:	d165      	bne.n	84e36 <__sinit+0xda>
   84d6a:	687d      	ldr	r5, [r7, #4]
   84d6c:	4833      	ldr	r0, [pc, #204]	; (84e3c <__sinit+0xe0>)
   84d6e:	2304      	movs	r3, #4
   84d70:	2103      	movs	r1, #3
   84d72:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   84d76:	63f8      	str	r0, [r7, #60]	; 0x3c
   84d78:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   84d7c:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   84d80:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   84d84:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84d88:	81ab      	strh	r3, [r5, #12]
   84d8a:	602c      	str	r4, [r5, #0]
   84d8c:	606c      	str	r4, [r5, #4]
   84d8e:	60ac      	str	r4, [r5, #8]
   84d90:	666c      	str	r4, [r5, #100]	; 0x64
   84d92:	81ec      	strh	r4, [r5, #14]
   84d94:	612c      	str	r4, [r5, #16]
   84d96:	616c      	str	r4, [r5, #20]
   84d98:	61ac      	str	r4, [r5, #24]
   84d9a:	4621      	mov	r1, r4
   84d9c:	2208      	movs	r2, #8
   84d9e:	f7fe ff35 	bl	83c0c <memset>
   84da2:	f8df b09c 	ldr.w	fp, [pc, #156]	; 84e40 <__sinit+0xe4>
   84da6:	68be      	ldr	r6, [r7, #8]
   84da8:	f8df a098 	ldr.w	sl, [pc, #152]	; 84e44 <__sinit+0xe8>
   84dac:	f8df 9098 	ldr.w	r9, [pc, #152]	; 84e48 <__sinit+0xec>
   84db0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 84e4c <__sinit+0xf0>
   84db4:	2301      	movs	r3, #1
   84db6:	2209      	movs	r2, #9
   84db8:	61ed      	str	r5, [r5, #28]
   84dba:	f8c5 b020 	str.w	fp, [r5, #32]
   84dbe:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84dc2:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   84dc6:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   84dca:	4621      	mov	r1, r4
   84dcc:	81f3      	strh	r3, [r6, #14]
   84dce:	81b2      	strh	r2, [r6, #12]
   84dd0:	6034      	str	r4, [r6, #0]
   84dd2:	6074      	str	r4, [r6, #4]
   84dd4:	60b4      	str	r4, [r6, #8]
   84dd6:	6674      	str	r4, [r6, #100]	; 0x64
   84dd8:	6134      	str	r4, [r6, #16]
   84dda:	6174      	str	r4, [r6, #20]
   84ddc:	61b4      	str	r4, [r6, #24]
   84dde:	2208      	movs	r2, #8
   84de0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   84de4:	9301      	str	r3, [sp, #4]
   84de6:	f7fe ff11 	bl	83c0c <memset>
   84dea:	68fd      	ldr	r5, [r7, #12]
   84dec:	2012      	movs	r0, #18
   84dee:	2202      	movs	r2, #2
   84df0:	61f6      	str	r6, [r6, #28]
   84df2:	f8c6 b020 	str.w	fp, [r6, #32]
   84df6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   84dfa:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   84dfe:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   84e02:	4621      	mov	r1, r4
   84e04:	81a8      	strh	r0, [r5, #12]
   84e06:	81ea      	strh	r2, [r5, #14]
   84e08:	602c      	str	r4, [r5, #0]
   84e0a:	606c      	str	r4, [r5, #4]
   84e0c:	60ac      	str	r4, [r5, #8]
   84e0e:	666c      	str	r4, [r5, #100]	; 0x64
   84e10:	612c      	str	r4, [r5, #16]
   84e12:	616c      	str	r4, [r5, #20]
   84e14:	61ac      	str	r4, [r5, #24]
   84e16:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   84e1a:	2208      	movs	r2, #8
   84e1c:	f7fe fef6 	bl	83c0c <memset>
   84e20:	9b01      	ldr	r3, [sp, #4]
   84e22:	61ed      	str	r5, [r5, #28]
   84e24:	f8c5 b020 	str.w	fp, [r5, #32]
   84e28:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   84e2c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   84e30:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   84e34:	63bb      	str	r3, [r7, #56]	; 0x38
   84e36:	b003      	add	sp, #12
   84e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84e3c:	00084d51 	.word	0x00084d51
   84e40:	00086065 	.word	0x00086065
   84e44:	00086089 	.word	0x00086089
   84e48:	000860c1 	.word	0x000860c1
   84e4c:	000860e1 	.word	0x000860e1

00084e50 <__sfp_lock_acquire>:
   84e50:	4770      	bx	lr
   84e52:	bf00      	nop

00084e54 <__sfp_lock_release>:
   84e54:	4770      	bx	lr
   84e56:	bf00      	nop

00084e58 <__libc_fini_array>:
   84e58:	b538      	push	{r3, r4, r5, lr}
   84e5a:	4d09      	ldr	r5, [pc, #36]	; (84e80 <__libc_fini_array+0x28>)
   84e5c:	4c09      	ldr	r4, [pc, #36]	; (84e84 <__libc_fini_array+0x2c>)
   84e5e:	1b64      	subs	r4, r4, r5
   84e60:	10a4      	asrs	r4, r4, #2
   84e62:	bf18      	it	ne
   84e64:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   84e68:	d005      	beq.n	84e76 <__libc_fini_array+0x1e>
   84e6a:	3c01      	subs	r4, #1
   84e6c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   84e70:	4798      	blx	r3
   84e72:	2c00      	cmp	r4, #0
   84e74:	d1f9      	bne.n	84e6a <__libc_fini_array+0x12>
   84e76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   84e7a:	f001 bbd9 	b.w	86630 <_fini>
   84e7e:	bf00      	nop
   84e80:	0008663c 	.word	0x0008663c
   84e84:	00086640 	.word	0x00086640

00084e88 <_fputwc_r>:
   84e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84e8c:	8993      	ldrh	r3, [r2, #12]
   84e8e:	460f      	mov	r7, r1
   84e90:	0499      	lsls	r1, r3, #18
   84e92:	b082      	sub	sp, #8
   84e94:	4614      	mov	r4, r2
   84e96:	4680      	mov	r8, r0
   84e98:	d406      	bmi.n	84ea8 <_fputwc_r+0x20>
   84e9a:	6e52      	ldr	r2, [r2, #100]	; 0x64
   84e9c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   84ea0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   84ea4:	81a3      	strh	r3, [r4, #12]
   84ea6:	6662      	str	r2, [r4, #100]	; 0x64
   84ea8:	f000 fb1c 	bl	854e4 <__locale_mb_cur_max>
   84eac:	2801      	cmp	r0, #1
   84eae:	d03e      	beq.n	84f2e <_fputwc_r+0xa6>
   84eb0:	463a      	mov	r2, r7
   84eb2:	4640      	mov	r0, r8
   84eb4:	a901      	add	r1, sp, #4
   84eb6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   84eba:	f001 f999 	bl	861f0 <_wcrtomb_r>
   84ebe:	1c42      	adds	r2, r0, #1
   84ec0:	4606      	mov	r6, r0
   84ec2:	d02d      	beq.n	84f20 <_fputwc_r+0x98>
   84ec4:	2800      	cmp	r0, #0
   84ec6:	d03a      	beq.n	84f3e <_fputwc_r+0xb6>
   84ec8:	f89d 1004 	ldrb.w	r1, [sp, #4]
   84ecc:	2500      	movs	r5, #0
   84ece:	e009      	b.n	84ee4 <_fputwc_r+0x5c>
   84ed0:	6823      	ldr	r3, [r4, #0]
   84ed2:	7019      	strb	r1, [r3, #0]
   84ed4:	6823      	ldr	r3, [r4, #0]
   84ed6:	3301      	adds	r3, #1
   84ed8:	6023      	str	r3, [r4, #0]
   84eda:	3501      	adds	r5, #1
   84edc:	42b5      	cmp	r5, r6
   84ede:	d22e      	bcs.n	84f3e <_fputwc_r+0xb6>
   84ee0:	ab01      	add	r3, sp, #4
   84ee2:	5ce9      	ldrb	r1, [r5, r3]
   84ee4:	68a3      	ldr	r3, [r4, #8]
   84ee6:	3b01      	subs	r3, #1
   84ee8:	2b00      	cmp	r3, #0
   84eea:	60a3      	str	r3, [r4, #8]
   84eec:	daf0      	bge.n	84ed0 <_fputwc_r+0x48>
   84eee:	69a2      	ldr	r2, [r4, #24]
   84ef0:	4293      	cmp	r3, r2
   84ef2:	db06      	blt.n	84f02 <_fputwc_r+0x7a>
   84ef4:	6823      	ldr	r3, [r4, #0]
   84ef6:	7019      	strb	r1, [r3, #0]
   84ef8:	6823      	ldr	r3, [r4, #0]
   84efa:	7819      	ldrb	r1, [r3, #0]
   84efc:	3301      	adds	r3, #1
   84efe:	290a      	cmp	r1, #10
   84f00:	d1ea      	bne.n	84ed8 <_fputwc_r+0x50>
   84f02:	4640      	mov	r0, r8
   84f04:	4622      	mov	r2, r4
   84f06:	f001 f91f 	bl	86148 <__swbuf_r>
   84f0a:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   84f0e:	4258      	negs	r0, r3
   84f10:	4158      	adcs	r0, r3
   84f12:	2800      	cmp	r0, #0
   84f14:	d0e1      	beq.n	84eda <_fputwc_r+0x52>
   84f16:	f04f 30ff 	mov.w	r0, #4294967295
   84f1a:	b002      	add	sp, #8
   84f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84f20:	89a3      	ldrh	r3, [r4, #12]
   84f22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   84f26:	81a3      	strh	r3, [r4, #12]
   84f28:	b002      	add	sp, #8
   84f2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84f2e:	1e7b      	subs	r3, r7, #1
   84f30:	2bfe      	cmp	r3, #254	; 0xfe
   84f32:	d8bd      	bhi.n	84eb0 <_fputwc_r+0x28>
   84f34:	b2f9      	uxtb	r1, r7
   84f36:	4606      	mov	r6, r0
   84f38:	f88d 1004 	strb.w	r1, [sp, #4]
   84f3c:	e7c6      	b.n	84ecc <_fputwc_r+0x44>
   84f3e:	4638      	mov	r0, r7
   84f40:	b002      	add	sp, #8
   84f42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84f46:	bf00      	nop

00084f48 <_malloc_trim_r>:
   84f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84f4a:	4d23      	ldr	r5, [pc, #140]	; (84fd8 <_malloc_trim_r+0x90>)
   84f4c:	460f      	mov	r7, r1
   84f4e:	4604      	mov	r4, r0
   84f50:	f000 fe92 	bl	85c78 <__malloc_lock>
   84f54:	68ab      	ldr	r3, [r5, #8]
   84f56:	685e      	ldr	r6, [r3, #4]
   84f58:	f026 0603 	bic.w	r6, r6, #3
   84f5c:	1bf1      	subs	r1, r6, r7
   84f5e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   84f62:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   84f66:	f021 010f 	bic.w	r1, r1, #15
   84f6a:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   84f6e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   84f72:	db07      	blt.n	84f84 <_malloc_trim_r+0x3c>
   84f74:	4620      	mov	r0, r4
   84f76:	2100      	movs	r1, #0
   84f78:	f001 f862 	bl	86040 <_sbrk_r>
   84f7c:	68ab      	ldr	r3, [r5, #8]
   84f7e:	4433      	add	r3, r6
   84f80:	4298      	cmp	r0, r3
   84f82:	d004      	beq.n	84f8e <_malloc_trim_r+0x46>
   84f84:	4620      	mov	r0, r4
   84f86:	f000 fe79 	bl	85c7c <__malloc_unlock>
   84f8a:	2000      	movs	r0, #0
   84f8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84f8e:	4620      	mov	r0, r4
   84f90:	4279      	negs	r1, r7
   84f92:	f001 f855 	bl	86040 <_sbrk_r>
   84f96:	3001      	adds	r0, #1
   84f98:	d00d      	beq.n	84fb6 <_malloc_trim_r+0x6e>
   84f9a:	4b10      	ldr	r3, [pc, #64]	; (84fdc <_malloc_trim_r+0x94>)
   84f9c:	68aa      	ldr	r2, [r5, #8]
   84f9e:	6819      	ldr	r1, [r3, #0]
   84fa0:	1bf6      	subs	r6, r6, r7
   84fa2:	f046 0601 	orr.w	r6, r6, #1
   84fa6:	4620      	mov	r0, r4
   84fa8:	1bc9      	subs	r1, r1, r7
   84faa:	6056      	str	r6, [r2, #4]
   84fac:	6019      	str	r1, [r3, #0]
   84fae:	f000 fe65 	bl	85c7c <__malloc_unlock>
   84fb2:	2001      	movs	r0, #1
   84fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84fb6:	4620      	mov	r0, r4
   84fb8:	2100      	movs	r1, #0
   84fba:	f001 f841 	bl	86040 <_sbrk_r>
   84fbe:	68ab      	ldr	r3, [r5, #8]
   84fc0:	1ac2      	subs	r2, r0, r3
   84fc2:	2a0f      	cmp	r2, #15
   84fc4:	ddde      	ble.n	84f84 <_malloc_trim_r+0x3c>
   84fc6:	4d06      	ldr	r5, [pc, #24]	; (84fe0 <_malloc_trim_r+0x98>)
   84fc8:	4904      	ldr	r1, [pc, #16]	; (84fdc <_malloc_trim_r+0x94>)
   84fca:	682d      	ldr	r5, [r5, #0]
   84fcc:	f042 0201 	orr.w	r2, r2, #1
   84fd0:	1b40      	subs	r0, r0, r5
   84fd2:	605a      	str	r2, [r3, #4]
   84fd4:	6008      	str	r0, [r1, #0]
   84fd6:	e7d5      	b.n	84f84 <_malloc_trim_r+0x3c>
   84fd8:	20070630 	.word	0x20070630
   84fdc:	20070d48 	.word	0x20070d48
   84fe0:	20070a3c 	.word	0x20070a3c

00084fe4 <_free_r>:
   84fe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84fe8:	460d      	mov	r5, r1
   84fea:	4606      	mov	r6, r0
   84fec:	2900      	cmp	r1, #0
   84fee:	d055      	beq.n	8509c <_free_r+0xb8>
   84ff0:	f000 fe42 	bl	85c78 <__malloc_lock>
   84ff4:	f855 1c04 	ldr.w	r1, [r5, #-4]
   84ff8:	f8df c170 	ldr.w	ip, [pc, #368]	; 8516c <_free_r+0x188>
   84ffc:	f1a5 0408 	sub.w	r4, r5, #8
   85000:	f021 0301 	bic.w	r3, r1, #1
   85004:	18e2      	adds	r2, r4, r3
   85006:	f8dc 0008 	ldr.w	r0, [ip, #8]
   8500a:	6857      	ldr	r7, [r2, #4]
   8500c:	4290      	cmp	r0, r2
   8500e:	f027 0703 	bic.w	r7, r7, #3
   85012:	d068      	beq.n	850e6 <_free_r+0x102>
   85014:	f011 0101 	ands.w	r1, r1, #1
   85018:	6057      	str	r7, [r2, #4]
   8501a:	d032      	beq.n	85082 <_free_r+0x9e>
   8501c:	2100      	movs	r1, #0
   8501e:	19d0      	adds	r0, r2, r7
   85020:	6840      	ldr	r0, [r0, #4]
   85022:	07c0      	lsls	r0, r0, #31
   85024:	d406      	bmi.n	85034 <_free_r+0x50>
   85026:	443b      	add	r3, r7
   85028:	6890      	ldr	r0, [r2, #8]
   8502a:	2900      	cmp	r1, #0
   8502c:	d04d      	beq.n	850ca <_free_r+0xe6>
   8502e:	68d2      	ldr	r2, [r2, #12]
   85030:	60c2      	str	r2, [r0, #12]
   85032:	6090      	str	r0, [r2, #8]
   85034:	f043 0201 	orr.w	r2, r3, #1
   85038:	6062      	str	r2, [r4, #4]
   8503a:	50e3      	str	r3, [r4, r3]
   8503c:	b9e1      	cbnz	r1, 85078 <_free_r+0x94>
   8503e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   85042:	d32d      	bcc.n	850a0 <_free_r+0xbc>
   85044:	0a5a      	lsrs	r2, r3, #9
   85046:	2a04      	cmp	r2, #4
   85048:	d869      	bhi.n	8511e <_free_r+0x13a>
   8504a:	0998      	lsrs	r0, r3, #6
   8504c:	3038      	adds	r0, #56	; 0x38
   8504e:	0041      	lsls	r1, r0, #1
   85050:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   85054:	f8dc 2008 	ldr.w	r2, [ip, #8]
   85058:	4944      	ldr	r1, [pc, #272]	; (8516c <_free_r+0x188>)
   8505a:	4562      	cmp	r2, ip
   8505c:	d065      	beq.n	8512a <_free_r+0x146>
   8505e:	6851      	ldr	r1, [r2, #4]
   85060:	f021 0103 	bic.w	r1, r1, #3
   85064:	428b      	cmp	r3, r1
   85066:	d202      	bcs.n	8506e <_free_r+0x8a>
   85068:	6892      	ldr	r2, [r2, #8]
   8506a:	4594      	cmp	ip, r2
   8506c:	d1f7      	bne.n	8505e <_free_r+0x7a>
   8506e:	68d3      	ldr	r3, [r2, #12]
   85070:	60e3      	str	r3, [r4, #12]
   85072:	60a2      	str	r2, [r4, #8]
   85074:	609c      	str	r4, [r3, #8]
   85076:	60d4      	str	r4, [r2, #12]
   85078:	4630      	mov	r0, r6
   8507a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8507e:	f000 bdfd 	b.w	85c7c <__malloc_unlock>
   85082:	f855 5c08 	ldr.w	r5, [r5, #-8]
   85086:	f10c 0808 	add.w	r8, ip, #8
   8508a:	1b64      	subs	r4, r4, r5
   8508c:	68a0      	ldr	r0, [r4, #8]
   8508e:	442b      	add	r3, r5
   85090:	4540      	cmp	r0, r8
   85092:	d042      	beq.n	8511a <_free_r+0x136>
   85094:	68e5      	ldr	r5, [r4, #12]
   85096:	60c5      	str	r5, [r0, #12]
   85098:	60a8      	str	r0, [r5, #8]
   8509a:	e7c0      	b.n	8501e <_free_r+0x3a>
   8509c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   850a0:	08db      	lsrs	r3, r3, #3
   850a2:	109a      	asrs	r2, r3, #2
   850a4:	2001      	movs	r0, #1
   850a6:	4090      	lsls	r0, r2
   850a8:	f8dc 1004 	ldr.w	r1, [ip, #4]
   850ac:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   850b0:	689a      	ldr	r2, [r3, #8]
   850b2:	4301      	orrs	r1, r0
   850b4:	60a2      	str	r2, [r4, #8]
   850b6:	60e3      	str	r3, [r4, #12]
   850b8:	f8cc 1004 	str.w	r1, [ip, #4]
   850bc:	4630      	mov	r0, r6
   850be:	609c      	str	r4, [r3, #8]
   850c0:	60d4      	str	r4, [r2, #12]
   850c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   850c6:	f000 bdd9 	b.w	85c7c <__malloc_unlock>
   850ca:	4d29      	ldr	r5, [pc, #164]	; (85170 <_free_r+0x18c>)
   850cc:	42a8      	cmp	r0, r5
   850ce:	d1ae      	bne.n	8502e <_free_r+0x4a>
   850d0:	f043 0201 	orr.w	r2, r3, #1
   850d4:	f8cc 4014 	str.w	r4, [ip, #20]
   850d8:	f8cc 4010 	str.w	r4, [ip, #16]
   850dc:	60e0      	str	r0, [r4, #12]
   850de:	60a0      	str	r0, [r4, #8]
   850e0:	6062      	str	r2, [r4, #4]
   850e2:	50e3      	str	r3, [r4, r3]
   850e4:	e7c8      	b.n	85078 <_free_r+0x94>
   850e6:	441f      	add	r7, r3
   850e8:	07cb      	lsls	r3, r1, #31
   850ea:	d407      	bmi.n	850fc <_free_r+0x118>
   850ec:	f855 1c08 	ldr.w	r1, [r5, #-8]
   850f0:	1a64      	subs	r4, r4, r1
   850f2:	68e3      	ldr	r3, [r4, #12]
   850f4:	68a2      	ldr	r2, [r4, #8]
   850f6:	440f      	add	r7, r1
   850f8:	60d3      	str	r3, [r2, #12]
   850fa:	609a      	str	r2, [r3, #8]
   850fc:	4b1d      	ldr	r3, [pc, #116]	; (85174 <_free_r+0x190>)
   850fe:	f047 0201 	orr.w	r2, r7, #1
   85102:	681b      	ldr	r3, [r3, #0]
   85104:	6062      	str	r2, [r4, #4]
   85106:	429f      	cmp	r7, r3
   85108:	f8cc 4008 	str.w	r4, [ip, #8]
   8510c:	d3b4      	bcc.n	85078 <_free_r+0x94>
   8510e:	4b1a      	ldr	r3, [pc, #104]	; (85178 <_free_r+0x194>)
   85110:	4630      	mov	r0, r6
   85112:	6819      	ldr	r1, [r3, #0]
   85114:	f7ff ff18 	bl	84f48 <_malloc_trim_r>
   85118:	e7ae      	b.n	85078 <_free_r+0x94>
   8511a:	2101      	movs	r1, #1
   8511c:	e77f      	b.n	8501e <_free_r+0x3a>
   8511e:	2a14      	cmp	r2, #20
   85120:	d80b      	bhi.n	8513a <_free_r+0x156>
   85122:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   85126:	0041      	lsls	r1, r0, #1
   85128:	e792      	b.n	85050 <_free_r+0x6c>
   8512a:	1080      	asrs	r0, r0, #2
   8512c:	2501      	movs	r5, #1
   8512e:	4085      	lsls	r5, r0
   85130:	6848      	ldr	r0, [r1, #4]
   85132:	4613      	mov	r3, r2
   85134:	4328      	orrs	r0, r5
   85136:	6048      	str	r0, [r1, #4]
   85138:	e79a      	b.n	85070 <_free_r+0x8c>
   8513a:	2a54      	cmp	r2, #84	; 0x54
   8513c:	d803      	bhi.n	85146 <_free_r+0x162>
   8513e:	0b18      	lsrs	r0, r3, #12
   85140:	306e      	adds	r0, #110	; 0x6e
   85142:	0041      	lsls	r1, r0, #1
   85144:	e784      	b.n	85050 <_free_r+0x6c>
   85146:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8514a:	d803      	bhi.n	85154 <_free_r+0x170>
   8514c:	0bd8      	lsrs	r0, r3, #15
   8514e:	3077      	adds	r0, #119	; 0x77
   85150:	0041      	lsls	r1, r0, #1
   85152:	e77d      	b.n	85050 <_free_r+0x6c>
   85154:	f240 5154 	movw	r1, #1364	; 0x554
   85158:	428a      	cmp	r2, r1
   8515a:	d803      	bhi.n	85164 <_free_r+0x180>
   8515c:	0c98      	lsrs	r0, r3, #18
   8515e:	307c      	adds	r0, #124	; 0x7c
   85160:	0041      	lsls	r1, r0, #1
   85162:	e775      	b.n	85050 <_free_r+0x6c>
   85164:	21fc      	movs	r1, #252	; 0xfc
   85166:	207e      	movs	r0, #126	; 0x7e
   85168:	e772      	b.n	85050 <_free_r+0x6c>
   8516a:	bf00      	nop
   8516c:	20070630 	.word	0x20070630
   85170:	20070638 	.word	0x20070638
   85174:	20070a38 	.word	0x20070a38
   85178:	20070d44 	.word	0x20070d44

0008517c <__sfvwrite_r>:
   8517c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85180:	6893      	ldr	r3, [r2, #8]
   85182:	b083      	sub	sp, #12
   85184:	4616      	mov	r6, r2
   85186:	4681      	mov	r9, r0
   85188:	460c      	mov	r4, r1
   8518a:	b32b      	cbz	r3, 851d8 <__sfvwrite_r+0x5c>
   8518c:	898b      	ldrh	r3, [r1, #12]
   8518e:	0719      	lsls	r1, r3, #28
   85190:	d526      	bpl.n	851e0 <__sfvwrite_r+0x64>
   85192:	6922      	ldr	r2, [r4, #16]
   85194:	b322      	cbz	r2, 851e0 <__sfvwrite_r+0x64>
   85196:	f003 0202 	and.w	r2, r3, #2
   8519a:	b292      	uxth	r2, r2
   8519c:	6835      	ldr	r5, [r6, #0]
   8519e:	2a00      	cmp	r2, #0
   851a0:	d02c      	beq.n	851fc <__sfvwrite_r+0x80>
   851a2:	f04f 0a00 	mov.w	sl, #0
   851a6:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 85490 <__sfvwrite_r+0x314>
   851aa:	46d0      	mov	r8, sl
   851ac:	45d8      	cmp	r8, fp
   851ae:	bf34      	ite	cc
   851b0:	4643      	movcc	r3, r8
   851b2:	465b      	movcs	r3, fp
   851b4:	4652      	mov	r2, sl
   851b6:	4648      	mov	r0, r9
   851b8:	f1b8 0f00 	cmp.w	r8, #0
   851bc:	d04f      	beq.n	8525e <__sfvwrite_r+0xe2>
   851be:	69e1      	ldr	r1, [r4, #28]
   851c0:	6a67      	ldr	r7, [r4, #36]	; 0x24
   851c2:	47b8      	blx	r7
   851c4:	2800      	cmp	r0, #0
   851c6:	dd56      	ble.n	85276 <__sfvwrite_r+0xfa>
   851c8:	68b3      	ldr	r3, [r6, #8]
   851ca:	4482      	add	sl, r0
   851cc:	1a1b      	subs	r3, r3, r0
   851ce:	ebc0 0808 	rsb	r8, r0, r8
   851d2:	60b3      	str	r3, [r6, #8]
   851d4:	2b00      	cmp	r3, #0
   851d6:	d1e9      	bne.n	851ac <__sfvwrite_r+0x30>
   851d8:	2000      	movs	r0, #0
   851da:	b003      	add	sp, #12
   851dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   851e0:	4648      	mov	r0, r9
   851e2:	4621      	mov	r1, r4
   851e4:	f7ff fc88 	bl	84af8 <__swsetup_r>
   851e8:	2800      	cmp	r0, #0
   851ea:	f040 8148 	bne.w	8547e <__sfvwrite_r+0x302>
   851ee:	89a3      	ldrh	r3, [r4, #12]
   851f0:	6835      	ldr	r5, [r6, #0]
   851f2:	f003 0202 	and.w	r2, r3, #2
   851f6:	b292      	uxth	r2, r2
   851f8:	2a00      	cmp	r2, #0
   851fa:	d1d2      	bne.n	851a2 <__sfvwrite_r+0x26>
   851fc:	f013 0a01 	ands.w	sl, r3, #1
   85200:	d142      	bne.n	85288 <__sfvwrite_r+0x10c>
   85202:	46d0      	mov	r8, sl
   85204:	f1b8 0f00 	cmp.w	r8, #0
   85208:	d023      	beq.n	85252 <__sfvwrite_r+0xd6>
   8520a:	059a      	lsls	r2, r3, #22
   8520c:	68a7      	ldr	r7, [r4, #8]
   8520e:	d576      	bpl.n	852fe <__sfvwrite_r+0x182>
   85210:	45b8      	cmp	r8, r7
   85212:	f0c0 80a4 	bcc.w	8535e <__sfvwrite_r+0x1e2>
   85216:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8521a:	f040 80b2 	bne.w	85382 <__sfvwrite_r+0x206>
   8521e:	6820      	ldr	r0, [r4, #0]
   85220:	46bb      	mov	fp, r7
   85222:	4651      	mov	r1, sl
   85224:	465a      	mov	r2, fp
   85226:	f000 fcc1 	bl	85bac <memmove>
   8522a:	68a2      	ldr	r2, [r4, #8]
   8522c:	6821      	ldr	r1, [r4, #0]
   8522e:	1bd2      	subs	r2, r2, r7
   85230:	eb01 030b 	add.w	r3, r1, fp
   85234:	60a2      	str	r2, [r4, #8]
   85236:	6023      	str	r3, [r4, #0]
   85238:	4642      	mov	r2, r8
   8523a:	68b3      	ldr	r3, [r6, #8]
   8523c:	4492      	add	sl, r2
   8523e:	1a9b      	subs	r3, r3, r2
   85240:	ebc2 0808 	rsb	r8, r2, r8
   85244:	60b3      	str	r3, [r6, #8]
   85246:	2b00      	cmp	r3, #0
   85248:	d0c6      	beq.n	851d8 <__sfvwrite_r+0x5c>
   8524a:	89a3      	ldrh	r3, [r4, #12]
   8524c:	f1b8 0f00 	cmp.w	r8, #0
   85250:	d1db      	bne.n	8520a <__sfvwrite_r+0x8e>
   85252:	f8d5 a000 	ldr.w	sl, [r5]
   85256:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8525a:	3508      	adds	r5, #8
   8525c:	e7d2      	b.n	85204 <__sfvwrite_r+0x88>
   8525e:	f8d5 a000 	ldr.w	sl, [r5]
   85262:	f8d5 8004 	ldr.w	r8, [r5, #4]
   85266:	3508      	adds	r5, #8
   85268:	e7a0      	b.n	851ac <__sfvwrite_r+0x30>
   8526a:	4648      	mov	r0, r9
   8526c:	4621      	mov	r1, r4
   8526e:	f7ff fd59 	bl	84d24 <_fflush_r>
   85272:	2800      	cmp	r0, #0
   85274:	d059      	beq.n	8532a <__sfvwrite_r+0x1ae>
   85276:	89a3      	ldrh	r3, [r4, #12]
   85278:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8527c:	f04f 30ff 	mov.w	r0, #4294967295
   85280:	81a3      	strh	r3, [r4, #12]
   85282:	b003      	add	sp, #12
   85284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85288:	4692      	mov	sl, r2
   8528a:	9201      	str	r2, [sp, #4]
   8528c:	4693      	mov	fp, r2
   8528e:	4690      	mov	r8, r2
   85290:	f1b8 0f00 	cmp.w	r8, #0
   85294:	d02b      	beq.n	852ee <__sfvwrite_r+0x172>
   85296:	9f01      	ldr	r7, [sp, #4]
   85298:	2f00      	cmp	r7, #0
   8529a:	d064      	beq.n	85366 <__sfvwrite_r+0x1ea>
   8529c:	6820      	ldr	r0, [r4, #0]
   8529e:	6921      	ldr	r1, [r4, #16]
   852a0:	45c2      	cmp	sl, r8
   852a2:	bf34      	ite	cc
   852a4:	4653      	movcc	r3, sl
   852a6:	4643      	movcs	r3, r8
   852a8:	4288      	cmp	r0, r1
   852aa:	461f      	mov	r7, r3
   852ac:	f8d4 c008 	ldr.w	ip, [r4, #8]
   852b0:	6962      	ldr	r2, [r4, #20]
   852b2:	d903      	bls.n	852bc <__sfvwrite_r+0x140>
   852b4:	4494      	add	ip, r2
   852b6:	4563      	cmp	r3, ip
   852b8:	f300 80ae 	bgt.w	85418 <__sfvwrite_r+0x29c>
   852bc:	4293      	cmp	r3, r2
   852be:	db36      	blt.n	8532e <__sfvwrite_r+0x1b2>
   852c0:	4613      	mov	r3, r2
   852c2:	6a67      	ldr	r7, [r4, #36]	; 0x24
   852c4:	4648      	mov	r0, r9
   852c6:	69e1      	ldr	r1, [r4, #28]
   852c8:	465a      	mov	r2, fp
   852ca:	47b8      	blx	r7
   852cc:	1e07      	subs	r7, r0, #0
   852ce:	ddd2      	ble.n	85276 <__sfvwrite_r+0xfa>
   852d0:	ebba 0a07 	subs.w	sl, sl, r7
   852d4:	d03a      	beq.n	8534c <__sfvwrite_r+0x1d0>
   852d6:	68b3      	ldr	r3, [r6, #8]
   852d8:	44bb      	add	fp, r7
   852da:	1bdb      	subs	r3, r3, r7
   852dc:	ebc7 0808 	rsb	r8, r7, r8
   852e0:	60b3      	str	r3, [r6, #8]
   852e2:	2b00      	cmp	r3, #0
   852e4:	f43f af78 	beq.w	851d8 <__sfvwrite_r+0x5c>
   852e8:	f1b8 0f00 	cmp.w	r8, #0
   852ec:	d1d3      	bne.n	85296 <__sfvwrite_r+0x11a>
   852ee:	2700      	movs	r7, #0
   852f0:	f8d5 b000 	ldr.w	fp, [r5]
   852f4:	f8d5 8004 	ldr.w	r8, [r5, #4]
   852f8:	9701      	str	r7, [sp, #4]
   852fa:	3508      	adds	r5, #8
   852fc:	e7c8      	b.n	85290 <__sfvwrite_r+0x114>
   852fe:	6820      	ldr	r0, [r4, #0]
   85300:	6923      	ldr	r3, [r4, #16]
   85302:	4298      	cmp	r0, r3
   85304:	d802      	bhi.n	8530c <__sfvwrite_r+0x190>
   85306:	6963      	ldr	r3, [r4, #20]
   85308:	4598      	cmp	r8, r3
   8530a:	d272      	bcs.n	853f2 <__sfvwrite_r+0x276>
   8530c:	45b8      	cmp	r8, r7
   8530e:	bf38      	it	cc
   85310:	4647      	movcc	r7, r8
   85312:	463a      	mov	r2, r7
   85314:	4651      	mov	r1, sl
   85316:	f000 fc49 	bl	85bac <memmove>
   8531a:	68a3      	ldr	r3, [r4, #8]
   8531c:	6822      	ldr	r2, [r4, #0]
   8531e:	1bdb      	subs	r3, r3, r7
   85320:	443a      	add	r2, r7
   85322:	60a3      	str	r3, [r4, #8]
   85324:	6022      	str	r2, [r4, #0]
   85326:	2b00      	cmp	r3, #0
   85328:	d09f      	beq.n	8526a <__sfvwrite_r+0xee>
   8532a:	463a      	mov	r2, r7
   8532c:	e785      	b.n	8523a <__sfvwrite_r+0xbe>
   8532e:	461a      	mov	r2, r3
   85330:	4659      	mov	r1, fp
   85332:	9300      	str	r3, [sp, #0]
   85334:	f000 fc3a 	bl	85bac <memmove>
   85338:	9b00      	ldr	r3, [sp, #0]
   8533a:	68a1      	ldr	r1, [r4, #8]
   8533c:	6822      	ldr	r2, [r4, #0]
   8533e:	1ac9      	subs	r1, r1, r3
   85340:	ebba 0a07 	subs.w	sl, sl, r7
   85344:	4413      	add	r3, r2
   85346:	60a1      	str	r1, [r4, #8]
   85348:	6023      	str	r3, [r4, #0]
   8534a:	d1c4      	bne.n	852d6 <__sfvwrite_r+0x15a>
   8534c:	4648      	mov	r0, r9
   8534e:	4621      	mov	r1, r4
   85350:	f7ff fce8 	bl	84d24 <_fflush_r>
   85354:	2800      	cmp	r0, #0
   85356:	d18e      	bne.n	85276 <__sfvwrite_r+0xfa>
   85358:	f8cd a004 	str.w	sl, [sp, #4]
   8535c:	e7bb      	b.n	852d6 <__sfvwrite_r+0x15a>
   8535e:	6820      	ldr	r0, [r4, #0]
   85360:	4647      	mov	r7, r8
   85362:	46c3      	mov	fp, r8
   85364:	e75d      	b.n	85222 <__sfvwrite_r+0xa6>
   85366:	4658      	mov	r0, fp
   85368:	210a      	movs	r1, #10
   8536a:	4642      	mov	r2, r8
   8536c:	f000 fbd4 	bl	85b18 <memchr>
   85370:	2800      	cmp	r0, #0
   85372:	d07f      	beq.n	85474 <__sfvwrite_r+0x2f8>
   85374:	f100 0a01 	add.w	sl, r0, #1
   85378:	2701      	movs	r7, #1
   8537a:	ebcb 0a0a 	rsb	sl, fp, sl
   8537e:	9701      	str	r7, [sp, #4]
   85380:	e78c      	b.n	8529c <__sfvwrite_r+0x120>
   85382:	6822      	ldr	r2, [r4, #0]
   85384:	6921      	ldr	r1, [r4, #16]
   85386:	6967      	ldr	r7, [r4, #20]
   85388:	ebc1 0c02 	rsb	ip, r1, r2
   8538c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   85390:	f10c 0201 	add.w	r2, ip, #1
   85394:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   85398:	4442      	add	r2, r8
   8539a:	107f      	asrs	r7, r7, #1
   8539c:	4297      	cmp	r7, r2
   8539e:	bf34      	ite	cc
   853a0:	4617      	movcc	r7, r2
   853a2:	463a      	movcs	r2, r7
   853a4:	055b      	lsls	r3, r3, #21
   853a6:	d54f      	bpl.n	85448 <__sfvwrite_r+0x2cc>
   853a8:	4611      	mov	r1, r2
   853aa:	4648      	mov	r0, r9
   853ac:	f8cd c000 	str.w	ip, [sp]
   853b0:	f000 f916 	bl	855e0 <_malloc_r>
   853b4:	f8dd c000 	ldr.w	ip, [sp]
   853b8:	4683      	mov	fp, r0
   853ba:	2800      	cmp	r0, #0
   853bc:	d062      	beq.n	85484 <__sfvwrite_r+0x308>
   853be:	4662      	mov	r2, ip
   853c0:	6921      	ldr	r1, [r4, #16]
   853c2:	f8cd c000 	str.w	ip, [sp]
   853c6:	f7fe fbab 	bl	83b20 <memcpy>
   853ca:	89a2      	ldrh	r2, [r4, #12]
   853cc:	f8dd c000 	ldr.w	ip, [sp]
   853d0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   853d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   853d8:	81a2      	strh	r2, [r4, #12]
   853da:	eb0b 000c 	add.w	r0, fp, ip
   853de:	ebcc 0207 	rsb	r2, ip, r7
   853e2:	f8c4 b010 	str.w	fp, [r4, #16]
   853e6:	6167      	str	r7, [r4, #20]
   853e8:	6020      	str	r0, [r4, #0]
   853ea:	60a2      	str	r2, [r4, #8]
   853ec:	4647      	mov	r7, r8
   853ee:	46c3      	mov	fp, r8
   853f0:	e717      	b.n	85222 <__sfvwrite_r+0xa6>
   853f2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   853f6:	4590      	cmp	r8, r2
   853f8:	bf38      	it	cc
   853fa:	4642      	movcc	r2, r8
   853fc:	fb92 f2f3 	sdiv	r2, r2, r3
   85400:	fb02 f303 	mul.w	r3, r2, r3
   85404:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85406:	4648      	mov	r0, r9
   85408:	69e1      	ldr	r1, [r4, #28]
   8540a:	4652      	mov	r2, sl
   8540c:	47b8      	blx	r7
   8540e:	2800      	cmp	r0, #0
   85410:	f77f af31 	ble.w	85276 <__sfvwrite_r+0xfa>
   85414:	4602      	mov	r2, r0
   85416:	e710      	b.n	8523a <__sfvwrite_r+0xbe>
   85418:	4662      	mov	r2, ip
   8541a:	4659      	mov	r1, fp
   8541c:	f8cd c000 	str.w	ip, [sp]
   85420:	f000 fbc4 	bl	85bac <memmove>
   85424:	f8dd c000 	ldr.w	ip, [sp]
   85428:	6823      	ldr	r3, [r4, #0]
   8542a:	4648      	mov	r0, r9
   8542c:	4463      	add	r3, ip
   8542e:	6023      	str	r3, [r4, #0]
   85430:	4621      	mov	r1, r4
   85432:	f8cd c000 	str.w	ip, [sp]
   85436:	f7ff fc75 	bl	84d24 <_fflush_r>
   8543a:	f8dd c000 	ldr.w	ip, [sp]
   8543e:	2800      	cmp	r0, #0
   85440:	f47f af19 	bne.w	85276 <__sfvwrite_r+0xfa>
   85444:	4667      	mov	r7, ip
   85446:	e743      	b.n	852d0 <__sfvwrite_r+0x154>
   85448:	4648      	mov	r0, r9
   8544a:	f8cd c000 	str.w	ip, [sp]
   8544e:	f000 fc17 	bl	85c80 <_realloc_r>
   85452:	f8dd c000 	ldr.w	ip, [sp]
   85456:	4683      	mov	fp, r0
   85458:	2800      	cmp	r0, #0
   8545a:	d1be      	bne.n	853da <__sfvwrite_r+0x25e>
   8545c:	4648      	mov	r0, r9
   8545e:	6921      	ldr	r1, [r4, #16]
   85460:	f7ff fdc0 	bl	84fe4 <_free_r>
   85464:	89a3      	ldrh	r3, [r4, #12]
   85466:	220c      	movs	r2, #12
   85468:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   8546c:	b29b      	uxth	r3, r3
   8546e:	f8c9 2000 	str.w	r2, [r9]
   85472:	e701      	b.n	85278 <__sfvwrite_r+0xfc>
   85474:	2701      	movs	r7, #1
   85476:	f108 0a01 	add.w	sl, r8, #1
   8547a:	9701      	str	r7, [sp, #4]
   8547c:	e70e      	b.n	8529c <__sfvwrite_r+0x120>
   8547e:	f04f 30ff 	mov.w	r0, #4294967295
   85482:	e6aa      	b.n	851da <__sfvwrite_r+0x5e>
   85484:	230c      	movs	r3, #12
   85486:	f8c9 3000 	str.w	r3, [r9]
   8548a:	89a3      	ldrh	r3, [r4, #12]
   8548c:	e6f4      	b.n	85278 <__sfvwrite_r+0xfc>
   8548e:	bf00      	nop
   85490:	7ffffc00 	.word	0x7ffffc00

00085494 <_fwalk>:
   85494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85498:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   8549c:	4688      	mov	r8, r1
   8549e:	d019      	beq.n	854d4 <_fwalk+0x40>
   854a0:	2600      	movs	r6, #0
   854a2:	687d      	ldr	r5, [r7, #4]
   854a4:	68bc      	ldr	r4, [r7, #8]
   854a6:	3d01      	subs	r5, #1
   854a8:	d40e      	bmi.n	854c8 <_fwalk+0x34>
   854aa:	89a3      	ldrh	r3, [r4, #12]
   854ac:	3d01      	subs	r5, #1
   854ae:	2b01      	cmp	r3, #1
   854b0:	d906      	bls.n	854c0 <_fwalk+0x2c>
   854b2:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   854b6:	4620      	mov	r0, r4
   854b8:	3301      	adds	r3, #1
   854ba:	d001      	beq.n	854c0 <_fwalk+0x2c>
   854bc:	47c0      	blx	r8
   854be:	4306      	orrs	r6, r0
   854c0:	1c6b      	adds	r3, r5, #1
   854c2:	f104 0468 	add.w	r4, r4, #104	; 0x68
   854c6:	d1f0      	bne.n	854aa <_fwalk+0x16>
   854c8:	683f      	ldr	r7, [r7, #0]
   854ca:	2f00      	cmp	r7, #0
   854cc:	d1e9      	bne.n	854a2 <_fwalk+0xe>
   854ce:	4630      	mov	r0, r6
   854d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   854d4:	463e      	mov	r6, r7
   854d6:	4630      	mov	r0, r6
   854d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000854dc <__locale_charset>:
   854dc:	4800      	ldr	r0, [pc, #0]	; (854e0 <__locale_charset+0x4>)
   854de:	4770      	bx	lr
   854e0:	2007060c 	.word	0x2007060c

000854e4 <__locale_mb_cur_max>:
   854e4:	4b01      	ldr	r3, [pc, #4]	; (854ec <__locale_mb_cur_max+0x8>)
   854e6:	6818      	ldr	r0, [r3, #0]
   854e8:	4770      	bx	lr
   854ea:	bf00      	nop
   854ec:	2007062c 	.word	0x2007062c

000854f0 <__smakebuf_r>:
   854f0:	b5f0      	push	{r4, r5, r6, r7, lr}
   854f2:	898b      	ldrh	r3, [r1, #12]
   854f4:	b091      	sub	sp, #68	; 0x44
   854f6:	b29a      	uxth	r2, r3
   854f8:	0796      	lsls	r6, r2, #30
   854fa:	460c      	mov	r4, r1
   854fc:	4605      	mov	r5, r0
   854fe:	d437      	bmi.n	85570 <__smakebuf_r+0x80>
   85500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85504:	2900      	cmp	r1, #0
   85506:	db17      	blt.n	85538 <__smakebuf_r+0x48>
   85508:	aa01      	add	r2, sp, #4
   8550a:	f000 ff69 	bl	863e0 <_fstat_r>
   8550e:	2800      	cmp	r0, #0
   85510:	db10      	blt.n	85534 <__smakebuf_r+0x44>
   85512:	9b02      	ldr	r3, [sp, #8]
   85514:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   85518:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   8551c:	424f      	negs	r7, r1
   8551e:	414f      	adcs	r7, r1
   85520:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   85524:	d02c      	beq.n	85580 <__smakebuf_r+0x90>
   85526:	89a3      	ldrh	r3, [r4, #12]
   85528:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8552c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85530:	81a3      	strh	r3, [r4, #12]
   85532:	e00b      	b.n	8554c <__smakebuf_r+0x5c>
   85534:	89a3      	ldrh	r3, [r4, #12]
   85536:	b29a      	uxth	r2, r3
   85538:	f012 0f80 	tst.w	r2, #128	; 0x80
   8553c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85540:	81a3      	strh	r3, [r4, #12]
   85542:	bf14      	ite	ne
   85544:	2640      	movne	r6, #64	; 0x40
   85546:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   8554a:	2700      	movs	r7, #0
   8554c:	4628      	mov	r0, r5
   8554e:	4631      	mov	r1, r6
   85550:	f000 f846 	bl	855e0 <_malloc_r>
   85554:	89a3      	ldrh	r3, [r4, #12]
   85556:	2800      	cmp	r0, #0
   85558:	d029      	beq.n	855ae <__smakebuf_r+0xbe>
   8555a:	4a1b      	ldr	r2, [pc, #108]	; (855c8 <__smakebuf_r+0xd8>)
   8555c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   85560:	63ea      	str	r2, [r5, #60]	; 0x3c
   85562:	81a3      	strh	r3, [r4, #12]
   85564:	6020      	str	r0, [r4, #0]
   85566:	6120      	str	r0, [r4, #16]
   85568:	6166      	str	r6, [r4, #20]
   8556a:	b9a7      	cbnz	r7, 85596 <__smakebuf_r+0xa6>
   8556c:	b011      	add	sp, #68	; 0x44
   8556e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85570:	f101 0343 	add.w	r3, r1, #67	; 0x43
   85574:	2201      	movs	r2, #1
   85576:	600b      	str	r3, [r1, #0]
   85578:	610b      	str	r3, [r1, #16]
   8557a:	614a      	str	r2, [r1, #20]
   8557c:	b011      	add	sp, #68	; 0x44
   8557e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85580:	4a12      	ldr	r2, [pc, #72]	; (855cc <__smakebuf_r+0xdc>)
   85582:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   85584:	4293      	cmp	r3, r2
   85586:	d1ce      	bne.n	85526 <__smakebuf_r+0x36>
   85588:	89a3      	ldrh	r3, [r4, #12]
   8558a:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8558e:	4333      	orrs	r3, r6
   85590:	81a3      	strh	r3, [r4, #12]
   85592:	64e6      	str	r6, [r4, #76]	; 0x4c
   85594:	e7da      	b.n	8554c <__smakebuf_r+0x5c>
   85596:	4628      	mov	r0, r5
   85598:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8559c:	f000 ff34 	bl	86408 <_isatty_r>
   855a0:	2800      	cmp	r0, #0
   855a2:	d0e3      	beq.n	8556c <__smakebuf_r+0x7c>
   855a4:	89a3      	ldrh	r3, [r4, #12]
   855a6:	f043 0301 	orr.w	r3, r3, #1
   855aa:	81a3      	strh	r3, [r4, #12]
   855ac:	e7de      	b.n	8556c <__smakebuf_r+0x7c>
   855ae:	059a      	lsls	r2, r3, #22
   855b0:	d4dc      	bmi.n	8556c <__smakebuf_r+0x7c>
   855b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
   855b6:	f043 0302 	orr.w	r3, r3, #2
   855ba:	2101      	movs	r1, #1
   855bc:	81a3      	strh	r3, [r4, #12]
   855be:	6022      	str	r2, [r4, #0]
   855c0:	6122      	str	r2, [r4, #16]
   855c2:	6161      	str	r1, [r4, #20]
   855c4:	e7d2      	b.n	8556c <__smakebuf_r+0x7c>
   855c6:	bf00      	nop
   855c8:	00084d51 	.word	0x00084d51
   855cc:	000860c1 	.word	0x000860c1

000855d0 <malloc>:
   855d0:	4b02      	ldr	r3, [pc, #8]	; (855dc <malloc+0xc>)
   855d2:	4601      	mov	r1, r0
   855d4:	6818      	ldr	r0, [r3, #0]
   855d6:	f000 b803 	b.w	855e0 <_malloc_r>
   855da:	bf00      	nop
   855dc:	20070608 	.word	0x20070608

000855e0 <_malloc_r>:
   855e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   855e4:	f101 050b 	add.w	r5, r1, #11
   855e8:	2d16      	cmp	r5, #22
   855ea:	b083      	sub	sp, #12
   855ec:	4606      	mov	r6, r0
   855ee:	d927      	bls.n	85640 <_malloc_r+0x60>
   855f0:	f035 0507 	bics.w	r5, r5, #7
   855f4:	d427      	bmi.n	85646 <_malloc_r+0x66>
   855f6:	42a9      	cmp	r1, r5
   855f8:	d825      	bhi.n	85646 <_malloc_r+0x66>
   855fa:	4630      	mov	r0, r6
   855fc:	f000 fb3c 	bl	85c78 <__malloc_lock>
   85600:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   85604:	d226      	bcs.n	85654 <_malloc_r+0x74>
   85606:	4fc1      	ldr	r7, [pc, #772]	; (8590c <_malloc_r+0x32c>)
   85608:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   8560c:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   85610:	68dc      	ldr	r4, [r3, #12]
   85612:	429c      	cmp	r4, r3
   85614:	f000 81d2 	beq.w	859bc <_malloc_r+0x3dc>
   85618:	6863      	ldr	r3, [r4, #4]
   8561a:	68e2      	ldr	r2, [r4, #12]
   8561c:	f023 0303 	bic.w	r3, r3, #3
   85620:	4423      	add	r3, r4
   85622:	6858      	ldr	r0, [r3, #4]
   85624:	68a1      	ldr	r1, [r4, #8]
   85626:	f040 0501 	orr.w	r5, r0, #1
   8562a:	60ca      	str	r2, [r1, #12]
   8562c:	4630      	mov	r0, r6
   8562e:	6091      	str	r1, [r2, #8]
   85630:	605d      	str	r5, [r3, #4]
   85632:	f000 fb23 	bl	85c7c <__malloc_unlock>
   85636:	3408      	adds	r4, #8
   85638:	4620      	mov	r0, r4
   8563a:	b003      	add	sp, #12
   8563c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85640:	2510      	movs	r5, #16
   85642:	42a9      	cmp	r1, r5
   85644:	d9d9      	bls.n	855fa <_malloc_r+0x1a>
   85646:	2400      	movs	r4, #0
   85648:	230c      	movs	r3, #12
   8564a:	4620      	mov	r0, r4
   8564c:	6033      	str	r3, [r6, #0]
   8564e:	b003      	add	sp, #12
   85650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85654:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   85658:	f000 8089 	beq.w	8576e <_malloc_r+0x18e>
   8565c:	f1bc 0f04 	cmp.w	ip, #4
   85660:	f200 8160 	bhi.w	85924 <_malloc_r+0x344>
   85664:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   85668:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   8566c:	ea4f 014c 	mov.w	r1, ip, lsl #1
   85670:	4fa6      	ldr	r7, [pc, #664]	; (8590c <_malloc_r+0x32c>)
   85672:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   85676:	68cc      	ldr	r4, [r1, #12]
   85678:	42a1      	cmp	r1, r4
   8567a:	d105      	bne.n	85688 <_malloc_r+0xa8>
   8567c:	e00c      	b.n	85698 <_malloc_r+0xb8>
   8567e:	2b00      	cmp	r3, #0
   85680:	da79      	bge.n	85776 <_malloc_r+0x196>
   85682:	68e4      	ldr	r4, [r4, #12]
   85684:	42a1      	cmp	r1, r4
   85686:	d007      	beq.n	85698 <_malloc_r+0xb8>
   85688:	6862      	ldr	r2, [r4, #4]
   8568a:	f022 0203 	bic.w	r2, r2, #3
   8568e:	1b53      	subs	r3, r2, r5
   85690:	2b0f      	cmp	r3, #15
   85692:	ddf4      	ble.n	8567e <_malloc_r+0x9e>
   85694:	f10c 3cff 	add.w	ip, ip, #4294967295
   85698:	f10c 0c01 	add.w	ip, ip, #1
   8569c:	4b9b      	ldr	r3, [pc, #620]	; (8590c <_malloc_r+0x32c>)
   8569e:	693c      	ldr	r4, [r7, #16]
   856a0:	f103 0e08 	add.w	lr, r3, #8
   856a4:	4574      	cmp	r4, lr
   856a6:	f000 817e 	beq.w	859a6 <_malloc_r+0x3c6>
   856aa:	6861      	ldr	r1, [r4, #4]
   856ac:	f021 0103 	bic.w	r1, r1, #3
   856b0:	1b4a      	subs	r2, r1, r5
   856b2:	2a0f      	cmp	r2, #15
   856b4:	f300 8164 	bgt.w	85980 <_malloc_r+0x3a0>
   856b8:	2a00      	cmp	r2, #0
   856ba:	f8c3 e014 	str.w	lr, [r3, #20]
   856be:	f8c3 e010 	str.w	lr, [r3, #16]
   856c2:	da69      	bge.n	85798 <_malloc_r+0x1b8>
   856c4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   856c8:	f080 813a 	bcs.w	85940 <_malloc_r+0x360>
   856cc:	08c9      	lsrs	r1, r1, #3
   856ce:	108a      	asrs	r2, r1, #2
   856d0:	f04f 0801 	mov.w	r8, #1
   856d4:	fa08 f802 	lsl.w	r8, r8, r2
   856d8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   856dc:	685a      	ldr	r2, [r3, #4]
   856de:	6888      	ldr	r0, [r1, #8]
   856e0:	ea48 0202 	orr.w	r2, r8, r2
   856e4:	60a0      	str	r0, [r4, #8]
   856e6:	60e1      	str	r1, [r4, #12]
   856e8:	605a      	str	r2, [r3, #4]
   856ea:	608c      	str	r4, [r1, #8]
   856ec:	60c4      	str	r4, [r0, #12]
   856ee:	ea4f 03ac 	mov.w	r3, ip, asr #2
   856f2:	2001      	movs	r0, #1
   856f4:	4098      	lsls	r0, r3
   856f6:	4290      	cmp	r0, r2
   856f8:	d85b      	bhi.n	857b2 <_malloc_r+0x1d2>
   856fa:	4202      	tst	r2, r0
   856fc:	d106      	bne.n	8570c <_malloc_r+0x12c>
   856fe:	f02c 0c03 	bic.w	ip, ip, #3
   85702:	0040      	lsls	r0, r0, #1
   85704:	4202      	tst	r2, r0
   85706:	f10c 0c04 	add.w	ip, ip, #4
   8570a:	d0fa      	beq.n	85702 <_malloc_r+0x122>
   8570c:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   85710:	4644      	mov	r4, r8
   85712:	46e1      	mov	r9, ip
   85714:	68e3      	ldr	r3, [r4, #12]
   85716:	429c      	cmp	r4, r3
   85718:	d107      	bne.n	8572a <_malloc_r+0x14a>
   8571a:	e146      	b.n	859aa <_malloc_r+0x3ca>
   8571c:	2a00      	cmp	r2, #0
   8571e:	f280 8157 	bge.w	859d0 <_malloc_r+0x3f0>
   85722:	68db      	ldr	r3, [r3, #12]
   85724:	429c      	cmp	r4, r3
   85726:	f000 8140 	beq.w	859aa <_malloc_r+0x3ca>
   8572a:	6859      	ldr	r1, [r3, #4]
   8572c:	f021 0103 	bic.w	r1, r1, #3
   85730:	1b4a      	subs	r2, r1, r5
   85732:	2a0f      	cmp	r2, #15
   85734:	ddf2      	ble.n	8571c <_malloc_r+0x13c>
   85736:	461c      	mov	r4, r3
   85738:	f854 cf08 	ldr.w	ip, [r4, #8]!
   8573c:	68d9      	ldr	r1, [r3, #12]
   8573e:	f045 0901 	orr.w	r9, r5, #1
   85742:	f042 0801 	orr.w	r8, r2, #1
   85746:	441d      	add	r5, r3
   85748:	f8c3 9004 	str.w	r9, [r3, #4]
   8574c:	4630      	mov	r0, r6
   8574e:	f8cc 100c 	str.w	r1, [ip, #12]
   85752:	f8c1 c008 	str.w	ip, [r1, #8]
   85756:	617d      	str	r5, [r7, #20]
   85758:	613d      	str	r5, [r7, #16]
   8575a:	f8c5 e00c 	str.w	lr, [r5, #12]
   8575e:	f8c5 e008 	str.w	lr, [r5, #8]
   85762:	f8c5 8004 	str.w	r8, [r5, #4]
   85766:	50aa      	str	r2, [r5, r2]
   85768:	f000 fa88 	bl	85c7c <__malloc_unlock>
   8576c:	e764      	b.n	85638 <_malloc_r+0x58>
   8576e:	217e      	movs	r1, #126	; 0x7e
   85770:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   85774:	e77c      	b.n	85670 <_malloc_r+0x90>
   85776:	4422      	add	r2, r4
   85778:	6850      	ldr	r0, [r2, #4]
   8577a:	68e3      	ldr	r3, [r4, #12]
   8577c:	68a1      	ldr	r1, [r4, #8]
   8577e:	f040 0501 	orr.w	r5, r0, #1
   85782:	60cb      	str	r3, [r1, #12]
   85784:	4630      	mov	r0, r6
   85786:	6099      	str	r1, [r3, #8]
   85788:	6055      	str	r5, [r2, #4]
   8578a:	f000 fa77 	bl	85c7c <__malloc_unlock>
   8578e:	3408      	adds	r4, #8
   85790:	4620      	mov	r0, r4
   85792:	b003      	add	sp, #12
   85794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85798:	4421      	add	r1, r4
   8579a:	684b      	ldr	r3, [r1, #4]
   8579c:	4630      	mov	r0, r6
   8579e:	f043 0301 	orr.w	r3, r3, #1
   857a2:	604b      	str	r3, [r1, #4]
   857a4:	f000 fa6a 	bl	85c7c <__malloc_unlock>
   857a8:	3408      	adds	r4, #8
   857aa:	4620      	mov	r0, r4
   857ac:	b003      	add	sp, #12
   857ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   857b2:	68bc      	ldr	r4, [r7, #8]
   857b4:	6863      	ldr	r3, [r4, #4]
   857b6:	f023 0903 	bic.w	r9, r3, #3
   857ba:	45a9      	cmp	r9, r5
   857bc:	d304      	bcc.n	857c8 <_malloc_r+0x1e8>
   857be:	ebc5 0309 	rsb	r3, r5, r9
   857c2:	2b0f      	cmp	r3, #15
   857c4:	f300 8091 	bgt.w	858ea <_malloc_r+0x30a>
   857c8:	4b51      	ldr	r3, [pc, #324]	; (85910 <_malloc_r+0x330>)
   857ca:	4a52      	ldr	r2, [pc, #328]	; (85914 <_malloc_r+0x334>)
   857cc:	6819      	ldr	r1, [r3, #0]
   857ce:	6813      	ldr	r3, [r2, #0]
   857d0:	eb05 0a01 	add.w	sl, r5, r1
   857d4:	3301      	adds	r3, #1
   857d6:	eb04 0b09 	add.w	fp, r4, r9
   857da:	f000 8161 	beq.w	85aa0 <_malloc_r+0x4c0>
   857de:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   857e2:	f10a 0a0f 	add.w	sl, sl, #15
   857e6:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   857ea:	f02a 0a0f 	bic.w	sl, sl, #15
   857ee:	4630      	mov	r0, r6
   857f0:	4651      	mov	r1, sl
   857f2:	9201      	str	r2, [sp, #4]
   857f4:	f000 fc24 	bl	86040 <_sbrk_r>
   857f8:	f1b0 3fff 	cmp.w	r0, #4294967295
   857fc:	4680      	mov	r8, r0
   857fe:	9a01      	ldr	r2, [sp, #4]
   85800:	f000 8101 	beq.w	85a06 <_malloc_r+0x426>
   85804:	4583      	cmp	fp, r0
   85806:	f200 80fb 	bhi.w	85a00 <_malloc_r+0x420>
   8580a:	f8df c114 	ldr.w	ip, [pc, #276]	; 85920 <_malloc_r+0x340>
   8580e:	45c3      	cmp	fp, r8
   85810:	f8dc 3000 	ldr.w	r3, [ip]
   85814:	4453      	add	r3, sl
   85816:	f8cc 3000 	str.w	r3, [ip]
   8581a:	f000 814a 	beq.w	85ab2 <_malloc_r+0x4d2>
   8581e:	6812      	ldr	r2, [r2, #0]
   85820:	493c      	ldr	r1, [pc, #240]	; (85914 <_malloc_r+0x334>)
   85822:	3201      	adds	r2, #1
   85824:	bf1b      	ittet	ne
   85826:	ebcb 0b08 	rsbne	fp, fp, r8
   8582a:	445b      	addne	r3, fp
   8582c:	f8c1 8000 	streq.w	r8, [r1]
   85830:	f8cc 3000 	strne.w	r3, [ip]
   85834:	f018 0307 	ands.w	r3, r8, #7
   85838:	f000 8114 	beq.w	85a64 <_malloc_r+0x484>
   8583c:	f1c3 0208 	rsb	r2, r3, #8
   85840:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   85844:	4490      	add	r8, r2
   85846:	3308      	adds	r3, #8
   85848:	44c2      	add	sl, r8
   8584a:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   8584e:	ebca 0a03 	rsb	sl, sl, r3
   85852:	4651      	mov	r1, sl
   85854:	4630      	mov	r0, r6
   85856:	f8cd c004 	str.w	ip, [sp, #4]
   8585a:	f000 fbf1 	bl	86040 <_sbrk_r>
   8585e:	1c43      	adds	r3, r0, #1
   85860:	f8dd c004 	ldr.w	ip, [sp, #4]
   85864:	f000 8135 	beq.w	85ad2 <_malloc_r+0x4f2>
   85868:	ebc8 0200 	rsb	r2, r8, r0
   8586c:	4452      	add	r2, sl
   8586e:	f042 0201 	orr.w	r2, r2, #1
   85872:	f8dc 3000 	ldr.w	r3, [ip]
   85876:	42bc      	cmp	r4, r7
   85878:	4453      	add	r3, sl
   8587a:	f8c7 8008 	str.w	r8, [r7, #8]
   8587e:	f8cc 3000 	str.w	r3, [ip]
   85882:	f8c8 2004 	str.w	r2, [r8, #4]
   85886:	f8df a098 	ldr.w	sl, [pc, #152]	; 85920 <_malloc_r+0x340>
   8588a:	d015      	beq.n	858b8 <_malloc_r+0x2d8>
   8588c:	f1b9 0f0f 	cmp.w	r9, #15
   85890:	f240 80eb 	bls.w	85a6a <_malloc_r+0x48a>
   85894:	6861      	ldr	r1, [r4, #4]
   85896:	f1a9 020c 	sub.w	r2, r9, #12
   8589a:	f022 0207 	bic.w	r2, r2, #7
   8589e:	f001 0101 	and.w	r1, r1, #1
   858a2:	ea42 0e01 	orr.w	lr, r2, r1
   858a6:	2005      	movs	r0, #5
   858a8:	18a1      	adds	r1, r4, r2
   858aa:	2a0f      	cmp	r2, #15
   858ac:	f8c4 e004 	str.w	lr, [r4, #4]
   858b0:	6048      	str	r0, [r1, #4]
   858b2:	6088      	str	r0, [r1, #8]
   858b4:	f200 8111 	bhi.w	85ada <_malloc_r+0x4fa>
   858b8:	4a17      	ldr	r2, [pc, #92]	; (85918 <_malloc_r+0x338>)
   858ba:	68bc      	ldr	r4, [r7, #8]
   858bc:	6811      	ldr	r1, [r2, #0]
   858be:	428b      	cmp	r3, r1
   858c0:	bf88      	it	hi
   858c2:	6013      	strhi	r3, [r2, #0]
   858c4:	4a15      	ldr	r2, [pc, #84]	; (8591c <_malloc_r+0x33c>)
   858c6:	6811      	ldr	r1, [r2, #0]
   858c8:	428b      	cmp	r3, r1
   858ca:	bf88      	it	hi
   858cc:	6013      	strhi	r3, [r2, #0]
   858ce:	6862      	ldr	r2, [r4, #4]
   858d0:	f022 0203 	bic.w	r2, r2, #3
   858d4:	4295      	cmp	r5, r2
   858d6:	ebc5 0302 	rsb	r3, r5, r2
   858da:	d801      	bhi.n	858e0 <_malloc_r+0x300>
   858dc:	2b0f      	cmp	r3, #15
   858de:	dc04      	bgt.n	858ea <_malloc_r+0x30a>
   858e0:	4630      	mov	r0, r6
   858e2:	f000 f9cb 	bl	85c7c <__malloc_unlock>
   858e6:	2400      	movs	r4, #0
   858e8:	e6a6      	b.n	85638 <_malloc_r+0x58>
   858ea:	f045 0201 	orr.w	r2, r5, #1
   858ee:	f043 0301 	orr.w	r3, r3, #1
   858f2:	4425      	add	r5, r4
   858f4:	6062      	str	r2, [r4, #4]
   858f6:	4630      	mov	r0, r6
   858f8:	60bd      	str	r5, [r7, #8]
   858fa:	606b      	str	r3, [r5, #4]
   858fc:	f000 f9be 	bl	85c7c <__malloc_unlock>
   85900:	3408      	adds	r4, #8
   85902:	4620      	mov	r0, r4
   85904:	b003      	add	sp, #12
   85906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8590a:	bf00      	nop
   8590c:	20070630 	.word	0x20070630
   85910:	20070d44 	.word	0x20070d44
   85914:	20070a3c 	.word	0x20070a3c
   85918:	20070d40 	.word	0x20070d40
   8591c:	20070d3c 	.word	0x20070d3c
   85920:	20070d48 	.word	0x20070d48
   85924:	f1bc 0f14 	cmp.w	ip, #20
   85928:	d961      	bls.n	859ee <_malloc_r+0x40e>
   8592a:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   8592e:	f200 808f 	bhi.w	85a50 <_malloc_r+0x470>
   85932:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   85936:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   8593a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8593e:	e697      	b.n	85670 <_malloc_r+0x90>
   85940:	0a4b      	lsrs	r3, r1, #9
   85942:	2b04      	cmp	r3, #4
   85944:	d958      	bls.n	859f8 <_malloc_r+0x418>
   85946:	2b14      	cmp	r3, #20
   85948:	f200 80ad 	bhi.w	85aa6 <_malloc_r+0x4c6>
   8594c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   85950:	0050      	lsls	r0, r2, #1
   85952:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   85956:	6883      	ldr	r3, [r0, #8]
   85958:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 85b14 <_malloc_r+0x534>
   8595c:	4283      	cmp	r3, r0
   8595e:	f000 808a 	beq.w	85a76 <_malloc_r+0x496>
   85962:	685a      	ldr	r2, [r3, #4]
   85964:	f022 0203 	bic.w	r2, r2, #3
   85968:	4291      	cmp	r1, r2
   8596a:	d202      	bcs.n	85972 <_malloc_r+0x392>
   8596c:	689b      	ldr	r3, [r3, #8]
   8596e:	4298      	cmp	r0, r3
   85970:	d1f7      	bne.n	85962 <_malloc_r+0x382>
   85972:	68d9      	ldr	r1, [r3, #12]
   85974:	687a      	ldr	r2, [r7, #4]
   85976:	60e1      	str	r1, [r4, #12]
   85978:	60a3      	str	r3, [r4, #8]
   8597a:	608c      	str	r4, [r1, #8]
   8597c:	60dc      	str	r4, [r3, #12]
   8597e:	e6b6      	b.n	856ee <_malloc_r+0x10e>
   85980:	f045 0701 	orr.w	r7, r5, #1
   85984:	f042 0101 	orr.w	r1, r2, #1
   85988:	4425      	add	r5, r4
   8598a:	6067      	str	r7, [r4, #4]
   8598c:	4630      	mov	r0, r6
   8598e:	615d      	str	r5, [r3, #20]
   85990:	611d      	str	r5, [r3, #16]
   85992:	f8c5 e00c 	str.w	lr, [r5, #12]
   85996:	f8c5 e008 	str.w	lr, [r5, #8]
   8599a:	6069      	str	r1, [r5, #4]
   8599c:	50aa      	str	r2, [r5, r2]
   8599e:	3408      	adds	r4, #8
   859a0:	f000 f96c 	bl	85c7c <__malloc_unlock>
   859a4:	e648      	b.n	85638 <_malloc_r+0x58>
   859a6:	685a      	ldr	r2, [r3, #4]
   859a8:	e6a1      	b.n	856ee <_malloc_r+0x10e>
   859aa:	f109 0901 	add.w	r9, r9, #1
   859ae:	f019 0f03 	tst.w	r9, #3
   859b2:	f104 0408 	add.w	r4, r4, #8
   859b6:	f47f aead 	bne.w	85714 <_malloc_r+0x134>
   859ba:	e02d      	b.n	85a18 <_malloc_r+0x438>
   859bc:	f104 0308 	add.w	r3, r4, #8
   859c0:	6964      	ldr	r4, [r4, #20]
   859c2:	42a3      	cmp	r3, r4
   859c4:	bf08      	it	eq
   859c6:	f10c 0c02 	addeq.w	ip, ip, #2
   859ca:	f43f ae67 	beq.w	8569c <_malloc_r+0xbc>
   859ce:	e623      	b.n	85618 <_malloc_r+0x38>
   859d0:	4419      	add	r1, r3
   859d2:	6848      	ldr	r0, [r1, #4]
   859d4:	461c      	mov	r4, r3
   859d6:	f854 2f08 	ldr.w	r2, [r4, #8]!
   859da:	68db      	ldr	r3, [r3, #12]
   859dc:	f040 0501 	orr.w	r5, r0, #1
   859e0:	604d      	str	r5, [r1, #4]
   859e2:	4630      	mov	r0, r6
   859e4:	60d3      	str	r3, [r2, #12]
   859e6:	609a      	str	r2, [r3, #8]
   859e8:	f000 f948 	bl	85c7c <__malloc_unlock>
   859ec:	e624      	b.n	85638 <_malloc_r+0x58>
   859ee:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   859f2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   859f6:	e63b      	b.n	85670 <_malloc_r+0x90>
   859f8:	098a      	lsrs	r2, r1, #6
   859fa:	3238      	adds	r2, #56	; 0x38
   859fc:	0050      	lsls	r0, r2, #1
   859fe:	e7a8      	b.n	85952 <_malloc_r+0x372>
   85a00:	42bc      	cmp	r4, r7
   85a02:	f43f af02 	beq.w	8580a <_malloc_r+0x22a>
   85a06:	68bc      	ldr	r4, [r7, #8]
   85a08:	6862      	ldr	r2, [r4, #4]
   85a0a:	f022 0203 	bic.w	r2, r2, #3
   85a0e:	e761      	b.n	858d4 <_malloc_r+0x2f4>
   85a10:	f8d8 8000 	ldr.w	r8, [r8]
   85a14:	4598      	cmp	r8, r3
   85a16:	d17a      	bne.n	85b0e <_malloc_r+0x52e>
   85a18:	f01c 0f03 	tst.w	ip, #3
   85a1c:	f1a8 0308 	sub.w	r3, r8, #8
   85a20:	f10c 3cff 	add.w	ip, ip, #4294967295
   85a24:	d1f4      	bne.n	85a10 <_malloc_r+0x430>
   85a26:	687b      	ldr	r3, [r7, #4]
   85a28:	ea23 0300 	bic.w	r3, r3, r0
   85a2c:	607b      	str	r3, [r7, #4]
   85a2e:	0040      	lsls	r0, r0, #1
   85a30:	4298      	cmp	r0, r3
   85a32:	f63f aebe 	bhi.w	857b2 <_malloc_r+0x1d2>
   85a36:	2800      	cmp	r0, #0
   85a38:	f43f aebb 	beq.w	857b2 <_malloc_r+0x1d2>
   85a3c:	4203      	tst	r3, r0
   85a3e:	46cc      	mov	ip, r9
   85a40:	f47f ae64 	bne.w	8570c <_malloc_r+0x12c>
   85a44:	0040      	lsls	r0, r0, #1
   85a46:	4203      	tst	r3, r0
   85a48:	f10c 0c04 	add.w	ip, ip, #4
   85a4c:	d0fa      	beq.n	85a44 <_malloc_r+0x464>
   85a4e:	e65d      	b.n	8570c <_malloc_r+0x12c>
   85a50:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   85a54:	d819      	bhi.n	85a8a <_malloc_r+0x4aa>
   85a56:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   85a5a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   85a5e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   85a62:	e605      	b.n	85670 <_malloc_r+0x90>
   85a64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   85a68:	e6ee      	b.n	85848 <_malloc_r+0x268>
   85a6a:	2301      	movs	r3, #1
   85a6c:	f8c8 3004 	str.w	r3, [r8, #4]
   85a70:	4644      	mov	r4, r8
   85a72:	2200      	movs	r2, #0
   85a74:	e72e      	b.n	858d4 <_malloc_r+0x2f4>
   85a76:	1092      	asrs	r2, r2, #2
   85a78:	2001      	movs	r0, #1
   85a7a:	4090      	lsls	r0, r2
   85a7c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   85a80:	4619      	mov	r1, r3
   85a82:	4302      	orrs	r2, r0
   85a84:	f8c8 2004 	str.w	r2, [r8, #4]
   85a88:	e775      	b.n	85976 <_malloc_r+0x396>
   85a8a:	f240 5354 	movw	r3, #1364	; 0x554
   85a8e:	459c      	cmp	ip, r3
   85a90:	d81b      	bhi.n	85aca <_malloc_r+0x4ea>
   85a92:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   85a96:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   85a9a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   85a9e:	e5e7      	b.n	85670 <_malloc_r+0x90>
   85aa0:	f10a 0a10 	add.w	sl, sl, #16
   85aa4:	e6a3      	b.n	857ee <_malloc_r+0x20e>
   85aa6:	2b54      	cmp	r3, #84	; 0x54
   85aa8:	d81f      	bhi.n	85aea <_malloc_r+0x50a>
   85aaa:	0b0a      	lsrs	r2, r1, #12
   85aac:	326e      	adds	r2, #110	; 0x6e
   85aae:	0050      	lsls	r0, r2, #1
   85ab0:	e74f      	b.n	85952 <_malloc_r+0x372>
   85ab2:	f3cb 010b 	ubfx	r1, fp, #0, #12
   85ab6:	2900      	cmp	r1, #0
   85ab8:	f47f aeb1 	bne.w	8581e <_malloc_r+0x23e>
   85abc:	eb0a 0109 	add.w	r1, sl, r9
   85ac0:	68ba      	ldr	r2, [r7, #8]
   85ac2:	f041 0101 	orr.w	r1, r1, #1
   85ac6:	6051      	str	r1, [r2, #4]
   85ac8:	e6f6      	b.n	858b8 <_malloc_r+0x2d8>
   85aca:	21fc      	movs	r1, #252	; 0xfc
   85acc:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   85ad0:	e5ce      	b.n	85670 <_malloc_r+0x90>
   85ad2:	2201      	movs	r2, #1
   85ad4:	f04f 0a00 	mov.w	sl, #0
   85ad8:	e6cb      	b.n	85872 <_malloc_r+0x292>
   85ada:	f104 0108 	add.w	r1, r4, #8
   85ade:	4630      	mov	r0, r6
   85ae0:	f7ff fa80 	bl	84fe4 <_free_r>
   85ae4:	f8da 3000 	ldr.w	r3, [sl]
   85ae8:	e6e6      	b.n	858b8 <_malloc_r+0x2d8>
   85aea:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   85aee:	d803      	bhi.n	85af8 <_malloc_r+0x518>
   85af0:	0bca      	lsrs	r2, r1, #15
   85af2:	3277      	adds	r2, #119	; 0x77
   85af4:	0050      	lsls	r0, r2, #1
   85af6:	e72c      	b.n	85952 <_malloc_r+0x372>
   85af8:	f240 5254 	movw	r2, #1364	; 0x554
   85afc:	4293      	cmp	r3, r2
   85afe:	d803      	bhi.n	85b08 <_malloc_r+0x528>
   85b00:	0c8a      	lsrs	r2, r1, #18
   85b02:	327c      	adds	r2, #124	; 0x7c
   85b04:	0050      	lsls	r0, r2, #1
   85b06:	e724      	b.n	85952 <_malloc_r+0x372>
   85b08:	20fc      	movs	r0, #252	; 0xfc
   85b0a:	227e      	movs	r2, #126	; 0x7e
   85b0c:	e721      	b.n	85952 <_malloc_r+0x372>
   85b0e:	687b      	ldr	r3, [r7, #4]
   85b10:	e78d      	b.n	85a2e <_malloc_r+0x44e>
   85b12:	bf00      	nop
   85b14:	20070630 	.word	0x20070630

00085b18 <memchr>:
   85b18:	0783      	lsls	r3, r0, #30
   85b1a:	b470      	push	{r4, r5, r6}
   85b1c:	b2c9      	uxtb	r1, r1
   85b1e:	d040      	beq.n	85ba2 <memchr+0x8a>
   85b20:	1e54      	subs	r4, r2, #1
   85b22:	b32a      	cbz	r2, 85b70 <memchr+0x58>
   85b24:	7803      	ldrb	r3, [r0, #0]
   85b26:	428b      	cmp	r3, r1
   85b28:	d023      	beq.n	85b72 <memchr+0x5a>
   85b2a:	1c43      	adds	r3, r0, #1
   85b2c:	e004      	b.n	85b38 <memchr+0x20>
   85b2e:	b1fc      	cbz	r4, 85b70 <memchr+0x58>
   85b30:	7805      	ldrb	r5, [r0, #0]
   85b32:	4614      	mov	r4, r2
   85b34:	428d      	cmp	r5, r1
   85b36:	d01c      	beq.n	85b72 <memchr+0x5a>
   85b38:	f013 0f03 	tst.w	r3, #3
   85b3c:	4618      	mov	r0, r3
   85b3e:	f104 32ff 	add.w	r2, r4, #4294967295
   85b42:	f103 0301 	add.w	r3, r3, #1
   85b46:	d1f2      	bne.n	85b2e <memchr+0x16>
   85b48:	2c03      	cmp	r4, #3
   85b4a:	d814      	bhi.n	85b76 <memchr+0x5e>
   85b4c:	1e65      	subs	r5, r4, #1
   85b4e:	b354      	cbz	r4, 85ba6 <memchr+0x8e>
   85b50:	7803      	ldrb	r3, [r0, #0]
   85b52:	428b      	cmp	r3, r1
   85b54:	d00d      	beq.n	85b72 <memchr+0x5a>
   85b56:	1c42      	adds	r2, r0, #1
   85b58:	2300      	movs	r3, #0
   85b5a:	e002      	b.n	85b62 <memchr+0x4a>
   85b5c:	7804      	ldrb	r4, [r0, #0]
   85b5e:	428c      	cmp	r4, r1
   85b60:	d007      	beq.n	85b72 <memchr+0x5a>
   85b62:	42ab      	cmp	r3, r5
   85b64:	4610      	mov	r0, r2
   85b66:	f103 0301 	add.w	r3, r3, #1
   85b6a:	f102 0201 	add.w	r2, r2, #1
   85b6e:	d1f5      	bne.n	85b5c <memchr+0x44>
   85b70:	2000      	movs	r0, #0
   85b72:	bc70      	pop	{r4, r5, r6}
   85b74:	4770      	bx	lr
   85b76:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   85b7a:	4603      	mov	r3, r0
   85b7c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   85b80:	681a      	ldr	r2, [r3, #0]
   85b82:	4618      	mov	r0, r3
   85b84:	4072      	eors	r2, r6
   85b86:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   85b8a:	ea25 0202 	bic.w	r2, r5, r2
   85b8e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   85b92:	f103 0304 	add.w	r3, r3, #4
   85b96:	d1d9      	bne.n	85b4c <memchr+0x34>
   85b98:	3c04      	subs	r4, #4
   85b9a:	2c03      	cmp	r4, #3
   85b9c:	4618      	mov	r0, r3
   85b9e:	d8ef      	bhi.n	85b80 <memchr+0x68>
   85ba0:	e7d4      	b.n	85b4c <memchr+0x34>
   85ba2:	4614      	mov	r4, r2
   85ba4:	e7d0      	b.n	85b48 <memchr+0x30>
   85ba6:	4620      	mov	r0, r4
   85ba8:	e7e3      	b.n	85b72 <memchr+0x5a>
   85baa:	bf00      	nop

00085bac <memmove>:
   85bac:	4288      	cmp	r0, r1
   85bae:	b4f0      	push	{r4, r5, r6, r7}
   85bb0:	d910      	bls.n	85bd4 <memmove+0x28>
   85bb2:	188c      	adds	r4, r1, r2
   85bb4:	42a0      	cmp	r0, r4
   85bb6:	d20d      	bcs.n	85bd4 <memmove+0x28>
   85bb8:	1885      	adds	r5, r0, r2
   85bba:	1e53      	subs	r3, r2, #1
   85bbc:	b142      	cbz	r2, 85bd0 <memmove+0x24>
   85bbe:	4621      	mov	r1, r4
   85bc0:	462a      	mov	r2, r5
   85bc2:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   85bc6:	3b01      	subs	r3, #1
   85bc8:	f802 4d01 	strb.w	r4, [r2, #-1]!
   85bcc:	1c5c      	adds	r4, r3, #1
   85bce:	d1f8      	bne.n	85bc2 <memmove+0x16>
   85bd0:	bcf0      	pop	{r4, r5, r6, r7}
   85bd2:	4770      	bx	lr
   85bd4:	2a0f      	cmp	r2, #15
   85bd6:	d944      	bls.n	85c62 <memmove+0xb6>
   85bd8:	ea40 0301 	orr.w	r3, r0, r1
   85bdc:	079b      	lsls	r3, r3, #30
   85bde:	d144      	bne.n	85c6a <memmove+0xbe>
   85be0:	f1a2 0710 	sub.w	r7, r2, #16
   85be4:	093f      	lsrs	r7, r7, #4
   85be6:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   85bea:	3610      	adds	r6, #16
   85bec:	460c      	mov	r4, r1
   85bee:	4603      	mov	r3, r0
   85bf0:	6825      	ldr	r5, [r4, #0]
   85bf2:	3310      	adds	r3, #16
   85bf4:	f843 5c10 	str.w	r5, [r3, #-16]
   85bf8:	6865      	ldr	r5, [r4, #4]
   85bfa:	3410      	adds	r4, #16
   85bfc:	f843 5c0c 	str.w	r5, [r3, #-12]
   85c00:	f854 5c08 	ldr.w	r5, [r4, #-8]
   85c04:	f843 5c08 	str.w	r5, [r3, #-8]
   85c08:	f854 5c04 	ldr.w	r5, [r4, #-4]
   85c0c:	f843 5c04 	str.w	r5, [r3, #-4]
   85c10:	42b3      	cmp	r3, r6
   85c12:	d1ed      	bne.n	85bf0 <memmove+0x44>
   85c14:	1c7b      	adds	r3, r7, #1
   85c16:	f002 0c0f 	and.w	ip, r2, #15
   85c1a:	011b      	lsls	r3, r3, #4
   85c1c:	f1bc 0f03 	cmp.w	ip, #3
   85c20:	4419      	add	r1, r3
   85c22:	4403      	add	r3, r0
   85c24:	d923      	bls.n	85c6e <memmove+0xc2>
   85c26:	460e      	mov	r6, r1
   85c28:	461d      	mov	r5, r3
   85c2a:	4664      	mov	r4, ip
   85c2c:	f856 7b04 	ldr.w	r7, [r6], #4
   85c30:	3c04      	subs	r4, #4
   85c32:	2c03      	cmp	r4, #3
   85c34:	f845 7b04 	str.w	r7, [r5], #4
   85c38:	d8f8      	bhi.n	85c2c <memmove+0x80>
   85c3a:	f1ac 0404 	sub.w	r4, ip, #4
   85c3e:	f024 0403 	bic.w	r4, r4, #3
   85c42:	3404      	adds	r4, #4
   85c44:	f002 0203 	and.w	r2, r2, #3
   85c48:	4423      	add	r3, r4
   85c4a:	4421      	add	r1, r4
   85c4c:	2a00      	cmp	r2, #0
   85c4e:	d0bf      	beq.n	85bd0 <memmove+0x24>
   85c50:	441a      	add	r2, r3
   85c52:	f811 4b01 	ldrb.w	r4, [r1], #1
   85c56:	f803 4b01 	strb.w	r4, [r3], #1
   85c5a:	4293      	cmp	r3, r2
   85c5c:	d1f9      	bne.n	85c52 <memmove+0xa6>
   85c5e:	bcf0      	pop	{r4, r5, r6, r7}
   85c60:	4770      	bx	lr
   85c62:	4603      	mov	r3, r0
   85c64:	2a00      	cmp	r2, #0
   85c66:	d1f3      	bne.n	85c50 <memmove+0xa4>
   85c68:	e7b2      	b.n	85bd0 <memmove+0x24>
   85c6a:	4603      	mov	r3, r0
   85c6c:	e7f0      	b.n	85c50 <memmove+0xa4>
   85c6e:	4662      	mov	r2, ip
   85c70:	2a00      	cmp	r2, #0
   85c72:	d1ed      	bne.n	85c50 <memmove+0xa4>
   85c74:	e7ac      	b.n	85bd0 <memmove+0x24>
   85c76:	bf00      	nop

00085c78 <__malloc_lock>:
   85c78:	4770      	bx	lr
   85c7a:	bf00      	nop

00085c7c <__malloc_unlock>:
   85c7c:	4770      	bx	lr
   85c7e:	bf00      	nop

00085c80 <_realloc_r>:
   85c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85c84:	460c      	mov	r4, r1
   85c86:	b083      	sub	sp, #12
   85c88:	4690      	mov	r8, r2
   85c8a:	4681      	mov	r9, r0
   85c8c:	2900      	cmp	r1, #0
   85c8e:	f000 80ba 	beq.w	85e06 <_realloc_r+0x186>
   85c92:	f7ff fff1 	bl	85c78 <__malloc_lock>
   85c96:	f108 060b 	add.w	r6, r8, #11
   85c9a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   85c9e:	2e16      	cmp	r6, #22
   85ca0:	f023 0503 	bic.w	r5, r3, #3
   85ca4:	f1a4 0708 	sub.w	r7, r4, #8
   85ca8:	d84b      	bhi.n	85d42 <_realloc_r+0xc2>
   85caa:	2110      	movs	r1, #16
   85cac:	460e      	mov	r6, r1
   85cae:	45b0      	cmp	r8, r6
   85cb0:	d84c      	bhi.n	85d4c <_realloc_r+0xcc>
   85cb2:	428d      	cmp	r5, r1
   85cb4:	da51      	bge.n	85d5a <_realloc_r+0xda>
   85cb6:	f8df b384 	ldr.w	fp, [pc, #900]	; 8603c <_realloc_r+0x3bc>
   85cba:	1978      	adds	r0, r7, r5
   85cbc:	f8db e008 	ldr.w	lr, [fp, #8]
   85cc0:	4586      	cmp	lr, r0
   85cc2:	f000 80a6 	beq.w	85e12 <_realloc_r+0x192>
   85cc6:	6842      	ldr	r2, [r0, #4]
   85cc8:	f022 0c01 	bic.w	ip, r2, #1
   85ccc:	4484      	add	ip, r0
   85cce:	f8dc c004 	ldr.w	ip, [ip, #4]
   85cd2:	f01c 0f01 	tst.w	ip, #1
   85cd6:	d054      	beq.n	85d82 <_realloc_r+0x102>
   85cd8:	2200      	movs	r2, #0
   85cda:	4610      	mov	r0, r2
   85cdc:	07db      	lsls	r3, r3, #31
   85cde:	d46f      	bmi.n	85dc0 <_realloc_r+0x140>
   85ce0:	f854 3c08 	ldr.w	r3, [r4, #-8]
   85ce4:	ebc3 0a07 	rsb	sl, r3, r7
   85ce8:	f8da 3004 	ldr.w	r3, [sl, #4]
   85cec:	f023 0303 	bic.w	r3, r3, #3
   85cf0:	442b      	add	r3, r5
   85cf2:	2800      	cmp	r0, #0
   85cf4:	d062      	beq.n	85dbc <_realloc_r+0x13c>
   85cf6:	4570      	cmp	r0, lr
   85cf8:	f000 80e9 	beq.w	85ece <_realloc_r+0x24e>
   85cfc:	eb02 0e03 	add.w	lr, r2, r3
   85d00:	458e      	cmp	lr, r1
   85d02:	db5b      	blt.n	85dbc <_realloc_r+0x13c>
   85d04:	68c3      	ldr	r3, [r0, #12]
   85d06:	6882      	ldr	r2, [r0, #8]
   85d08:	46d0      	mov	r8, sl
   85d0a:	60d3      	str	r3, [r2, #12]
   85d0c:	609a      	str	r2, [r3, #8]
   85d0e:	f858 1f08 	ldr.w	r1, [r8, #8]!
   85d12:	f8da 300c 	ldr.w	r3, [sl, #12]
   85d16:	1f2a      	subs	r2, r5, #4
   85d18:	2a24      	cmp	r2, #36	; 0x24
   85d1a:	60cb      	str	r3, [r1, #12]
   85d1c:	6099      	str	r1, [r3, #8]
   85d1e:	f200 8123 	bhi.w	85f68 <_realloc_r+0x2e8>
   85d22:	2a13      	cmp	r2, #19
   85d24:	f240 80b0 	bls.w	85e88 <_realloc_r+0x208>
   85d28:	6823      	ldr	r3, [r4, #0]
   85d2a:	2a1b      	cmp	r2, #27
   85d2c:	f8ca 3008 	str.w	r3, [sl, #8]
   85d30:	6863      	ldr	r3, [r4, #4]
   85d32:	f8ca 300c 	str.w	r3, [sl, #12]
   85d36:	f200 812b 	bhi.w	85f90 <_realloc_r+0x310>
   85d3a:	3408      	adds	r4, #8
   85d3c:	f10a 0310 	add.w	r3, sl, #16
   85d40:	e0a3      	b.n	85e8a <_realloc_r+0x20a>
   85d42:	f026 0607 	bic.w	r6, r6, #7
   85d46:	2e00      	cmp	r6, #0
   85d48:	4631      	mov	r1, r6
   85d4a:	dab0      	bge.n	85cae <_realloc_r+0x2e>
   85d4c:	230c      	movs	r3, #12
   85d4e:	2000      	movs	r0, #0
   85d50:	f8c9 3000 	str.w	r3, [r9]
   85d54:	b003      	add	sp, #12
   85d56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85d5a:	46a0      	mov	r8, r4
   85d5c:	1baa      	subs	r2, r5, r6
   85d5e:	2a0f      	cmp	r2, #15
   85d60:	f003 0301 	and.w	r3, r3, #1
   85d64:	d81a      	bhi.n	85d9c <_realloc_r+0x11c>
   85d66:	432b      	orrs	r3, r5
   85d68:	607b      	str	r3, [r7, #4]
   85d6a:	443d      	add	r5, r7
   85d6c:	686b      	ldr	r3, [r5, #4]
   85d6e:	f043 0301 	orr.w	r3, r3, #1
   85d72:	606b      	str	r3, [r5, #4]
   85d74:	4648      	mov	r0, r9
   85d76:	f7ff ff81 	bl	85c7c <__malloc_unlock>
   85d7a:	4640      	mov	r0, r8
   85d7c:	b003      	add	sp, #12
   85d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85d82:	f022 0203 	bic.w	r2, r2, #3
   85d86:	eb02 0c05 	add.w	ip, r2, r5
   85d8a:	458c      	cmp	ip, r1
   85d8c:	dba6      	blt.n	85cdc <_realloc_r+0x5c>
   85d8e:	68c2      	ldr	r2, [r0, #12]
   85d90:	6881      	ldr	r1, [r0, #8]
   85d92:	46a0      	mov	r8, r4
   85d94:	60ca      	str	r2, [r1, #12]
   85d96:	4665      	mov	r5, ip
   85d98:	6091      	str	r1, [r2, #8]
   85d9a:	e7df      	b.n	85d5c <_realloc_r+0xdc>
   85d9c:	19b9      	adds	r1, r7, r6
   85d9e:	4333      	orrs	r3, r6
   85da0:	f042 0001 	orr.w	r0, r2, #1
   85da4:	607b      	str	r3, [r7, #4]
   85da6:	440a      	add	r2, r1
   85da8:	6048      	str	r0, [r1, #4]
   85daa:	6853      	ldr	r3, [r2, #4]
   85dac:	3108      	adds	r1, #8
   85dae:	f043 0301 	orr.w	r3, r3, #1
   85db2:	6053      	str	r3, [r2, #4]
   85db4:	4648      	mov	r0, r9
   85db6:	f7ff f915 	bl	84fe4 <_free_r>
   85dba:	e7db      	b.n	85d74 <_realloc_r+0xf4>
   85dbc:	428b      	cmp	r3, r1
   85dbe:	da33      	bge.n	85e28 <_realloc_r+0x1a8>
   85dc0:	4641      	mov	r1, r8
   85dc2:	4648      	mov	r0, r9
   85dc4:	f7ff fc0c 	bl	855e0 <_malloc_r>
   85dc8:	4680      	mov	r8, r0
   85dca:	2800      	cmp	r0, #0
   85dcc:	d0d2      	beq.n	85d74 <_realloc_r+0xf4>
   85dce:	f854 3c04 	ldr.w	r3, [r4, #-4]
   85dd2:	f1a0 0108 	sub.w	r1, r0, #8
   85dd6:	f023 0201 	bic.w	r2, r3, #1
   85dda:	443a      	add	r2, r7
   85ddc:	4291      	cmp	r1, r2
   85dde:	f000 80bc 	beq.w	85f5a <_realloc_r+0x2da>
   85de2:	1f2a      	subs	r2, r5, #4
   85de4:	2a24      	cmp	r2, #36	; 0x24
   85de6:	d86e      	bhi.n	85ec6 <_realloc_r+0x246>
   85de8:	2a13      	cmp	r2, #19
   85dea:	d842      	bhi.n	85e72 <_realloc_r+0x1f2>
   85dec:	4603      	mov	r3, r0
   85dee:	4622      	mov	r2, r4
   85df0:	6811      	ldr	r1, [r2, #0]
   85df2:	6019      	str	r1, [r3, #0]
   85df4:	6851      	ldr	r1, [r2, #4]
   85df6:	6059      	str	r1, [r3, #4]
   85df8:	6892      	ldr	r2, [r2, #8]
   85dfa:	609a      	str	r2, [r3, #8]
   85dfc:	4621      	mov	r1, r4
   85dfe:	4648      	mov	r0, r9
   85e00:	f7ff f8f0 	bl	84fe4 <_free_r>
   85e04:	e7b6      	b.n	85d74 <_realloc_r+0xf4>
   85e06:	4611      	mov	r1, r2
   85e08:	b003      	add	sp, #12
   85e0a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85e0e:	f7ff bbe7 	b.w	855e0 <_malloc_r>
   85e12:	f8de 2004 	ldr.w	r2, [lr, #4]
   85e16:	f106 0c10 	add.w	ip, r6, #16
   85e1a:	f022 0203 	bic.w	r2, r2, #3
   85e1e:	1950      	adds	r0, r2, r5
   85e20:	4560      	cmp	r0, ip
   85e22:	da3d      	bge.n	85ea0 <_realloc_r+0x220>
   85e24:	4670      	mov	r0, lr
   85e26:	e759      	b.n	85cdc <_realloc_r+0x5c>
   85e28:	46d0      	mov	r8, sl
   85e2a:	f858 0f08 	ldr.w	r0, [r8, #8]!
   85e2e:	f8da 100c 	ldr.w	r1, [sl, #12]
   85e32:	1f2a      	subs	r2, r5, #4
   85e34:	2a24      	cmp	r2, #36	; 0x24
   85e36:	60c1      	str	r1, [r0, #12]
   85e38:	6088      	str	r0, [r1, #8]
   85e3a:	f200 80a0 	bhi.w	85f7e <_realloc_r+0x2fe>
   85e3e:	2a13      	cmp	r2, #19
   85e40:	f240 809b 	bls.w	85f7a <_realloc_r+0x2fa>
   85e44:	6821      	ldr	r1, [r4, #0]
   85e46:	2a1b      	cmp	r2, #27
   85e48:	f8ca 1008 	str.w	r1, [sl, #8]
   85e4c:	6861      	ldr	r1, [r4, #4]
   85e4e:	f8ca 100c 	str.w	r1, [sl, #12]
   85e52:	f200 80b2 	bhi.w	85fba <_realloc_r+0x33a>
   85e56:	3408      	adds	r4, #8
   85e58:	f10a 0210 	add.w	r2, sl, #16
   85e5c:	6821      	ldr	r1, [r4, #0]
   85e5e:	461d      	mov	r5, r3
   85e60:	6011      	str	r1, [r2, #0]
   85e62:	6861      	ldr	r1, [r4, #4]
   85e64:	4657      	mov	r7, sl
   85e66:	6051      	str	r1, [r2, #4]
   85e68:	68a3      	ldr	r3, [r4, #8]
   85e6a:	6093      	str	r3, [r2, #8]
   85e6c:	f8da 3004 	ldr.w	r3, [sl, #4]
   85e70:	e774      	b.n	85d5c <_realloc_r+0xdc>
   85e72:	6823      	ldr	r3, [r4, #0]
   85e74:	2a1b      	cmp	r2, #27
   85e76:	6003      	str	r3, [r0, #0]
   85e78:	6863      	ldr	r3, [r4, #4]
   85e7a:	6043      	str	r3, [r0, #4]
   85e7c:	d862      	bhi.n	85f44 <_realloc_r+0x2c4>
   85e7e:	f100 0308 	add.w	r3, r0, #8
   85e82:	f104 0208 	add.w	r2, r4, #8
   85e86:	e7b3      	b.n	85df0 <_realloc_r+0x170>
   85e88:	4643      	mov	r3, r8
   85e8a:	6822      	ldr	r2, [r4, #0]
   85e8c:	4675      	mov	r5, lr
   85e8e:	601a      	str	r2, [r3, #0]
   85e90:	6862      	ldr	r2, [r4, #4]
   85e92:	4657      	mov	r7, sl
   85e94:	605a      	str	r2, [r3, #4]
   85e96:	68a2      	ldr	r2, [r4, #8]
   85e98:	609a      	str	r2, [r3, #8]
   85e9a:	f8da 3004 	ldr.w	r3, [sl, #4]
   85e9e:	e75d      	b.n	85d5c <_realloc_r+0xdc>
   85ea0:	1b83      	subs	r3, r0, r6
   85ea2:	4437      	add	r7, r6
   85ea4:	f043 0301 	orr.w	r3, r3, #1
   85ea8:	f8cb 7008 	str.w	r7, [fp, #8]
   85eac:	607b      	str	r3, [r7, #4]
   85eae:	f854 3c04 	ldr.w	r3, [r4, #-4]
   85eb2:	4648      	mov	r0, r9
   85eb4:	f003 0301 	and.w	r3, r3, #1
   85eb8:	431e      	orrs	r6, r3
   85eba:	f844 6c04 	str.w	r6, [r4, #-4]
   85ebe:	f7ff fedd 	bl	85c7c <__malloc_unlock>
   85ec2:	4620      	mov	r0, r4
   85ec4:	e75a      	b.n	85d7c <_realloc_r+0xfc>
   85ec6:	4621      	mov	r1, r4
   85ec8:	f7ff fe70 	bl	85bac <memmove>
   85ecc:	e796      	b.n	85dfc <_realloc_r+0x17c>
   85ece:	eb02 0c03 	add.w	ip, r2, r3
   85ed2:	f106 0210 	add.w	r2, r6, #16
   85ed6:	4594      	cmp	ip, r2
   85ed8:	f6ff af70 	blt.w	85dbc <_realloc_r+0x13c>
   85edc:	4657      	mov	r7, sl
   85ede:	f857 1f08 	ldr.w	r1, [r7, #8]!
   85ee2:	f8da 300c 	ldr.w	r3, [sl, #12]
   85ee6:	1f2a      	subs	r2, r5, #4
   85ee8:	2a24      	cmp	r2, #36	; 0x24
   85eea:	60cb      	str	r3, [r1, #12]
   85eec:	6099      	str	r1, [r3, #8]
   85eee:	f200 8086 	bhi.w	85ffe <_realloc_r+0x37e>
   85ef2:	2a13      	cmp	r2, #19
   85ef4:	d977      	bls.n	85fe6 <_realloc_r+0x366>
   85ef6:	6823      	ldr	r3, [r4, #0]
   85ef8:	2a1b      	cmp	r2, #27
   85efa:	f8ca 3008 	str.w	r3, [sl, #8]
   85efe:	6863      	ldr	r3, [r4, #4]
   85f00:	f8ca 300c 	str.w	r3, [sl, #12]
   85f04:	f200 8084 	bhi.w	86010 <_realloc_r+0x390>
   85f08:	3408      	adds	r4, #8
   85f0a:	f10a 0310 	add.w	r3, sl, #16
   85f0e:	6822      	ldr	r2, [r4, #0]
   85f10:	601a      	str	r2, [r3, #0]
   85f12:	6862      	ldr	r2, [r4, #4]
   85f14:	605a      	str	r2, [r3, #4]
   85f16:	68a2      	ldr	r2, [r4, #8]
   85f18:	609a      	str	r2, [r3, #8]
   85f1a:	ebc6 020c 	rsb	r2, r6, ip
   85f1e:	eb0a 0306 	add.w	r3, sl, r6
   85f22:	f042 0201 	orr.w	r2, r2, #1
   85f26:	f8cb 3008 	str.w	r3, [fp, #8]
   85f2a:	605a      	str	r2, [r3, #4]
   85f2c:	f8da 3004 	ldr.w	r3, [sl, #4]
   85f30:	4648      	mov	r0, r9
   85f32:	f003 0301 	and.w	r3, r3, #1
   85f36:	431e      	orrs	r6, r3
   85f38:	f8ca 6004 	str.w	r6, [sl, #4]
   85f3c:	f7ff fe9e 	bl	85c7c <__malloc_unlock>
   85f40:	4638      	mov	r0, r7
   85f42:	e71b      	b.n	85d7c <_realloc_r+0xfc>
   85f44:	68a3      	ldr	r3, [r4, #8]
   85f46:	2a24      	cmp	r2, #36	; 0x24
   85f48:	6083      	str	r3, [r0, #8]
   85f4a:	68e3      	ldr	r3, [r4, #12]
   85f4c:	60c3      	str	r3, [r0, #12]
   85f4e:	d02b      	beq.n	85fa8 <_realloc_r+0x328>
   85f50:	f100 0310 	add.w	r3, r0, #16
   85f54:	f104 0210 	add.w	r2, r4, #16
   85f58:	e74a      	b.n	85df0 <_realloc_r+0x170>
   85f5a:	f850 2c04 	ldr.w	r2, [r0, #-4]
   85f5e:	46a0      	mov	r8, r4
   85f60:	f022 0203 	bic.w	r2, r2, #3
   85f64:	4415      	add	r5, r2
   85f66:	e6f9      	b.n	85d5c <_realloc_r+0xdc>
   85f68:	4621      	mov	r1, r4
   85f6a:	4640      	mov	r0, r8
   85f6c:	4675      	mov	r5, lr
   85f6e:	4657      	mov	r7, sl
   85f70:	f7ff fe1c 	bl	85bac <memmove>
   85f74:	f8da 3004 	ldr.w	r3, [sl, #4]
   85f78:	e6f0      	b.n	85d5c <_realloc_r+0xdc>
   85f7a:	4642      	mov	r2, r8
   85f7c:	e76e      	b.n	85e5c <_realloc_r+0x1dc>
   85f7e:	4621      	mov	r1, r4
   85f80:	4640      	mov	r0, r8
   85f82:	461d      	mov	r5, r3
   85f84:	4657      	mov	r7, sl
   85f86:	f7ff fe11 	bl	85bac <memmove>
   85f8a:	f8da 3004 	ldr.w	r3, [sl, #4]
   85f8e:	e6e5      	b.n	85d5c <_realloc_r+0xdc>
   85f90:	68a3      	ldr	r3, [r4, #8]
   85f92:	2a24      	cmp	r2, #36	; 0x24
   85f94:	f8ca 3010 	str.w	r3, [sl, #16]
   85f98:	68e3      	ldr	r3, [r4, #12]
   85f9a:	f8ca 3014 	str.w	r3, [sl, #20]
   85f9e:	d018      	beq.n	85fd2 <_realloc_r+0x352>
   85fa0:	3410      	adds	r4, #16
   85fa2:	f10a 0318 	add.w	r3, sl, #24
   85fa6:	e770      	b.n	85e8a <_realloc_r+0x20a>
   85fa8:	6922      	ldr	r2, [r4, #16]
   85faa:	f100 0318 	add.w	r3, r0, #24
   85fae:	6102      	str	r2, [r0, #16]
   85fb0:	6961      	ldr	r1, [r4, #20]
   85fb2:	f104 0218 	add.w	r2, r4, #24
   85fb6:	6141      	str	r1, [r0, #20]
   85fb8:	e71a      	b.n	85df0 <_realloc_r+0x170>
   85fba:	68a1      	ldr	r1, [r4, #8]
   85fbc:	2a24      	cmp	r2, #36	; 0x24
   85fbe:	f8ca 1010 	str.w	r1, [sl, #16]
   85fc2:	68e1      	ldr	r1, [r4, #12]
   85fc4:	f8ca 1014 	str.w	r1, [sl, #20]
   85fc8:	d00f      	beq.n	85fea <_realloc_r+0x36a>
   85fca:	3410      	adds	r4, #16
   85fcc:	f10a 0218 	add.w	r2, sl, #24
   85fd0:	e744      	b.n	85e5c <_realloc_r+0x1dc>
   85fd2:	6922      	ldr	r2, [r4, #16]
   85fd4:	f10a 0320 	add.w	r3, sl, #32
   85fd8:	f8ca 2018 	str.w	r2, [sl, #24]
   85fdc:	6962      	ldr	r2, [r4, #20]
   85fde:	3418      	adds	r4, #24
   85fe0:	f8ca 201c 	str.w	r2, [sl, #28]
   85fe4:	e751      	b.n	85e8a <_realloc_r+0x20a>
   85fe6:	463b      	mov	r3, r7
   85fe8:	e791      	b.n	85f0e <_realloc_r+0x28e>
   85fea:	6921      	ldr	r1, [r4, #16]
   85fec:	f10a 0220 	add.w	r2, sl, #32
   85ff0:	f8ca 1018 	str.w	r1, [sl, #24]
   85ff4:	6961      	ldr	r1, [r4, #20]
   85ff6:	3418      	adds	r4, #24
   85ff8:	f8ca 101c 	str.w	r1, [sl, #28]
   85ffc:	e72e      	b.n	85e5c <_realloc_r+0x1dc>
   85ffe:	4621      	mov	r1, r4
   86000:	4638      	mov	r0, r7
   86002:	f8cd c004 	str.w	ip, [sp, #4]
   86006:	f7ff fdd1 	bl	85bac <memmove>
   8600a:	f8dd c004 	ldr.w	ip, [sp, #4]
   8600e:	e784      	b.n	85f1a <_realloc_r+0x29a>
   86010:	68a3      	ldr	r3, [r4, #8]
   86012:	2a24      	cmp	r2, #36	; 0x24
   86014:	f8ca 3010 	str.w	r3, [sl, #16]
   86018:	68e3      	ldr	r3, [r4, #12]
   8601a:	f8ca 3014 	str.w	r3, [sl, #20]
   8601e:	d003      	beq.n	86028 <_realloc_r+0x3a8>
   86020:	3410      	adds	r4, #16
   86022:	f10a 0318 	add.w	r3, sl, #24
   86026:	e772      	b.n	85f0e <_realloc_r+0x28e>
   86028:	6922      	ldr	r2, [r4, #16]
   8602a:	f10a 0320 	add.w	r3, sl, #32
   8602e:	f8ca 2018 	str.w	r2, [sl, #24]
   86032:	6962      	ldr	r2, [r4, #20]
   86034:	3418      	adds	r4, #24
   86036:	f8ca 201c 	str.w	r2, [sl, #28]
   8603a:	e768      	b.n	85f0e <_realloc_r+0x28e>
   8603c:	20070630 	.word	0x20070630

00086040 <_sbrk_r>:
   86040:	b538      	push	{r3, r4, r5, lr}
   86042:	4c07      	ldr	r4, [pc, #28]	; (86060 <_sbrk_r+0x20>)
   86044:	2300      	movs	r3, #0
   86046:	4605      	mov	r5, r0
   86048:	4608      	mov	r0, r1
   8604a:	6023      	str	r3, [r4, #0]
   8604c:	f7fc fc72 	bl	82934 <_sbrk>
   86050:	1c43      	adds	r3, r0, #1
   86052:	d000      	beq.n	86056 <_sbrk_r+0x16>
   86054:	bd38      	pop	{r3, r4, r5, pc}
   86056:	6823      	ldr	r3, [r4, #0]
   86058:	2b00      	cmp	r3, #0
   8605a:	d0fb      	beq.n	86054 <_sbrk_r+0x14>
   8605c:	602b      	str	r3, [r5, #0]
   8605e:	bd38      	pop	{r3, r4, r5, pc}
   86060:	20070d9c 	.word	0x20070d9c

00086064 <__sread>:
   86064:	b510      	push	{r4, lr}
   86066:	460c      	mov	r4, r1
   86068:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8606c:	f000 f9f2 	bl	86454 <_read_r>
   86070:	2800      	cmp	r0, #0
   86072:	db03      	blt.n	8607c <__sread+0x18>
   86074:	6d23      	ldr	r3, [r4, #80]	; 0x50
   86076:	4403      	add	r3, r0
   86078:	6523      	str	r3, [r4, #80]	; 0x50
   8607a:	bd10      	pop	{r4, pc}
   8607c:	89a3      	ldrh	r3, [r4, #12]
   8607e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   86082:	81a3      	strh	r3, [r4, #12]
   86084:	bd10      	pop	{r4, pc}
   86086:	bf00      	nop

00086088 <__swrite>:
   86088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8608c:	460c      	mov	r4, r1
   8608e:	8989      	ldrh	r1, [r1, #12]
   86090:	461d      	mov	r5, r3
   86092:	05cb      	lsls	r3, r1, #23
   86094:	4616      	mov	r6, r2
   86096:	4607      	mov	r7, r0
   86098:	d506      	bpl.n	860a8 <__swrite+0x20>
   8609a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8609e:	2200      	movs	r2, #0
   860a0:	2302      	movs	r3, #2
   860a2:	f000 f9c3 	bl	8642c <_lseek_r>
   860a6:	89a1      	ldrh	r1, [r4, #12]
   860a8:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   860ac:	81a1      	strh	r1, [r4, #12]
   860ae:	4638      	mov	r0, r7
   860b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   860b4:	4632      	mov	r2, r6
   860b6:	462b      	mov	r3, r5
   860b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   860bc:	f000 b8ce 	b.w	8625c <_write_r>

000860c0 <__sseek>:
   860c0:	b510      	push	{r4, lr}
   860c2:	460c      	mov	r4, r1
   860c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   860c8:	f000 f9b0 	bl	8642c <_lseek_r>
   860cc:	89a3      	ldrh	r3, [r4, #12]
   860ce:	1c42      	adds	r2, r0, #1
   860d0:	bf0e      	itee	eq
   860d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   860d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   860da:	6520      	strne	r0, [r4, #80]	; 0x50
   860dc:	81a3      	strh	r3, [r4, #12]
   860de:	bd10      	pop	{r4, pc}

000860e0 <__sclose>:
   860e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   860e4:	f000 b922 	b.w	8632c <_close_r>

000860e8 <strlen>:
   860e8:	f020 0103 	bic.w	r1, r0, #3
   860ec:	f010 0003 	ands.w	r0, r0, #3
   860f0:	f1c0 0000 	rsb	r0, r0, #0
   860f4:	f851 3b04 	ldr.w	r3, [r1], #4
   860f8:	f100 0c04 	add.w	ip, r0, #4
   860fc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   86100:	f06f 0200 	mvn.w	r2, #0
   86104:	bf1c      	itt	ne
   86106:	fa22 f20c 	lsrne.w	r2, r2, ip
   8610a:	4313      	orrne	r3, r2
   8610c:	f04f 0c01 	mov.w	ip, #1
   86110:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   86114:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   86118:	eba3 020c 	sub.w	r2, r3, ip
   8611c:	ea22 0203 	bic.w	r2, r2, r3
   86120:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   86124:	bf04      	itt	eq
   86126:	f851 3b04 	ldreq.w	r3, [r1], #4
   8612a:	3004      	addeq	r0, #4
   8612c:	d0f4      	beq.n	86118 <strlen+0x30>
   8612e:	f013 0fff 	tst.w	r3, #255	; 0xff
   86132:	bf1f      	itttt	ne
   86134:	3001      	addne	r0, #1
   86136:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   8613a:	3001      	addne	r0, #1
   8613c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   86140:	bf18      	it	ne
   86142:	3001      	addne	r0, #1
   86144:	4770      	bx	lr
   86146:	bf00      	nop

00086148 <__swbuf_r>:
   86148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8614a:	460d      	mov	r5, r1
   8614c:	4614      	mov	r4, r2
   8614e:	4607      	mov	r7, r0
   86150:	b110      	cbz	r0, 86158 <__swbuf_r+0x10>
   86152:	6b83      	ldr	r3, [r0, #56]	; 0x38
   86154:	2b00      	cmp	r3, #0
   86156:	d048      	beq.n	861ea <__swbuf_r+0xa2>
   86158:	89a2      	ldrh	r2, [r4, #12]
   8615a:	69a0      	ldr	r0, [r4, #24]
   8615c:	b293      	uxth	r3, r2
   8615e:	60a0      	str	r0, [r4, #8]
   86160:	0718      	lsls	r0, r3, #28
   86162:	d538      	bpl.n	861d6 <__swbuf_r+0x8e>
   86164:	6926      	ldr	r6, [r4, #16]
   86166:	2e00      	cmp	r6, #0
   86168:	d035      	beq.n	861d6 <__swbuf_r+0x8e>
   8616a:	0499      	lsls	r1, r3, #18
   8616c:	b2ed      	uxtb	r5, r5
   8616e:	d515      	bpl.n	8619c <__swbuf_r+0x54>
   86170:	6823      	ldr	r3, [r4, #0]
   86172:	6962      	ldr	r2, [r4, #20]
   86174:	1b9e      	subs	r6, r3, r6
   86176:	4296      	cmp	r6, r2
   86178:	da1c      	bge.n	861b4 <__swbuf_r+0x6c>
   8617a:	3601      	adds	r6, #1
   8617c:	68a2      	ldr	r2, [r4, #8]
   8617e:	1c59      	adds	r1, r3, #1
   86180:	3a01      	subs	r2, #1
   86182:	60a2      	str	r2, [r4, #8]
   86184:	6021      	str	r1, [r4, #0]
   86186:	701d      	strb	r5, [r3, #0]
   86188:	6963      	ldr	r3, [r4, #20]
   8618a:	42b3      	cmp	r3, r6
   8618c:	d01a      	beq.n	861c4 <__swbuf_r+0x7c>
   8618e:	89a3      	ldrh	r3, [r4, #12]
   86190:	07db      	lsls	r3, r3, #31
   86192:	d501      	bpl.n	86198 <__swbuf_r+0x50>
   86194:	2d0a      	cmp	r5, #10
   86196:	d015      	beq.n	861c4 <__swbuf_r+0x7c>
   86198:	4628      	mov	r0, r5
   8619a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8619c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8619e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   861a2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   861a6:	6663      	str	r3, [r4, #100]	; 0x64
   861a8:	6823      	ldr	r3, [r4, #0]
   861aa:	81a2      	strh	r2, [r4, #12]
   861ac:	6962      	ldr	r2, [r4, #20]
   861ae:	1b9e      	subs	r6, r3, r6
   861b0:	4296      	cmp	r6, r2
   861b2:	dbe2      	blt.n	8617a <__swbuf_r+0x32>
   861b4:	4638      	mov	r0, r7
   861b6:	4621      	mov	r1, r4
   861b8:	f7fe fdb4 	bl	84d24 <_fflush_r>
   861bc:	b940      	cbnz	r0, 861d0 <__swbuf_r+0x88>
   861be:	6823      	ldr	r3, [r4, #0]
   861c0:	2601      	movs	r6, #1
   861c2:	e7db      	b.n	8617c <__swbuf_r+0x34>
   861c4:	4638      	mov	r0, r7
   861c6:	4621      	mov	r1, r4
   861c8:	f7fe fdac 	bl	84d24 <_fflush_r>
   861cc:	2800      	cmp	r0, #0
   861ce:	d0e3      	beq.n	86198 <__swbuf_r+0x50>
   861d0:	f04f 30ff 	mov.w	r0, #4294967295
   861d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   861d6:	4638      	mov	r0, r7
   861d8:	4621      	mov	r1, r4
   861da:	f7fe fc8d 	bl	84af8 <__swsetup_r>
   861de:	2800      	cmp	r0, #0
   861e0:	d1f6      	bne.n	861d0 <__swbuf_r+0x88>
   861e2:	89a2      	ldrh	r2, [r4, #12]
   861e4:	6926      	ldr	r6, [r4, #16]
   861e6:	b293      	uxth	r3, r2
   861e8:	e7bf      	b.n	8616a <__swbuf_r+0x22>
   861ea:	f7fe fdb7 	bl	84d5c <__sinit>
   861ee:	e7b3      	b.n	86158 <__swbuf_r+0x10>

000861f0 <_wcrtomb_r>:
   861f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   861f4:	461e      	mov	r6, r3
   861f6:	b086      	sub	sp, #24
   861f8:	460c      	mov	r4, r1
   861fa:	4605      	mov	r5, r0
   861fc:	4617      	mov	r7, r2
   861fe:	4b0f      	ldr	r3, [pc, #60]	; (8623c <_wcrtomb_r+0x4c>)
   86200:	b191      	cbz	r1, 86228 <_wcrtomb_r+0x38>
   86202:	f8d3 8000 	ldr.w	r8, [r3]
   86206:	f7ff f969 	bl	854dc <__locale_charset>
   8620a:	9600      	str	r6, [sp, #0]
   8620c:	4603      	mov	r3, r0
   8620e:	4621      	mov	r1, r4
   86210:	463a      	mov	r2, r7
   86212:	4628      	mov	r0, r5
   86214:	47c0      	blx	r8
   86216:	1c43      	adds	r3, r0, #1
   86218:	d103      	bne.n	86222 <_wcrtomb_r+0x32>
   8621a:	2200      	movs	r2, #0
   8621c:	238a      	movs	r3, #138	; 0x8a
   8621e:	6032      	str	r2, [r6, #0]
   86220:	602b      	str	r3, [r5, #0]
   86222:	b006      	add	sp, #24
   86224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86228:	681f      	ldr	r7, [r3, #0]
   8622a:	f7ff f957 	bl	854dc <__locale_charset>
   8622e:	9600      	str	r6, [sp, #0]
   86230:	4603      	mov	r3, r0
   86232:	4622      	mov	r2, r4
   86234:	4628      	mov	r0, r5
   86236:	a903      	add	r1, sp, #12
   86238:	47b8      	blx	r7
   8623a:	e7ec      	b.n	86216 <_wcrtomb_r+0x26>
   8623c:	20070a40 	.word	0x20070a40

00086240 <__ascii_wctomb>:
   86240:	b121      	cbz	r1, 8624c <__ascii_wctomb+0xc>
   86242:	2aff      	cmp	r2, #255	; 0xff
   86244:	d804      	bhi.n	86250 <__ascii_wctomb+0x10>
   86246:	700a      	strb	r2, [r1, #0]
   86248:	2001      	movs	r0, #1
   8624a:	4770      	bx	lr
   8624c:	4608      	mov	r0, r1
   8624e:	4770      	bx	lr
   86250:	238a      	movs	r3, #138	; 0x8a
   86252:	6003      	str	r3, [r0, #0]
   86254:	f04f 30ff 	mov.w	r0, #4294967295
   86258:	4770      	bx	lr
   8625a:	bf00      	nop

0008625c <_write_r>:
   8625c:	b570      	push	{r4, r5, r6, lr}
   8625e:	4c08      	ldr	r4, [pc, #32]	; (86280 <_write_r+0x24>)
   86260:	4606      	mov	r6, r0
   86262:	2500      	movs	r5, #0
   86264:	4608      	mov	r0, r1
   86266:	4611      	mov	r1, r2
   86268:	461a      	mov	r2, r3
   8626a:	6025      	str	r5, [r4, #0]
   8626c:	f7fa ff6e 	bl	8114c <_write>
   86270:	1c43      	adds	r3, r0, #1
   86272:	d000      	beq.n	86276 <_write_r+0x1a>
   86274:	bd70      	pop	{r4, r5, r6, pc}
   86276:	6823      	ldr	r3, [r4, #0]
   86278:	2b00      	cmp	r3, #0
   8627a:	d0fb      	beq.n	86274 <_write_r+0x18>
   8627c:	6033      	str	r3, [r6, #0]
   8627e:	bd70      	pop	{r4, r5, r6, pc}
   86280:	20070d9c 	.word	0x20070d9c

00086284 <__register_exitproc>:
   86284:	b5f0      	push	{r4, r5, r6, r7, lr}
   86286:	4c27      	ldr	r4, [pc, #156]	; (86324 <__register_exitproc+0xa0>)
   86288:	b085      	sub	sp, #20
   8628a:	6826      	ldr	r6, [r4, #0]
   8628c:	4607      	mov	r7, r0
   8628e:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   86292:	2c00      	cmp	r4, #0
   86294:	d040      	beq.n	86318 <__register_exitproc+0x94>
   86296:	6865      	ldr	r5, [r4, #4]
   86298:	2d1f      	cmp	r5, #31
   8629a:	dd1e      	ble.n	862da <__register_exitproc+0x56>
   8629c:	4822      	ldr	r0, [pc, #136]	; (86328 <__register_exitproc+0xa4>)
   8629e:	b918      	cbnz	r0, 862a8 <__register_exitproc+0x24>
   862a0:	f04f 30ff 	mov.w	r0, #4294967295
   862a4:	b005      	add	sp, #20
   862a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   862a8:	f44f 70c8 	mov.w	r0, #400	; 0x190
   862ac:	9103      	str	r1, [sp, #12]
   862ae:	9202      	str	r2, [sp, #8]
   862b0:	9301      	str	r3, [sp, #4]
   862b2:	f7ff f98d 	bl	855d0 <malloc>
   862b6:	9903      	ldr	r1, [sp, #12]
   862b8:	4604      	mov	r4, r0
   862ba:	9a02      	ldr	r2, [sp, #8]
   862bc:	9b01      	ldr	r3, [sp, #4]
   862be:	2800      	cmp	r0, #0
   862c0:	d0ee      	beq.n	862a0 <__register_exitproc+0x1c>
   862c2:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   862c6:	2000      	movs	r0, #0
   862c8:	6025      	str	r5, [r4, #0]
   862ca:	6060      	str	r0, [r4, #4]
   862cc:	4605      	mov	r5, r0
   862ce:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   862d2:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   862d6:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   862da:	b93f      	cbnz	r7, 862ec <__register_exitproc+0x68>
   862dc:	1c6b      	adds	r3, r5, #1
   862de:	2000      	movs	r0, #0
   862e0:	3502      	adds	r5, #2
   862e2:	6063      	str	r3, [r4, #4]
   862e4:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   862e8:	b005      	add	sp, #20
   862ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
   862ec:	2601      	movs	r6, #1
   862ee:	40ae      	lsls	r6, r5
   862f0:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   862f4:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   862f8:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   862fc:	2f02      	cmp	r7, #2
   862fe:	ea42 0206 	orr.w	r2, r2, r6
   86302:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   86306:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   8630a:	d1e7      	bne.n	862dc <__register_exitproc+0x58>
   8630c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   86310:	431e      	orrs	r6, r3
   86312:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   86316:	e7e1      	b.n	862dc <__register_exitproc+0x58>
   86318:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   8631c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   86320:	e7b9      	b.n	86296 <__register_exitproc+0x12>
   86322:	bf00      	nop
   86324:	000865c8 	.word	0x000865c8
   86328:	000855d1 	.word	0x000855d1

0008632c <_close_r>:
   8632c:	b538      	push	{r3, r4, r5, lr}
   8632e:	4c07      	ldr	r4, [pc, #28]	; (8634c <_close_r+0x20>)
   86330:	2300      	movs	r3, #0
   86332:	4605      	mov	r5, r0
   86334:	4608      	mov	r0, r1
   86336:	6023      	str	r3, [r4, #0]
   86338:	f7fc fb16 	bl	82968 <_close>
   8633c:	1c43      	adds	r3, r0, #1
   8633e:	d000      	beq.n	86342 <_close_r+0x16>
   86340:	bd38      	pop	{r3, r4, r5, pc}
   86342:	6823      	ldr	r3, [r4, #0]
   86344:	2b00      	cmp	r3, #0
   86346:	d0fb      	beq.n	86340 <_close_r+0x14>
   86348:	602b      	str	r3, [r5, #0]
   8634a:	bd38      	pop	{r3, r4, r5, pc}
   8634c:	20070d9c 	.word	0x20070d9c

00086350 <_fclose_r>:
   86350:	b570      	push	{r4, r5, r6, lr}
   86352:	460c      	mov	r4, r1
   86354:	4605      	mov	r5, r0
   86356:	b131      	cbz	r1, 86366 <_fclose_r+0x16>
   86358:	b110      	cbz	r0, 86360 <_fclose_r+0x10>
   8635a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8635c:	2b00      	cmp	r3, #0
   8635e:	d02f      	beq.n	863c0 <_fclose_r+0x70>
   86360:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   86364:	b90b      	cbnz	r3, 8636a <_fclose_r+0x1a>
   86366:	2000      	movs	r0, #0
   86368:	bd70      	pop	{r4, r5, r6, pc}
   8636a:	4628      	mov	r0, r5
   8636c:	4621      	mov	r1, r4
   8636e:	f7fe fcd9 	bl	84d24 <_fflush_r>
   86372:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   86374:	4606      	mov	r6, r0
   86376:	b133      	cbz	r3, 86386 <_fclose_r+0x36>
   86378:	4628      	mov	r0, r5
   8637a:	69e1      	ldr	r1, [r4, #28]
   8637c:	4798      	blx	r3
   8637e:	2800      	cmp	r0, #0
   86380:	bfb8      	it	lt
   86382:	f04f 36ff 	movlt.w	r6, #4294967295
   86386:	89a3      	ldrh	r3, [r4, #12]
   86388:	061b      	lsls	r3, r3, #24
   8638a:	d41c      	bmi.n	863c6 <_fclose_r+0x76>
   8638c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8638e:	b141      	cbz	r1, 863a2 <_fclose_r+0x52>
   86390:	f104 0340 	add.w	r3, r4, #64	; 0x40
   86394:	4299      	cmp	r1, r3
   86396:	d002      	beq.n	8639e <_fclose_r+0x4e>
   86398:	4628      	mov	r0, r5
   8639a:	f7fe fe23 	bl	84fe4 <_free_r>
   8639e:	2300      	movs	r3, #0
   863a0:	6323      	str	r3, [r4, #48]	; 0x30
   863a2:	6c61      	ldr	r1, [r4, #68]	; 0x44
   863a4:	b121      	cbz	r1, 863b0 <_fclose_r+0x60>
   863a6:	4628      	mov	r0, r5
   863a8:	f7fe fe1c 	bl	84fe4 <_free_r>
   863ac:	2300      	movs	r3, #0
   863ae:	6463      	str	r3, [r4, #68]	; 0x44
   863b0:	f7fe fd4e 	bl	84e50 <__sfp_lock_acquire>
   863b4:	2300      	movs	r3, #0
   863b6:	81a3      	strh	r3, [r4, #12]
   863b8:	f7fe fd4c 	bl	84e54 <__sfp_lock_release>
   863bc:	4630      	mov	r0, r6
   863be:	bd70      	pop	{r4, r5, r6, pc}
   863c0:	f7fe fccc 	bl	84d5c <__sinit>
   863c4:	e7cc      	b.n	86360 <_fclose_r+0x10>
   863c6:	4628      	mov	r0, r5
   863c8:	6921      	ldr	r1, [r4, #16]
   863ca:	f7fe fe0b 	bl	84fe4 <_free_r>
   863ce:	e7dd      	b.n	8638c <_fclose_r+0x3c>

000863d0 <fclose>:
   863d0:	4b02      	ldr	r3, [pc, #8]	; (863dc <fclose+0xc>)
   863d2:	4601      	mov	r1, r0
   863d4:	6818      	ldr	r0, [r3, #0]
   863d6:	f7ff bfbb 	b.w	86350 <_fclose_r>
   863da:	bf00      	nop
   863dc:	20070608 	.word	0x20070608

000863e0 <_fstat_r>:
   863e0:	b538      	push	{r3, r4, r5, lr}
   863e2:	4c08      	ldr	r4, [pc, #32]	; (86404 <_fstat_r+0x24>)
   863e4:	2300      	movs	r3, #0
   863e6:	4605      	mov	r5, r0
   863e8:	4608      	mov	r0, r1
   863ea:	4611      	mov	r1, r2
   863ec:	6023      	str	r3, [r4, #0]
   863ee:	f7fc fabf 	bl	82970 <_fstat>
   863f2:	1c43      	adds	r3, r0, #1
   863f4:	d000      	beq.n	863f8 <_fstat_r+0x18>
   863f6:	bd38      	pop	{r3, r4, r5, pc}
   863f8:	6823      	ldr	r3, [r4, #0]
   863fa:	2b00      	cmp	r3, #0
   863fc:	d0fb      	beq.n	863f6 <_fstat_r+0x16>
   863fe:	602b      	str	r3, [r5, #0]
   86400:	bd38      	pop	{r3, r4, r5, pc}
   86402:	bf00      	nop
   86404:	20070d9c 	.word	0x20070d9c

00086408 <_isatty_r>:
   86408:	b538      	push	{r3, r4, r5, lr}
   8640a:	4c07      	ldr	r4, [pc, #28]	; (86428 <_isatty_r+0x20>)
   8640c:	2300      	movs	r3, #0
   8640e:	4605      	mov	r5, r0
   86410:	4608      	mov	r0, r1
   86412:	6023      	str	r3, [r4, #0]
   86414:	f7fc fab2 	bl	8297c <_isatty>
   86418:	1c43      	adds	r3, r0, #1
   8641a:	d000      	beq.n	8641e <_isatty_r+0x16>
   8641c:	bd38      	pop	{r3, r4, r5, pc}
   8641e:	6823      	ldr	r3, [r4, #0]
   86420:	2b00      	cmp	r3, #0
   86422:	d0fb      	beq.n	8641c <_isatty_r+0x14>
   86424:	602b      	str	r3, [r5, #0]
   86426:	bd38      	pop	{r3, r4, r5, pc}
   86428:	20070d9c 	.word	0x20070d9c

0008642c <_lseek_r>:
   8642c:	b570      	push	{r4, r5, r6, lr}
   8642e:	4c08      	ldr	r4, [pc, #32]	; (86450 <_lseek_r+0x24>)
   86430:	4606      	mov	r6, r0
   86432:	2500      	movs	r5, #0
   86434:	4608      	mov	r0, r1
   86436:	4611      	mov	r1, r2
   86438:	461a      	mov	r2, r3
   8643a:	6025      	str	r5, [r4, #0]
   8643c:	f7fc faa0 	bl	82980 <_lseek>
   86440:	1c43      	adds	r3, r0, #1
   86442:	d000      	beq.n	86446 <_lseek_r+0x1a>
   86444:	bd70      	pop	{r4, r5, r6, pc}
   86446:	6823      	ldr	r3, [r4, #0]
   86448:	2b00      	cmp	r3, #0
   8644a:	d0fb      	beq.n	86444 <_lseek_r+0x18>
   8644c:	6033      	str	r3, [r6, #0]
   8644e:	bd70      	pop	{r4, r5, r6, pc}
   86450:	20070d9c 	.word	0x20070d9c

00086454 <_read_r>:
   86454:	b570      	push	{r4, r5, r6, lr}
   86456:	4c08      	ldr	r4, [pc, #32]	; (86478 <_read_r+0x24>)
   86458:	4606      	mov	r6, r0
   8645a:	2500      	movs	r5, #0
   8645c:	4608      	mov	r0, r1
   8645e:	4611      	mov	r1, r2
   86460:	461a      	mov	r2, r3
   86462:	6025      	str	r5, [r4, #0]
   86464:	f7fa fe52 	bl	8110c <_read>
   86468:	1c43      	adds	r3, r0, #1
   8646a:	d000      	beq.n	8646e <_read_r+0x1a>
   8646c:	bd70      	pop	{r4, r5, r6, pc}
   8646e:	6823      	ldr	r3, [r4, #0]
   86470:	2b00      	cmp	r3, #0
   86472:	d0fb      	beq.n	8646c <_read_r+0x18>
   86474:	6033      	str	r3, [r6, #0]
   86476:	bd70      	pop	{r4, r5, r6, pc}
   86478:	20070d9c 	.word	0x20070d9c
   8647c:	6b6f7262 	.word	0x6b6f7262
   86480:	4f4c6e65 	.word	0x4f4c6e65
   86484:	00000a57 	.word	0x00000a57
   86488:	6b6f7262 	.word	0x6b6f7262
   8648c:	49486e65 	.word	0x49486e65
   86490:	203a4847 	.word	0x203a4847
   86494:	206f6f54 	.word	0x206f6f54
   86498:	20726166 	.word	0x20726166
   8649c:	79617761 	.word	0x79617761
   864a0:	0000000a 	.word	0x0000000a
   864a4:	7070614d 	.word	0x7070614d
   864a8:	20676e69 	.word	0x20676e69
   864ac:	72617473 	.word	0x72617473
   864b0:	0a646574 	.word	0x0a646574
   864b4:	00000000 	.word	0x00000000
   864b8:	2f206425 	.word	0x2f206425
   864bc:	72203220 	.word	0x72203220
   864c0:	69646165 	.word	0x69646165
   864c4:	2073676e 	.word	0x2073676e
   864c8:	68746977 	.word	0x68746977
   864cc:	6d206e69 	.word	0x6d206e69
   864d0:	69707061 	.word	0x69707061
   864d4:	6420676e 	.word	0x6420676e
   864d8:	61747369 	.word	0x61747369
   864dc:	0a65636e 	.word	0x0a65636e
   864e0:	00000000 	.word	0x00000000
   864e4:	6e756f46 	.word	0x6e756f46
   864e8:	6f732064 	.word	0x6f732064
   864ec:	6874656d 	.word	0x6874656d
   864f0:	20676e69 	.word	0x20676e69
   864f4:	61207461 	.word	0x61207461
   864f8:	656c676e 	.word	0x656c676e
   864fc:	6425203a 	.word	0x6425203a
   86500:	67656420 	.word	0x67656420
   86504:	73656572 	.word	0x73656572
   86508:	0000000a 	.word	0x0000000a
   8650c:	20656854 	.word	0x20656854
   86510:	74736964 	.word	0x74736964
   86514:	65636e61 	.word	0x65636e61
   86518:	206f7420 	.word	0x206f7420
   8651c:	656a626f 	.word	0x656a626f
   86520:	69207463 	.word	0x69207463
   86524:	25203a73 	.word	0x25203a73
   86528:	6d632064 	.word	0x6d632064
   8652c:	0000000a 	.word	0x0000000a
   86530:	206f6f54 	.word	0x206f6f54
   86534:	20776566 	.word	0x20776566
   86538:	64616572 	.word	0x64616572
   8653c:	73676e69 	.word	0x73676e69
   86540:	74697720 	.word	0x74697720
   86544:	206e6968 	.word	0x206e6968
   86548:	7070616d 	.word	0x7070616d
   8654c:	20676e69 	.word	0x20676e69
   86550:	74736964 	.word	0x74736964
   86554:	65636e61 	.word	0x65636e61
   86558:	0000000a 	.word	0x0000000a
   8655c:	72617453 	.word	0x72617453
   86560:	20646574 	.word	0x20646574
   86564:	72616553 	.word	0x72616553
   86568:	000a6863 	.word	0x000a6863
   8656c:	20642520 	.word	0x20642520
   86570:	2035202f 	.word	0x2035202f
   86574:	64616572 	.word	0x64616572
   86578:	73676e69 	.word	0x73676e69
   8657c:	76696420 	.word	0x76696420
   86580:	20747265 	.word	0x20747265
   86584:	206f6f74 	.word	0x206f6f74
   86588:	6863756d 	.word	0x6863756d
   8658c:	6f726620 	.word	0x6f726620
   86590:	616d206d 	.word	0x616d206d
   86594:	6e697070 	.word	0x6e697070
   86598:	69642067 	.word	0x69642067
   8659c:	6e617473 	.word	0x6e617473
   865a0:	000a6563 	.word	0x000a6563
   865a4:	656a624f 	.word	0x656a624f
   865a8:	6c207463 	.word	0x6c207463
   865ac:	3b74736f 	.word	0x3b74736f
   865b0:	61747320 	.word	0x61747320
   865b4:	6e697472 	.word	0x6e697472
   865b8:	65732067 	.word	0x65732067
   865bc:	68637261 	.word	0x68637261
   865c0:	00000a20 	.word	0x00000a20
   865c4:	00000043 	.word	0x00000043

000865c8 <_global_impure_ptr>:
   865c8:	200701e0 33323130 37363534 42413938     ... 0123456789AB
   865d8:	46454443 00000000 33323130 37363534     CDEF....01234567
   865e8:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   865f8:	0000296c                                l)..

000865fc <zeroes.6721>:
   865fc:	30303030 30303030 30303030 30303030     0000000000000000

0008660c <blanks.6720>:
   8660c:	20202020 20202020 20202020 20202020                     

0008661c <_init>:
   8661c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8661e:	bf00      	nop
   86620:	bcf8      	pop	{r3, r4, r5, r6, r7}
   86622:	bc08      	pop	{r3}
   86624:	469e      	mov	lr, r3
   86626:	4770      	bx	lr

00086628 <__init_array_start>:
   86628:	00084bbd 	.word	0x00084bbd

0008662c <__frame_dummy_init_array_entry>:
   8662c:	00080119                                ....

00086630 <_fini>:
   86630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86632:	bf00      	nop
   86634:	bcf8      	pop	{r3, r4, r5, r6, r7}
   86636:	bc08      	pop	{r3}
   86638:	469e      	mov	lr, r3
   8663a:	4770      	bx	lr

0008663c <__fini_array_start>:
   8663c:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	200701dc 	.word	0x200701dc

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <udi_api_cdc_data>:
20070138:	000809e5 00080691 000806ad 000806b1     ................
20070148:	000808bd                                ....

2007014c <udi_api_cdc_comm>:
2007014c:	00080635 00080681 000806b5 000806b1     5...............
2007015c:	00000000                                ....

20070160 <udc_config>:
20070160:	2007017c 20070174 00000000              |.. t.. ....

2007016c <udi_apis>:
2007016c:	2007014c 20070138                       L.. 8.. 

20070174 <udc_config_fs>:
20070174:	20070190 2007016c                       ... l.. 

2007017c <udc_device_desc>:
2007017c:	02000112 40000002 240403eb 00000100     .......@...$....
2007018c:	00000100                                ....

20070190 <udc_desc_fs>:
20070190:	00430209 c0000102 00040932 02020100     ..C.....2.......
200701a0:	24050001 04011000 05020224 01000624     ...$....$...$...
200701b0:	03012405 83050701 10004003 00010409     .$.......@......
200701c0:	00000a02 81050700 00004002 02020507     .........@......
200701d0:	00000040                                @...

200701d4 <udc_string_desc_languageid>:
200701d4:	04090304                                ....

200701d8 <g_interrupt_enabled>:
200701d8:	00000001                                ....

200701dc <SystemCoreClock>:
200701dc:	003d0900                                ..=.

200701e0 <impure_data>:
200701e0:	00000000 200704cc 20070534 2007059c     ....... 4.. ... 
	...
20070214:	000865c4 00000000 00000000 00000000     .e..............
	...
20070288:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070298:	0005deec 0000000b 00000000 00000000     ................
	...

20070608 <_impure_ptr>:
20070608:	200701e0                                ... 

2007060c <lc_ctype_charset>:
2007060c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2007062c <__mb_cur_max>:
2007062c:	00000001                                ....

20070630 <__malloc_av_>:
	...
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 
200709d8:	200709d0 200709d0 200709d8 200709d8     ... ... ... ... 
200709e8:	200709e0 200709e0 200709e8 200709e8     ... ... ... ... 
200709f8:	200709f0 200709f0 200709f8 200709f8     ... ... ... ... 
20070a08:	20070a00 20070a00 20070a08 20070a08     ... ... ... ... 
20070a18:	20070a10 20070a10 20070a18 20070a18     ... ... ... ... 
20070a28:	20070a20 20070a20 20070a28 20070a28      ..  .. (.. (.. 

20070a38 <__malloc_trim_threshold>:
20070a38:	00020000                                ....

20070a3c <__malloc_sbrk_base>:
20070a3c:	ffffffff                                ....

20070a40 <__wctomb>:
20070a40:	00086241                                Ab..
