Vivado Simulator 2018.3
Time resolution is 1 ps
mmcm_count_calc- divide:3c, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00007800, precision: 00000001
round_frac: 00007800
mmcm_phase-divide: 60,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div: 60 dc:     50000 phase:          0 ht:30 lt:30 ed:0 nc:0 mx:0 dt: 0 pm:0
mmcm_frac_count_calc- divide:3c, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00007800, precision: 00000001
round_frac: 00007800
mmcm_phase-divide: 60,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
DADDR Reg1 075d
DADDR Reg2 0800
DADDR Reg Shared 30
- 60.   0 p          0>>  :DADDR_9_15 frac30to28.frac_en.wf_r_frac.dt:000          10_00000000:DADDR_7_13 pm_f_frac_filtered_29to27.wf_f_frac_26:000000000:DADDR_8_14.pm_r_frac_filt_15to13.ht_frac.lt_frac:000000000001110100011101:
filter_lookup: 0010010000
lock_lookup: 1111111111001111101011111010010000000001
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:0c, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00001800, precision: 00000001
round_frac: 00001800
mmcm_phase-divide: 12,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div: 12 dc:     50000 phase:          0 ht: 6 lt: 6 ed:0 nc:0 mx:0 dt: 0 pm:0
mmcm_frac_count_calc- divide:0c, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00001800, precision: 00000001
round_frac: 00001800
mmcm_phase-divide: 12,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
DADDR Reg1 0145
DADDR Reg2 0800
DADDR Reg Shared 30
- 12.   0 p          0>>  :DADDR_9_15 frac30to28.frac_en.wf_r_frac.dt:000          10_00000000:DADDR_7_13 pm_f_frac_filtered_29to27.wf_f_frac_26:000000000:DADDR_8_14.pm_r_frac_filt_15to13.ht_frac.lt_frac:000000000000010100000101:
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:3c, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00007800, precision: 00000001
round_frac: 00007800
mmcm_phase-divide: 60,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div: 60 dc:     50000 phase:          0 ht:30 lt:30 ed:0 nc:0 mx:0 dt: 0 pm:0
mmcm_frac_count_calc- divide:3c, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00007800, precision: 00000001
round_frac: 00007800
mmcm_phase-divide: 60,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
DADDR Reg1 075d
DADDR Reg2 0800
DADDR Reg Shared 30
- 60.   0 p          0>>  :DADDR_9_15 frac30to28.frac_en.wf_r_frac.dt:000          10_00000000:DADDR_7_13 pm_f_frac_filtered_29to27.wf_f_frac_26:000000000:DADDR_8_14.pm_r_frac_filt_15to13.ht_frac.lt_frac:000000000001110100011101:
filter_lookup: 0010010000
lock_lookup: 1111111111001111101011111010010000000001
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:28, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00005000, precision: 00000001
round_frac: 00005000
mmcm_phase-divide: 40,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div: 40 dc:     50000 phase:          0 ht:20 lt:20 ed:0 nc:0 mx:0 dt: 0 pm:0
mmcm_frac_count_calc- divide:28, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
round_frac - decimal: 00005000, precision: 00000001
round_frac: 00005000
mmcm_phase-divide: 40,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
DADDR Reg1 04d3
DADDR Reg2 0800
DADDR Reg Shared 30
- 40.   0 p          0>>  :DADDR_9_15 frac30to28.frac_en.wf_r_frac.dt:000          10_00000000:DADDR_7_13 pm_f_frac_filtered_29to27.wf_f_frac_26:000000000:DADDR_8_14.pm_r_frac_filt_15to13.ht_frac.lt_frac:000000000001001100010011:
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
mmcm_count_calc- divide:01, phase:          0, duty_cycle:     50000
duty_cycle_fix: 00000200
mmcm_phase-divide:  1,phase:          0
phase_in_cycles: 00000000
round_frac - decimal: 00000000, precision: 00000003
round_frac: 00000000
temp: 00000000
div:  1 dc:     50000 phase:          0 ht: 1 lt: 1 ed:0 nc:1 mx:0 dt: 0 pm:0
