Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ALU.v" in library work
WARNING:HDLCompilers:299 - "ALU.v" line 23 Too many digits specified in binary constant
WARNING:HDLCompilers:299 - "ALU.v" line 24 Too many digits specified in binary constant
Module <ALU> compiled
No errors in compilation
Analysis of file <"ALU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ALU> in library <work> with parameters.
	ADD_OP = "0000"
	EQUAL_COMP = "1010"
	FALSE = "00000000"
	GORE_COMP = "1110"
	GREAT_COMP = "1100"
	LESS_COMP = "1001"
	LORE_COMP = "1011"
	MEM_ACCESS = "1111"
	MUL_OP = "0010"
	NEQUAL_COMP = "1101"
	NUMBER_SIZE = "00000000000000000000000000001000"
	OP_SIZE = "00000000000000000000000000000100"
	SUB_OP = "0001"
	TRUE = "11111111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ALU>.
	ADD_OP = 4'b0000
	EQUAL_COMP = 4'b1010
	FALSE = 8'b00000000
	GORE_COMP = 4'b1110
	GREAT_COMP = 4'b1100
	LESS_COMP = 4'b1001
	LORE_COMP = 4'b1011
	MEM_ACCESS = 4'b1111
	MUL_OP = 4'b0010
	NEQUAL_COMP = 4'b1101
	NUMBER_SIZE = 32'sb00000000000000000000000000001000
	OP_SIZE = 32'sb00000000000000000000000000000100
	SUB_OP = 4'b0001
	TRUE = 8'b11111111
WARNING:Xst:2725 - "ALU.v" line 48: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ALU.v" line 53: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ALU.v" line 58: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ALU.v" line 69: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ALU.v" line 82: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ALU.v" line 95: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ALU.v" line 108: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ALU.v" line 121: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ALU.v" line 134: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ALU.v" line 158: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ALU.v" line 159: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ALU.v" line 160: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ALU.v" line 161: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ALU.v" line 162: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "ALU.v" line 163: Size mismatch between case item and case selector.
Module <ALU> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:1780 - Signal <divideVar> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <div2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <div1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "ALU.v" line 60: The result of a 8x8-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "ALU.v" line 60: The result of a 8x8-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "ALU.v" line 61: The result of a 8x8-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
WARNING:Xst:643 - "ALU.v" line 61: The result of a 8x8-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 1-bit register for signal <CompReg>.
    Found 8-bit addsub for signal <Out1$addsub0000>.
    Found 8-bit comparator equal for signal <Out1$cmp_eq0005> created at line 84.
    Found 8-bit comparator greatequal for signal <Out1$cmp_ge0000> created at line 136.
    Found 8-bit comparator greater for signal <Out1$cmp_gt0000> created at line 110.
    Found 8-bit comparator lessequal for signal <Out1$cmp_le0000> created at line 97.
    Found 8-bit comparator less for signal <Out1$cmp_lt0000> created at line 71.
    Found 8-bit comparator not equal for signal <Out1$cmp_ne0000> created at line 123.
    Found 8x8-bit multiplier for signal <Out1$mult0002> created at line 60.
    Found 8x8-bit multiplier for signal <Out1$mult0003> created at line 60.
    Found 8-bit addsub for signal <Out2$addsub0000>.
    Found 8x8-bit multiplier for signal <Out2$mult0002> created at line 61.
    Found 8x8-bit multiplier for signal <Out2$mult0003> created at line 61.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
	inferred   6 Comparator(s).
Unit <ALU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 8x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 2
 8-bit addsub                                          : 2
# Registers                                            : 1
 1-bit register                                        : 1
# Comparators                                          : 6
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 1
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 4
 8x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 2
 8-bit addsub                                          : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 6
 8-bit comparator equal                                : 1
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 1
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 1
 8-bit comparator not equal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1
 Flip-Flops                                            : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 58

Cell Usage :
# BELS                             : 151
#      GND                         : 1
#      LUT2                        : 19
#      LUT3                        : 12
#      LUT4                        : 70
#      MUXCY                       : 30
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 1
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 57
#      IBUF                        : 40
#      OBUF                        : 17
# MULTs                            : 4
#      MULT18X18SIO                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       55  out of    960     5%  
 Number of Slice Flip Flops:              1  out of   1920     0%  
 Number of 4 input LUTs:                101  out of   1920     5%  
 Number of IOs:                          58
 Number of bonded IOBs:                  58  out of     83    69%  
 Number of MULT18X18SIOs:                 4  out of      4   100%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 1.804ns (Maximum Frequency: 554.339MHz)
   Minimum input arrival time before clock: 7.548ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: 13.666ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.804ns (frequency: 554.339MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.804ns (Levels of Logic = 1)
  Source:            CompReg (FF)
  Destination:       CompReg (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: CompReg to CompReg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.514   0.410  CompReg (CompReg_OBUF)
     LUT3:I2->O            1   0.612   0.000  CompReg_mux00001 (CompReg_mux00001)
     FDS:D                     0.268          CompReg
    ----------------------------------------
    Total                      1.804ns (1.394ns logic, 0.410ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 230 / 2
-------------------------------------------------------------------------
Offset:              7.548ns (Levels of Logic = 6)
  Source:            A1<6> (PAD)
  Destination:       CompReg (FF)
  Destination Clock: clk rising

  Data Path: A1<6> to CompReg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  A1_6_IBUF (A1_6_IBUF)
     LUT4:I0->O            1   0.612   0.509  Out1_cmp_eq0005826 (Out1_cmp_eq0005826)
     LUT4:I0->O            4   0.612   0.568  Out1_cmp_eq00058136 (Out1_cmp_eq0005)
     LUT4:I1->O            1   0.612   0.000  Out1<0>2741 (Out1<0>2741)
     MUXF5:I1->O           1   0.278   0.426  Out1<0>274_f5 (Out1<0>274)
     LUT4:I1->O            9   0.612   0.697  Out1<0>2120 (N7)
     FDS:S                     0.795          CompReg
    ----------------------------------------
    Total                      7.548ns (4.627ns logic, 2.921ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            CompReg (FF)
  Destination:       CompReg (PAD)
  Source Clock:      clk rising

  Data Path: CompReg to CompReg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.514   0.380  CompReg (CompReg_OBUF)
     OBUF:I->O                 3.169          CompReg_OBUF (CompReg)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6904 / 16
-------------------------------------------------------------------------
Delay:               13.666ns (Levels of Logic = 16)
  Source:            Op<2> (PAD)
  Destination:       Out2<7> (PAD)

  Data Path: Op<2> to Out2<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.632  Op_2_IBUF (Op_2_IBUF)
     LUT3:I2->O            1   0.612   0.360  Out1_mux0000<0>2_SW0 (N18)
     LUT4:I3->O           11   0.612   0.945  Out1_mux0000<0>2 (N9)
     LUT2:I0->O           40   0.612   1.078  Out1_mux0000<0>31 (N111)
     LUT4:I3->O            1   0.612   0.426  Out2_mux0000<0>1 (Out2_mux0000<0>)
     LUT4:I1->O            1   0.612   0.000  Maddsub_Out2_addsub0000_lut<0> (Maddsub_Out2_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Maddsub_Out2_addsub0000_cy<0> (Maddsub_Out2_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_Out2_addsub0000_cy<1> (Maddsub_Out2_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_Out2_addsub0000_cy<2> (Maddsub_Out2_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_Out2_addsub0000_cy<3> (Maddsub_Out2_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_Out2_addsub0000_cy<4> (Maddsub_Out2_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Maddsub_Out2_addsub0000_cy<5> (Maddsub_Out2_addsub0000_cy<5>)
     MUXCY:CI->O           0   0.051   0.000  Maddsub_Out2_addsub0000_cy<6> (Maddsub_Out2_addsub0000_cy<6>)
     XORCY:CI->O           1   0.699   0.509  Maddsub_Out2_addsub0000_xor<7> (Out2_addsub0000<7>)
     LUT4:I0->O            1   0.612   0.357  Out2<7>1 (Out2_7_OBUF)
     OBUF:I->O                 3.169          Out2_7_OBUF (Out2<7>)
    ----------------------------------------
    Total                     13.666ns (9.359ns logic, 4.307ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.90 secs
 
--> 

Total memory usage is 322048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   24 (   0 filtered)
Number of infos    :    1 (   0 filtered)

