<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>AMEVCNTR0&lt;n&gt;_EL0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">AMEVCNTR0&lt;n&gt;_EL0, Activity Monitors Event Counter Registers 0, n =
      0 - 15</h1><p>The AMEVCNTR0&lt;n&gt;_EL0 characteristics are:</p><h2>Purpose</h2>
        <p>Provides access to the architected activity monitor event counters.</p>
      <h2>Configuration</h2><p>AArch64 System register AMEVCNTR0&lt;n&gt;_EL0 bits [63:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-amevcntr0n.html">AMEVCNTR0&lt;n&gt;[63:0]
            </a>.
          </p><p>AArch64 System register AMEVCNTR0&lt;n&gt;_EL0 bits [63:0]
            
                are architecturally mapped to
              External register <a href="ext-amevcntr0n.html">AMEVCNTR0&lt;n&gt;[63:0]
            </a>.
          </p><p>This register is present only
    when AMUv1 is implemented.
      
    Otherwise, direct accesses to AMEVCNTR0&lt;n&gt;_EL0 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
            <p>AMEVCNTR0&lt;n&gt;_EL0 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The AMEVCNTR0&lt;n&gt;_EL0 bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#ACNT_63">ACNT</a></td></tr><tr class="firstrow"><td class="lr" colspan="32"><a href="#ACNT_63">ACNT</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="ACNT_63">ACNT, bits [63:0]
                  </h4>
          
  <p>Architected activity monitor event counter n.</p>
<p>Value of architected activity monitor event counter n, where n is the number of this register and is a number from 0 to 15.</p>
<p>If <span class="xref">ARMv8.6-AMU</span> is implemented, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.AMVOFFEN is 1, <a href="AArch64-scr_el3.html">SCR_EL3</a>.AMVOFFEN is 1, <a href="AArch64-hcr_el2.html">HCR_EL2</a>.{E2H, TGE} is not {1,1}, and EL2 is implemented in the current Security state, access to these registers at EL0 or EL1 return (PCount&lt;63:0&gt; - <a href="AArch64-amevcntvoff0n_el2.html">AMEVCNTVOFF0&lt;n&gt;_EL2</a>&lt;63:0&gt;).</p>
<p>PCount is the physical count returned when AMEVCNTR0&lt;n&gt;_EL0 is read from EL2 or EL3.</p>

          
            
  <p>If the counter is enabled, writes to this register have <span class="arm-defined-word">UNPREDICTABLE</span> results.</p>

          <p>On a Cold reset, this field resets to <span class="binarynumber">0</span>.
</p><div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the AMEVCNTR0&lt;n&gt;_EL0</h2>
        <p>If &lt;n&gt; is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVCNTR0&lt;n&gt;_EL0 are <span class="arm-defined-word">UNDEFINED</span>.</p>

      
        <div class="note"><span class="note-header">Note</span><p><a href="AArch64-amcgcr_el0.html">AMCGCR_EL0</a>.CG0NC identifies the number of architected activity monitor event counters.</p></div>
      <p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, AMEVCNTR0&lt;n&gt;_EL0</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b1101</td><td>0b010:n[3]</td><td>n[2:0]</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if !ELUsingAArch32(EL1) &amp;&amp; AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL1) &amp;&amp; HCR_EL2.&lt;E2H,TGE&gt; != '11' &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HAFGRTR_EL2.AMEVCNTR0&lt;n&gt;_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3.TAM == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return AMEVCNTR0_EL0[UInt(CRm&lt;0&gt;:op2&lt;2:0&gt;)];
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; (!HaveEL(EL3) || SCR_EL3.FGTEn == '1') &amp;&amp; HAFGRTR_EL2.AMEVCNTR0&lt;n&gt;_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3.TAM == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return AMEVCNTR0_EL0[UInt(CRm&lt;0&gt;:op2&lt;2:0&gt;)];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; !ELUsingAArch32(EL3) &amp;&amp; CPTR_EL3.TAM == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        return AMEVCNTR0_EL0[UInt(CRm&lt;0&gt;:op2&lt;2:0&gt;)];
elsif PSTATE.EL == EL3 then
    return AMEVCNTR0_EL0[UInt(CRm&lt;0&gt;:op2&lt;2:0&gt;)];
              </p><h4 class="assembler">MSR AMEVCNTR0&lt;n&gt;_EL0, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b1101</td><td>0b010:n[3]</td><td>n[2:0]</td></tr></table><p class="pseudocode">
if IsHighestEL(PSTATE.EL) then
    AMEVCNTR0_EL0[UInt(CRm&lt;0&gt;:op2&lt;2:0&gt;)] = X[t];
else
    UNDEFINED;
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
