Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Altera\projects\A5_st_mm_tpu_7\q_sys.qsys --block-symbol-file --output-directory=D:\Altera\projects\A5_st_mm_tpu_7\q_sys --family="Arria V" --part=5AGXFB3H4F35C5
Progress: Loading A5_st_mm_tpu_7/q_sys.qsys
Progress: Reading input file
Progress: Adding clk_0_100 [clock_source 18.1]
Progress: Parameterizing module clk_0_100
Progress: Adding in_fifo_used [altera_avalon_pio 18.1]
Progress: Parameterizing module in_fifo_used
Progress: Adding in_port_data [altera_avalon_pio 18.1]
Progress: Parameterizing module in_port_data
Progress: Adding in_port_dig_error [altera_avalon_pio 18.1]
Progress: Parameterizing module in_port_dig_error
Progress: Adding in_port_ec_flags [altera_avalon_pio 18.1]
Progress: Parameterizing module in_port_ec_flags
Progress: Adding in_port_freq_cnt [altera_avalon_pio 18.1]
Progress: Parameterizing module in_port_freq_cnt
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 18.1]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding out_port_batnum [altera_avalon_pio 18.1]
Progress: Parameterizing module out_port_batnum
Progress: Adding out_port_ctrl [altera_avalon_pio 18.1]
Progress: Parameterizing module out_port_ctrl
Progress: Adding out_port_lut_adr [altera_avalon_pio 18.1]
Progress: Parameterizing module out_port_lut_adr
Progress: Adding out_port_lut_data [altera_avalon_pio 18.1]
Progress: Parameterizing module out_port_lut_data
Progress: Adding out_port_prodnum [altera_avalon_pio 18.1]
Progress: Parameterizing module out_port_prodnum
Progress: Adding pll_0_50 [altera_pll 18.1]
Progress: Parameterizing module pll_0_50
Progress: Adding pll_133 [altera_pll 18.1]
Progress: Parameterizing module pll_133
Progress: Adding product_info_0 [product_info 1.0]
Progress: Parameterizing module product_info_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: q_sys.in_fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: q_sys.in_port_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: q_sys.in_port_dig_error: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: q_sys.in_port_ec_flags: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: q_sys.in_port_freq_cnt: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: q_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: q_sys.pll_0_50: The legal reference clock frequency is 50.0 MHz..750.0 MHz
Info: q_sys.pll_0_50: Able to implement PLL with user settings
Info: q_sys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: q_sys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Altera\projects\A5_st_mm_tpu_7\q_sys.qsys --synthesis=VERILOG --output-directory=D:\Altera\projects\A5_st_mm_tpu_7\q_sys\synthesis --family="Arria V" --part=5AGXFB3H4F35C5
Progress: Loading A5_st_mm_tpu_7/q_sys.qsys
Progress: Reading input file
Progress: Adding clk_0_100 [clock_source 18.1]
Progress: Parameterizing module clk_0_100
Progress: Adding in_fifo_used [altera_avalon_pio 18.1]
Progress: Parameterizing module in_fifo_used
Progress: Adding in_port_data [altera_avalon_pio 18.1]
Progress: Parameterizing module in_port_data
Progress: Adding in_port_dig_error [altera_avalon_pio 18.1]
Progress: Parameterizing module in_port_dig_error
Progress: Adding in_port_ec_flags [altera_avalon_pio 18.1]
Progress: Parameterizing module in_port_ec_flags
Progress: Adding in_port_freq_cnt [altera_avalon_pio 18.1]
Progress: Parameterizing module in_port_freq_cnt
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 18.1]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding out_port_batnum [altera_avalon_pio 18.1]
Progress: Parameterizing module out_port_batnum
Progress: Adding out_port_ctrl [altera_avalon_pio 18.1]
Progress: Parameterizing module out_port_ctrl
Progress: Adding out_port_lut_adr [altera_avalon_pio 18.1]
Progress: Parameterizing module out_port_lut_adr
Progress: Adding out_port_lut_data [altera_avalon_pio 18.1]
Progress: Parameterizing module out_port_lut_data
Progress: Adding out_port_prodnum [altera_avalon_pio 18.1]
Progress: Parameterizing module out_port_prodnum
Progress: Adding pll_0_50 [altera_pll 18.1]
Progress: Parameterizing module pll_0_50
Progress: Adding pll_133 [altera_pll 18.1]
Progress: Parameterizing module pll_133
Progress: Adding product_info_0 [product_info 1.0]
Progress: Parameterizing module product_info_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 18.1]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: q_sys.in_fifo_used: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: q_sys.in_port_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: q_sys.in_port_dig_error: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: q_sys.in_port_ec_flags: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: q_sys.in_port_freq_cnt: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: q_sys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: q_sys.pll_0_50: The legal reference clock frequency is 50.0 MHz..750.0 MHz
Info: q_sys.pll_0_50: Able to implement PLL with user settings
Info: q_sys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: q_sys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: q_sys: Generating q_sys "q_sys" for QUARTUS_SYNTH
Info: in_fifo_used: Starting RTL generation for module 'q_sys_in_fifo_used'
Info: in_fifo_used:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_in_fifo_used --dir=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0004_in_fifo_used_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0004_in_fifo_used_gen//q_sys_in_fifo_used_component_configuration.pl  --do_build_sim=0  ]
Info: in_fifo_used: Done RTL generation for module 'q_sys_in_fifo_used'
Info: in_fifo_used: "q_sys" instantiated altera_avalon_pio "in_fifo_used"
Info: in_port_data: Starting RTL generation for module 'q_sys_in_port_data'
Info: in_port_data:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_in_port_data --dir=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0005_in_port_data_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0005_in_port_data_gen//q_sys_in_port_data_component_configuration.pl  --do_build_sim=0  ]
Info: in_port_data: Done RTL generation for module 'q_sys_in_port_data'
Info: in_port_data: "q_sys" instantiated altera_avalon_pio "in_port_data"
Info: in_port_dig_error: Starting RTL generation for module 'q_sys_in_port_dig_error'
Info: in_port_dig_error:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_in_port_dig_error --dir=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0006_in_port_dig_error_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0006_in_port_dig_error_gen//q_sys_in_port_dig_error_component_configuration.pl  --do_build_sim=0  ]
Info: in_port_dig_error: Done RTL generation for module 'q_sys_in_port_dig_error'
Info: in_port_dig_error: "q_sys" instantiated altera_avalon_pio "in_port_dig_error"
Info: in_port_ec_flags: Starting RTL generation for module 'q_sys_in_port_ec_flags'
Info: in_port_ec_flags:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_in_port_ec_flags --dir=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0007_in_port_ec_flags_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0007_in_port_ec_flags_gen//q_sys_in_port_ec_flags_component_configuration.pl  --do_build_sim=0  ]
Info: in_port_ec_flags: Done RTL generation for module 'q_sys_in_port_ec_flags'
Info: in_port_ec_flags: "q_sys" instantiated altera_avalon_pio "in_port_ec_flags"
Info: in_port_freq_cnt: Starting RTL generation for module 'q_sys_in_port_freq_cnt'
Info: in_port_freq_cnt:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_in_port_freq_cnt --dir=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0008_in_port_freq_cnt_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0008_in_port_freq_cnt_gen//q_sys_in_port_freq_cnt_component_configuration.pl  --do_build_sim=0  ]
Info: in_port_freq_cnt: Done RTL generation for module 'q_sys_in_port_freq_cnt'
Info: in_port_freq_cnt: "q_sys" instantiated altera_avalon_pio "in_port_freq_cnt"
Info: jtag_uart_0: Starting RTL generation for module 'q_sys_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=q_sys_jtag_uart_0 --dir=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0009_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0009_jtag_uart_0_gen//q_sys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'q_sys_jtag_uart_0'
Info: jtag_uart_0: "q_sys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "q_sys" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'q_sys_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=q_sys_onchip_memory2_0 --dir=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0010_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0010_onchip_memory2_0_gen//q_sys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'q_sys_onchip_memory2_0'
Info: onchip_memory2_0: "q_sys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: out_port_batnum: Starting RTL generation for module 'q_sys_out_port_batnum'
Info: out_port_batnum:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_out_port_batnum --dir=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0011_out_port_batnum_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0011_out_port_batnum_gen//q_sys_out_port_batnum_component_configuration.pl  --do_build_sim=0  ]
Info: out_port_batnum: Done RTL generation for module 'q_sys_out_port_batnum'
Info: out_port_batnum: "q_sys" instantiated altera_avalon_pio "out_port_batnum"
Info: out_port_ctrl: Starting RTL generation for module 'q_sys_out_port_ctrl'
Info: out_port_ctrl:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_out_port_ctrl --dir=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0012_out_port_ctrl_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0012_out_port_ctrl_gen//q_sys_out_port_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info: out_port_ctrl: Done RTL generation for module 'q_sys_out_port_ctrl'
Info: out_port_ctrl: "q_sys" instantiated altera_avalon_pio "out_port_ctrl"
Info: out_port_lut_adr: Starting RTL generation for module 'q_sys_out_port_lut_adr'
Info: out_port_lut_adr:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_out_port_lut_adr --dir=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0013_out_port_lut_adr_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0013_out_port_lut_adr_gen//q_sys_out_port_lut_adr_component_configuration.pl  --do_build_sim=0  ]
Info: out_port_lut_adr: Done RTL generation for module 'q_sys_out_port_lut_adr'
Info: out_port_lut_adr: "q_sys" instantiated altera_avalon_pio "out_port_lut_adr"
Info: out_port_lut_data: Starting RTL generation for module 'q_sys_out_port_lut_data'
Info: out_port_lut_data:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=q_sys_out_port_lut_data --dir=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0014_out_port_lut_data_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0014_out_port_lut_data_gen//q_sys_out_port_lut_data_component_configuration.pl  --do_build_sim=0  ]
Info: out_port_lut_data: Done RTL generation for module 'q_sys_out_port_lut_data'
Info: out_port_lut_data: "q_sys" instantiated altera_avalon_pio "out_port_lut_data"
Info: pll_0_50: "q_sys" instantiated altera_pll "pll_0_50"
Info: product_info_0: "q_sys" instantiated product_info "product_info_0"
Info: sysid_qsys_0: "q_sys" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'q_sys_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=q_sys_timer_0 --dir=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0017_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0017_timer_0_gen//q_sys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'q_sys_timer_0'
Info: timer_0: "q_sys" instantiated altera_avalon_timer "timer_0"
Info: uart_0: Starting RTL generation for module 'q_sys_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=q_sys_uart_0 --dir=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0018_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0018_uart_0_gen//q_sys_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'q_sys_uart_0'
Info: uart_0: "q_sys" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "q_sys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "q_sys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "q_sys" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'q_sys_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=q_sys_nios2_gen2_0_cpu --dir=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0021_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/User/AppData/Local/Temp/alt8206_6865754395546169813.dir/0021_cpu_gen//q_sys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.11.05 20:04:56 (*) Starting Nios II generation
Info: cpu: # 2019.11.05 20:04:56 (*)   Checking for plaintext license.
Info: cpu: # 2019.11.05 20:04:57 (*)   Plaintext license not found.
Info: cpu: # 2019.11.05 20:04:57 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.11.05 20:04:57 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.11.05 20:04:57 (*)   Creating all objects for CPU
Info: cpu: # 2019.11.05 20:04:58 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.11.05 20:04:58 (*)   Creating plain-text RTL
Info: cpu: # 2019.11.05 20:04:59 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'q_sys_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file D:/Altera/projects/A5_st_mm_tpu_7/q_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Altera/projects/A5_st_mm_tpu_7/q_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Altera/projects/A5_st_mm_tpu_7/q_sys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: agent_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "agent_pipeline"
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: q_sys: Done "q_sys" with 42 modules, 56 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
