// Seed: 1520620997
module module_0;
  assign id_1 = 1;
  tri id_2;
  assign id_1 = id_2;
  wire id_3;
  wire id_4, id_5;
  wire id_6;
  id_7(
      .id_0(1), .id_1(id_1), .id_2(1), .id_3(1 == 1'b0)
  );
  initial if (id_2) $display;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output supply0 id_2
);
  module_0();
  wire id_4, id_5;
  wire id_6;
  assign id_2 = 0 ? 1 : id_0;
  wire id_7, id_8;
  id_9 :
  assert property (@(negedge id_9) 1);
endmodule
