--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml System.twx System.ncd -o System.twr System.pcf -ucf
System_Connection.ucf

Design file:              System.ncd
Physical constraint file: System.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    2.987(R)|      SLOW  |   -1.441(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<1>      |    5.004(R)|      SLOW  |   -1.241(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<2>      |    4.503(R)|      SLOW  |   -1.083(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<3>      |    3.021(R)|      SLOW  |   -1.566(R)|      FAST  |CLK_BUFGP         |   0.000|
BTN<4>      |    3.101(R)|      SLOW  |   -1.641(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<0>       |    1.058(R)|      FAST  |   -0.343(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<1>       |    0.441(R)|      FAST  |    0.415(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<2>       |    0.533(R)|      FAST  |    0.361(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<3>       |    1.382(R)|      FAST  |   -0.745(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<4>       |    1.162(R)|      FAST  |   -0.524(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<5>       |    1.120(R)|      FAST  |   -0.444(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<6>       |    0.969(R)|      FAST  |   -0.320(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<7>       |    4.918(R)|      SLOW  |   -0.748(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CLAW        |         7.975(R)|      SLOW  |         4.198(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTHIGH   |         7.750(R)|      SLOW  |         4.062(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTLOW    |         8.150(R)|      SLOW  |         4.304(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |        11.032(R)|      SLOW  |         5.751(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |         9.149(R)|      SLOW  |         4.951(R)|      FAST  |CLK_BUFGP         |   0.000|
PWM         |         8.422(R)|      SLOW  |         4.488(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<0>  |         6.971(R)|      SLOW  |         3.554(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<1>  |         6.896(R)|      SLOW  |         3.512(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<2>  |         6.621(R)|      SLOW  |         3.344(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<3>  |         6.707(R)|      SLOW  |         3.399(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<0>  |         7.675(R)|      SLOW  |         4.013(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<1>  |         7.814(R)|      SLOW  |         4.109(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<2>  |         7.734(R)|      SLOW  |         4.064(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<3>  |         7.953(R)|      SLOW  |         4.180(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<4>  |         7.955(R)|      SLOW  |         4.190(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<5>  |         7.924(R)|      SLOW  |         4.196(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<6>  |         7.773(R)|      SLOW  |         4.078(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.906|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Feb 07 12:59:08 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 233 MB



