{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721843147634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721843147636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 14:45:47 2024 " "Processing started: Wed Jul 24 14:45:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721843147636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721843147636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegaAutomatica -c RegaAutomatica " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegaAutomatica -c RegaAutomatica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721843147636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721843148583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721843148583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FILL.v 1 1 " "Found 1 design units, including 1 entities, in source file FILL.v" { { "Info" "ISGN_ENTITY_NAME" "1 FILL " "Found entity 1: FILL" {  } { { "FILL.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/FILL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721843153574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721843153574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegaAutomatica.v 1 1 " "Found 1 design units, including 1 entities, in source file RegaAutomatica.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegaAutomatica " "Found entity 1: RegaAutomatica" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721843153575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721843153575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FERTILIZING.v 1 1 " "Found 1 design units, including 1 entities, in source file FERTILIZING.v" { { "Info" "ISGN_ENTITY_NAME" "1 FERTILIZING " "Found entity 1: FERTILIZING" {  } { { "FERTILIZING.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/FERTILIZING.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721843153576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721843153576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorClock.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorClock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "DivisorClock.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/DivisorClock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721843153577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721843153577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/fft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721843153578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721843153578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControleFrequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file ControleFrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleFrequencia " "Found entity 1: ControleFrequencia" {  } { { "ControleFrequencia.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721843153579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721843153579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControleRega.v 1 1 " "Found 1 design units, including 1 entities, in source file ControleRega.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleRega " "Found entity 1: ControleRega" {  } { { "ControleRega.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleRega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721843153581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721843153581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControleAdubacao.v 1 1 " "Found 1 design units, including 1 entities, in source file ControleAdubacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleAdubacao " "Found entity 1: ControleAdubacao" {  } { { "ControleAdubacao.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleAdubacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721843153582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721843153582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControladorMatriz.v 1 1 " "Found 1 design units, including 1 entities, in source file ControladorMatriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorMatriz " "Found entity 1: ControladorMatriz" {  } { { "ControladorMatriz.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControladorMatriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721843153583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721843153583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControladorDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file ControladorDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorDisplay " "Found entity 1: ControladorDisplay" {  } { { "ControladorDisplay.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControladorDisplay.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721843153584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721843153584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ContadorNivelAgua.v 1 1 " "Found 1 design units, including 1 entities, in source file ContadorNivelAgua.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorNivelAgua " "Found entity 1: ContadorNivelAgua" {  } { { "ContadorNivelAgua.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ContadorNivelAgua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721843153585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721843153585 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegaAutomatica " "Elaborating entity \"RegaAutomatica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721843153746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock DivisorClock:div_clk " "Elaborating entity \"DivisorClock\" for hierarchy \"DivisorClock:div_clk\"" {  } { { "RegaAutomatica.v" "div_clk" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721843153747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft DivisorClock:div_clk\|fft:div_2 " "Elaborating entity \"fft\" for hierarchy \"DivisorClock:div_clk\|fft:div_2\"" {  } { { "DivisorClock.v" "div_2" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/DivisorClock.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721843153747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILL FILL:controle_encher " "Elaborating entity \"FILL\" for hierarchy \"FILL:controle_encher\"" {  } { { "RegaAutomatica.v" "controle_encher" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721843153750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorNivelAgua ContadorNivelAgua:contador_nivel " "Elaborating entity \"ContadorNivelAgua\" for hierarchy \"ContadorNivelAgua:contador_nivel\"" {  } { { "RegaAutomatica.v" "contador_nivel" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721843153750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ContadorNivelAgua.v(14) " "Verilog HDL assignment warning at ContadorNivelAgua.v(14): truncated value with size 32 to match size of target (3)" {  } { { "ContadorNivelAgua.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ContadorNivelAgua.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721843153750 "|RegaAutomatica|ContadorNivelAgua:contador_nivel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ContadorNivelAgua.v(16) " "Verilog HDL assignment warning at ContadorNivelAgua.v(16): truncated value with size 32 to match size of target (3)" {  } { { "ContadorNivelAgua.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ContadorNivelAgua.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721843153750 "|RegaAutomatica|ContadorNivelAgua:contador_nivel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleFrequencia ControleFrequencia:controle_freq " "Elaborating entity \"ControleFrequencia\" for hierarchy \"ControleFrequencia:controle_freq\"" {  } { { "RegaAutomatica.v" "controle_freq" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721843153750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleRega ControleRega:controle_rega " "Elaborating entity \"ControleRega\" for hierarchy \"ControleRega:controle_rega\"" {  } { { "RegaAutomatica.v" "controle_rega" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721843153751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleAdubacao ControleAdubacao:controle_adub " "Elaborating entity \"ControleAdubacao\" for hierarchy \"ControleAdubacao:controle_adub\"" {  } { { "RegaAutomatica.v" "controle_adub" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721843153751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FERTILIZING FERTILIZING:fertilizing " "Elaborating entity \"FERTILIZING\" for hierarchy \"FERTILIZING:fertilizing\"" {  } { { "RegaAutomatica.v" "fertilizing" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721843153752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorMatriz ControladorMatriz:matriz_controlador " "Elaborating entity \"ControladorMatriz\" for hierarchy \"ControladorMatriz:matriz_controlador\"" {  } { { "RegaAutomatica.v" "matriz_controlador" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721843153752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorDisplay ControladorDisplay:display_control " "Elaborating entity \"ControladorDisplay\" for hierarchy \"ControladorDisplay:display_control\"" {  } { { "RegaAutomatica.v" "display_control" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721843153752 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ControladorDisplay.v(36) " "Verilog HDL Case Statement information at ControladorDisplay.v(36): all case item expressions in this case statement are onehot" {  } { { "ControladorDisplay.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControladorDisplay.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721843153753 "|RegaAutomatica|ControladorDisplay:display_control"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ControleFrequencia:controle_freq\|Ctrl_clk " "Found clock multiplexer ControleFrequencia:controle_freq\|Ctrl_clk" {  } { { "ControleFrequencia.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleFrequencia.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1721843154948 "|RegaAutomatica|ControleFrequencia:controle_freq|Ctrl_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ControleFrequencia:controle_freq\|Ctrl_clk~0 " "Found clock multiplexer ControleFrequencia:controle_freq\|Ctrl_clk~0" {  } { { "ControleFrequencia.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleFrequencia.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1721843154948 "|RegaAutomatica|ControleFrequencia:controle_freq|Ctrl_clk~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1721843154948 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ControleAdubacao:controle_adub\|Parada_Rega~0 " "Found clock multiplexer ControleAdubacao:controle_adub\|Parada_Rega~0" {  } { { "ControleAdubacao.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleAdubacao.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1721843154956 "|RegaAutomatica|ControleAdubacao:controle_adub|Parada_Rega~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1721843154956 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ControleFrequencia:controle_freq\|Fast_on~0 " "Found clock multiplexer ControleFrequencia:controle_freq\|Fast_on~0" {  } { { "ControleFrequencia.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleFrequencia.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1721843154987 "|RegaAutomatica|ControleFrequencia:controle_freq|Fast_on~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1721843154987 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Colunas_Matriz\[0\] VCC " "Pin \"Colunas_Matriz\[0\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721843155622 "|RegaAutomatica|Colunas_Matriz[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Colunas_Matriz\[1\] VCC " "Pin \"Colunas_Matriz\[1\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721843155622 "|RegaAutomatica|Colunas_Matriz[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Colunas_Matriz\[2\] VCC " "Pin \"Colunas_Matriz\[2\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721843155622 "|RegaAutomatica|Colunas_Matriz[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Colunas_Matriz\[3\] VCC " "Pin \"Colunas_Matriz\[3\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721843155622 "|RegaAutomatica|Colunas_Matriz[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Colunas_Matriz\[4\] VCC " "Pin \"Colunas_Matriz\[4\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721843155622 "|RegaAutomatica|Colunas_Matriz[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segs\[7\] GND " "Pin \"Segs\[7\]\" is stuck at GND" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721843155622 "|RegaAutomatica|Segs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_Segs\[0\] VCC " "Pin \"D_Segs\[0\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721843155622 "|RegaAutomatica|D_Segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_Segs\[1\] VCC " "Pin \"D_Segs\[1\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721843155622 "|RegaAutomatica|D_Segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_Segs\[2\] VCC " "Pin \"D_Segs\[2\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721843155622 "|RegaAutomatica|D_Segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_Segs\[3\] GND " "Pin \"D_Segs\[3\]\" is stuck at GND" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721843155622 "|RegaAutomatica|D_Segs[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721843155622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721843155744 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721843155744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721843155744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721843155744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721843156805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 14:45:56 2024 " "Processing ended: Wed Jul 24 14:45:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721843156805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721843156805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721843156805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721843156805 ""}
