ETH_ALEN,VAR_0
MVPP2_PE_MAC_MC_PROMISCUOUS,VAR_1
MVPP2_PE_MAC_UC_PROMISCUOUS,VAR_2
MVPP2_PRS_CAST_MASK,VAR_3
MVPP2_PRS_L2_UNI_CAST,VAR_4
MVPP2_PRS_LU_DSA,VAR_5
MVPP2_PRS_LU_MAC,VAR_6
MVPP2_PRS_MCAST_VAL,VAR_7
MVPP2_PRS_RI_L2_CAST_MASK,VAR_8
MVPP2_PRS_RI_L2_MCAST,VAR_9
MVPP2_PRS_RI_L2_UCAST,VAR_10
MVPP2_PRS_SRAM_OP_SEL_SHIFT_ADD,VAR_11
MVPP2_PRS_UCAST_VAL,VAR_12
memset,FUNC_0
mvpp2_prs_hw_write,FUNC_1
mvpp2_prs_init_from_hw,FUNC_2
mvpp2_prs_shadow_set,FUNC_3
mvpp2_prs_sram_next_lu_set,FUNC_4
mvpp2_prs_sram_ri_update,FUNC_5
mvpp2_prs_sram_shift_set,FUNC_6
mvpp2_prs_tcam_data_byte_set,FUNC_7
mvpp2_prs_tcam_lu_set,FUNC_8
mvpp2_prs_tcam_port_map_set,FUNC_9
mvpp2_prs_tcam_port_set,FUNC_10
mvpp2_prs_mac_promisc_set,FUNC_11
priv,VAR_13
port,VAR_14
l2_cast,VAR_15
add,VAR_16
pe,VAR_17
cast_match,VAR_18
ri,VAR_19
tid,VAR_20
