--------------------------------------------------------------------------------
Release 13.1 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.72 2011-02-03, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.328ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X26Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.293ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y69.D1      net (fanout=3)        1.650   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X27Y69.D       Tilo                  0.094   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X26Y80.CE      net (fanout=3)        0.870   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X26Y80.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (0.773ns logic, 2.520ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X26Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.293ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y69.D1      net (fanout=3)        1.650   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X27Y69.D       Tilo                  0.094   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X26Y80.CE      net (fanout=3)        0.870   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X26Y80.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (0.773ns logic, 2.520ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X26Y80.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.293ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y69.D1      net (fanout=3)        1.650   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X27Y69.D       Tilo                  0.094   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X26Y80.CE      net (fanout=3)        0.870   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X26Y80.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (0.773ns logic, 2.520ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X22Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.983ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.018ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y64.A3      net (fanout=3)        0.859   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X27Y64.A       Tilo                  0.087   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X22Y65.SR      net (fanout=3)        0.451   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X22Y65.CLK     Tcksr       (-Th)    -0.207   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (0.708ns logic, 1.310ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X22Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.019ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y64.A3      net (fanout=3)        0.859   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X27Y64.A       Tilo                  0.087   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X22Y65.SR      net (fanout=3)        0.451   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X22Y65.CLK     Tcksr       (-Th)    -0.208   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.019ns (0.709ns logic, 1.310ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X22Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.019ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X27Y64.A3      net (fanout=3)        0.859   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X27Y64.A       Tilo                  0.087   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X22Y65.SR      net (fanout=3)        0.451   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X22Y65.CLK     Tcksr       (-Th)    -0.208   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.019ns (0.709ns logic, 1.310ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.890ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X26Y56.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.855ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y56.A4      net (fanout=3)        0.379   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X26Y56.CLK     Tas                   0.026   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD_n
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.476ns logic, 0.379ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (SLICE_X26Y56.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.566ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.566ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT rising
  Destination Clock:    Inst_TEMAC2_example_design/cs_contr/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y56.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD
    SLICE_X26Y56.A4      net (fanout=3)        0.349   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
    SLICE_X26Y56.CLK     Tah         (-Th)     0.197   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iDATA_CMD
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD_n
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.566ns (0.217ns logic, 0.349ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 120 paths analyzed, 63 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X14Y89.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.421ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Data Path Delay:      3.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y83.AMUX    Treg                  1.983   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y89.SR      net (fanout=3)        0.856   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y89.CLK     Tsrck                 0.547   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (2.530ns logic, 0.856ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.420ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Data Path Delay:      3.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y83.AMUX    Treg                  1.982   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y89.SR      net (fanout=3)        0.856   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y89.CLK     Tsrck                 0.547   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (2.529ns logic, 0.856ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (SLICE_X14Y89.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.421ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (FF)
  Data Path Delay:      3.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y83.AMUX    Treg                  1.983   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y89.SR      net (fanout=3)        0.856   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y89.CLK     Tsrck                 0.547   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.386ns (2.530ns logic, 0.856ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.420ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE (FF)
  Data Path Delay:      3.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y83.AMUX    Treg                  1.982   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y89.SR      net (fanout=3)        0.856   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y89.CLK     Tsrck                 0.547   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[10].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (2.529ns logic, 0.856ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X14Y89.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.419ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      3.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y83.AMUX    Treg                  1.983   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y89.SR      net (fanout=3)        0.856   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y89.CLK     Tsrck                 0.545   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (2.528ns logic, 0.856ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.418ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      3.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y83.AMUX    Treg                  1.982   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/cfg_data<3>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X14Y89.SR      net (fanout=3)        0.856   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X14Y89.CLK     Tsrck                 0.545   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<10>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (2.527ns logic, 0.856ns route)
                                                       (74.7% logic, 25.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X18Y79.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.315ns (datapath - clock path skew - uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y79.DQ      Tcko                  0.414   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X18Y79.CX      net (fanout=1)        0.154   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X18Y79.CLK     Tckdi       (-Th)     0.218   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.196ns logic, 0.154ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X27Y89.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.525ns (datapath - clock path skew - uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.560ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y89.BQ      Tcko                  0.414   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X27Y89.B5      net (fanout=2)        0.342   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X27Y89.CLK     Tah         (-Th)     0.196   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.218ns logic, 0.342ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X27Y91.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.525ns (datapath - clock path skew - uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      0.560ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y91.BQ      Tcko                  0.414   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X27Y91.B5      net (fanout=2)        0.342   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X27Y91.CLK     Tah         (-Th)     0.196   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.560ns (0.218ns logic, 0.342ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 274 paths analyzed, 259 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X23Y85.D2), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.790ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.755ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y83.AQ      Tcko                  0.471   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X18Y84.C2      net (fanout=2)        0.787   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X18Y84.CMUX    Tilo                  0.392   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X23Y85.D2      net (fanout=1)        0.921   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X23Y85.CLK     Tas                   0.184   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (1.047ns logic, 1.708ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.758ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.723ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y87.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X18Y84.D3      net (fanout=2)        0.779   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X18Y84.CMUX    Topdc                 0.389   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X23Y85.D2      net (fanout=1)        0.921   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X23Y85.CLK     Tas                   0.184   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (1.023ns logic, 1.700ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.572ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.537ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y84.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X18Y84.C3      net (fanout=1)        0.590   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X18Y84.CMUX    Tilo                  0.392   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X23Y85.D2      net (fanout=1)        0.921   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X23Y85.CLK     Tas                   0.184   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.537ns (1.026ns logic, 1.511ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X23Y85.D6), 8 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.371ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.336ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y84.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X16Y84.A1      net (fanout=1)        0.897   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X16Y84.AMUX    Tilo                  0.362   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X23Y85.D6      net (fanout=1)        0.443   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X23Y85.CLK     Tas                   0.184   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (0.996ns logic, 1.340ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.361ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.326ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y84.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X16Y84.B1      net (fanout=1)        0.895   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X16Y84.AMUX    Topba                 0.354   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X23Y85.D6      net (fanout=1)        0.443   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X23Y85.CLK     Tas                   0.184   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.988ns logic, 1.338ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.178ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.143ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y84.BQ      Tcko                  0.450   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X16Y84.A4      net (fanout=1)        0.704   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<5>
    SLICE_X16Y84.AMUX    Tilo                  0.362   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X23Y85.D6      net (fanout=1)        0.443   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f7
    SLICE_X23Y85.CLK     Tas                   0.184   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (0.996ns logic, 1.147ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X23Y85.D5), 5 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.364ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.329ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y81.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X19Y83.D2      net (fanout=1)        0.757   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X19Y83.CMUX    Topdc                 0.389   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X23Y85.D5      net (fanout=1)        0.549   Inst_TEMAC2_example_design/your_instance_name/N43
    SLICE_X23Y85.CLK     Tas                   0.184   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.329ns (1.023ns logic, 1.306ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.363ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.328ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<10>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X19Y83.C2      net (fanout=1)        0.753   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X19Y83.CMUX    Tilo                  0.392   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_G
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X23Y85.D5      net (fanout=1)        0.549   Inst_TEMAC2_example_design/your_instance_name/N43
    SLICE_X23Y85.CLK     Tas                   0.184   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.328ns (1.026ns logic, 1.302ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.991ns (data path - clock path skew + uncertainty)
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.956ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y82.AQ      Tcko                  0.450   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_ECR
    SLICE_X19Y83.D5      net (fanout=2)        0.384   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X19Y83.CMUX    Topdc                 0.389   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0_F
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4_SW0
    SLICE_X23Y85.D5      net (fanout=1)        0.549   Inst_TEMAC2_example_design/your_instance_name/N43
    SLICE_X23Y85.CLK     Tas                   0.184   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464_F
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O464
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.956ns (1.023ns logic, 0.933ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 2768 paths analyzed, 531 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.589ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg (SLICE_X27Y85.C6), 242 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.554ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y19.DOPADOPU0 Trcko_DOPAW           2.180   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                         Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X44Y97.C1        net (fanout=1)        1.207   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<35>
    SLICE_X44Y97.C         Tilo                  0.094   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169
                                                         Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169
    SLICE_X58Y97.A4        net (fanout=1)        2.223   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169
    SLICE_X58Y97.A         Tilo                  0.094   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_182
                                                         Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122
    SLICE_X43Y101.D3       net (fanout=1)        2.042   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122
    SLICE_X43Y101.CMUX     Topdc                 0.389   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                         Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7
                                                         Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X27Y85.D1        net (fanout=1)        2.063   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X27Y85.D         Tilo                  0.094   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iTDO
                                                         Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X27Y85.C6        net (fanout=1)        0.139   Inst_TEMAC2_example_design/CONTROL0<3>
    SLICE_X27Y85.CLK       Tas                   0.029   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iTDO
                                                         Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                         Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg
    ---------------------------------------------------  ---------------------------
    Total                                       10.554ns (2.880ns logic, 7.674ns route)
                                                         (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.449ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOADOU6 Trcko_DOWA            2.180   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X44Y97.C2      net (fanout=1)        1.102   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<32>
    SLICE_X44Y97.C       Tilo                  0.094   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169
    SLICE_X58Y97.A4      net (fanout=1)        2.223   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169
    SLICE_X58Y97.A       Tilo                  0.094   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_182
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122
    SLICE_X43Y101.D3     net (fanout=1)        2.042   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122
    SLICE_X43Y101.CMUX   Topdc                 0.389   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X27Y85.D1      net (fanout=1)        2.063   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X27Y85.D       Tilo                  0.094   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iTDO
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X27Y85.C6      net (fanout=1)        0.139   Inst_TEMAC2_example_design/CONTROL0<3>
    SLICE_X27Y85.CLK     Tas                   0.029   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iTDO
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.449ns (2.880ns logic, 7.569ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.776ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.189ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y19.DOADOU7 Trcko_DOWA            2.180   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X44Y97.C4      net (fanout=1)        0.842   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<34>
    SLICE_X44Y97.C       Tilo                  0.094   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169
    SLICE_X58Y97.A4      net (fanout=1)        2.223   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_169
    SLICE_X58Y97.A       Tilo                  0.094   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_182
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122
    SLICE_X43Y101.D3     net (fanout=1)        2.042   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_122
    SLICE_X43Y101.CMUX   Topdc                 0.389   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_12
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_7
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X27Y85.D1      net (fanout=1)        2.063   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I8.U_MUX256/Mmux_O_5_f7
    SLICE_X27Y85.D       Tilo                  0.094   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iTDO
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X27Y85.C6      net (fanout=1)        0.139   Inst_TEMAC2_example_design/CONTROL0<3>
    SLICE_X27Y85.CLK     Tas                   0.029   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iTDO
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.189ns (2.880ns logic, 7.309ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAMB36_X1Y23.ENARDENL), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.512ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_SYNC to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X25Y66.AQ         Tcko                  0.450   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iSYNC
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X26Y72.A4         net (fanout=2)        0.722   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iSYNC
    SLICE_X26Y72.A          Tilo                  0.094   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X28Y86.C6         net (fanout=9)        1.915   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X28Y86.C          Tilo                  0.094   Inst_TEMAC2_example_design/CONTROL0<6>
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y23.ENARDENL   net (fanout=20)       2.823   Inst_TEMAC2_example_design/CONTROL0<6>
    RAMB36_X1Y23.CLKARDCLKL Trcck_ENA             0.414   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
                                                          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.512ns (1.052ns logic, 5.460ns route)
                                                          (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.011ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X27Y78.CQ         Tcko                  0.450   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X26Y85.A1         net (fanout=4)        1.240   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCORE_ID<2>
    SLICE_X26Y85.A          Tilo                  0.094   Inst_TEMAC2_example_design/CONTROL0<20>
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X28Y86.C5         net (fanout=9)        0.896   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X28Y86.C          Tilo                  0.094   Inst_TEMAC2_example_design/CONTROL0<6>
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y23.ENARDENL   net (fanout=20)       2.823   Inst_TEMAC2_example_design/CONTROL0<6>
    RAMB36_X1Y23.CLKARDCLKL Trcck_ENA             0.414   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
                                                          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.011ns (1.052ns logic, 4.959ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.000ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y80.BQ         Tcko                  0.450   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X29Y86.D2         net (fanout=9)        1.537   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X29Y86.D          Tilo                  0.094   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCOMMAND_SEL<2>
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X28Y86.C3         net (fanout=1)        0.588   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X28Y86.C          Tilo                  0.094   Inst_TEMAC2_example_design/CONTROL0<6>
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y23.ENARDENL   net (fanout=20)       2.823   Inst_TEMAC2_example_design/CONTROL0<6>
    RAMB36_X1Y23.CLKARDCLKL Trcck_ENA             0.414   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
                                                          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.000ns (1.052ns logic, 4.948ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAMB36_X1Y23.ENAU), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.512ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_SYNC to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X25Y66.AQ         Tcko                  0.450   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iSYNC
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X26Y72.A4         net (fanout=2)        0.722   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iSYNC
    SLICE_X26Y72.A          Tilo                  0.094   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X28Y86.C6         net (fanout=9)        1.915   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X28Y86.C          Tilo                  0.094   Inst_TEMAC2_example_design/CONTROL0<6>
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y23.ENAU       net (fanout=20)       2.823   Inst_TEMAC2_example_design/CONTROL0<6>
    RAMB36_X1Y23.CLKARDCLKU Trcck_ENA             0.414   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
                                                          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.512ns (1.052ns logic, 5.460ns route)
                                                          (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.011ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X27Y78.CQ         Tcko                  0.450   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCORE_ID<3>
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X26Y85.A1         net (fanout=4)        1.240   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCORE_ID<2>
    SLICE_X26Y85.A          Tilo                  0.094   Inst_TEMAC2_example_design/CONTROL0<20>
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X28Y86.C5         net (fanout=9)        0.896   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X28Y86.C          Tilo                  0.094   Inst_TEMAC2_example_design/CONTROL0<6>
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y23.ENAU       net (fanout=20)       2.823   Inst_TEMAC2_example_design/CONTROL0<6>
    RAMB36_X1Y23.CLKARDCLKU Trcck_ENA             0.414   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
                                                          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.011ns (1.052ns logic, 4.959ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      6.000ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X26Y80.BQ         Tcko                  0.450   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET<11>
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X29Y86.D2         net (fanout=9)        1.537   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X29Y86.D          Tilo                  0.094   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCOMMAND_SEL<2>
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X28Y86.C3         net (fanout=1)        0.588   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X28Y86.C          Tilo                  0.094   Inst_TEMAC2_example_design/CONTROL0<6>
                                                          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB36_X1Y23.ENAU       net (fanout=20)       2.823   Inst_TEMAC2_example_design/CONTROL0<6>
    RAMB36_X1Y23.CLKARDCLKU Trcck_ENA             0.414   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
                                                          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         6.000ns (1.052ns logic, 4.948ns route)
                                                          (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X19Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y78.BQ      Tcko                  0.414   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X19Y78.AX      net (fanout=1)        0.148   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X19Y78.CLK     Tckdi       (-Th)     0.229   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.185ns logic, 0.148ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X16Y87.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y87.AQ      Tcko                  0.433   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X16Y87.BX      net (fanout=1)        0.285   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X16Y87.CLK     Tckdi       (-Th)     0.242   Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.191ns logic, 0.285ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X27Y79.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.481ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Destination Clock:    Inst_TEMAC2_example_design/CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y79.BQ      Tcko                  0.414   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X27Y79.AX      net (fanout=4)        0.296   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X27Y79.CLK     Tckdi       (-Th)     0.229   Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/iCOMMAND_GRP<1>
                                                       Inst_TEMAC2_example_design/cs_contr/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.185ns logic, 0.296ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Logical resource: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Location pin: RAMB36_X2Y21.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Logical resource: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Location pin: RAMB36_X2Y21.REGCLKARDRCLKL
  Clock network: Inst_TEMAC2_example_design/CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: Inst_TEMAC2_example_design/your_instance_name/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X1Y19.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP 
"v5_emac_v1_5_clk_phy_rx0" 7.5 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx0 = PERIOD TIMEGRP "v5_emac_v1_5_clk_phy_rx0" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: EMAC_0/bufg_phy_rx_0/I0
  Logical resource: EMAC_0/bufg_phy_rx_0/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: EMAC_0/gmii_rx_clk_0_delay
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Location pin: ILOGIC_X2Y157.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Location pin: ILOGIC_X2Y139.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.333ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (SLICE_X41Y76.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.333ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y76.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X43Y76.A1      net (fanout=2)        0.869   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X43Y76.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X41Y76.A6      net (fanout=2)        0.285   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57
    SLICE_X41Y76.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X41Y77.A3      net (fanout=13)       0.619   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X41Y77.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011
    SLICE_X41Y76.CE      net (fanout=4)        0.599   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X41Y76.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.961ns logic, 2.372ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (SLICE_X41Y76.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.333ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y76.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X43Y76.A1      net (fanout=2)        0.869   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X43Y76.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X41Y76.A6      net (fanout=2)        0.285   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57
    SLICE_X41Y76.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X41Y77.A3      net (fanout=13)       0.619   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X41Y77.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011
    SLICE_X41Y76.CE      net (fanout=4)        0.599   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X41Y76.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.961ns logic, 2.372ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6 (SLICE_X41Y76.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    1.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.333ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y76.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X43Y76.A1      net (fanout=2)        0.869   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X43Y76.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X41Y76.A6      net (fanout=2)        0.285   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/N57
    SLICE_X41Y76.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X41Y77.A3      net (fanout=13)       0.619   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X41Y77.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not00011
    SLICE_X41Y76.CE      net (fanout=4)        0.599   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X41Y76.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<6>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.961ns logic, 2.372ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (SLICE_X27Y100.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.651ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.651ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y95.DQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X27Y100.AX     net (fanout=1)        0.466   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    SLICE_X27Y100.CLK    Tckdi       (-Th)     0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_delay
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.651ns (0.185ns logic, 0.466ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X26Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.666ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y74.BQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X26Y78.AX      net (fanout=1)        0.481   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    SLICE_X26Y78.CLK     Tckdi       (-Th)     0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.666ns (0.185ns logic, 0.481ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (SLICE_X33Y88.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.739ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y85.DQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X33Y88.AX      net (fanout=1)        0.554   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    SLICE_X33Y88.CLK     Tckdi       (-Th)     0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.739ns (0.185ns logic, 0.554ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.114ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X32Y82.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (1.169 - 1.183)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y79.DQ      Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X32Y82.DX      net (fanout=1)        0.599   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X32Y82.CLK     Tdick                -0.005   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.466ns logic, 0.599ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X32Y82.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.959ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (1.169 - 1.183)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y79.CQ      Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X32Y82.CX      net (fanout=1)        0.493   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X32Y82.CLK     Tdick                -0.005   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.466ns logic, 0.493ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (SLICE_X32Y82.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.958ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (1.169 - 1.183)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y79.AQ      Tcko                  0.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_8
    SLICE_X32Y82.AX      net (fanout=1)        0.499   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X32Y82.CLK     Tdick                -0.012   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.958ns (0.459ns logic, 0.499ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X32Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.159ns (1.260 - 1.101)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y79.AQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0
    SLICE_X32Y80.AX      net (fanout=1)        0.272   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<0>
    SLICE_X32Y80.CLK     Tckdi       (-Th)     0.236   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.178ns logic, 0.272ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X32Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.159ns (1.260 - 1.101)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y79.BQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1
    SLICE_X32Y80.BX      net (fanout=1)        0.286   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<1>
    SLICE_X32Y80.CLK     Tckdi       (-Th)     0.242   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.172ns logic, 0.286ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X32Y80.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.300ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.159ns (1.260 - 1.101)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y79.CQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2
    SLICE_X32Y80.CX      net (fanout=1)        0.275   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<2>
    SLICE_X32Y80.CLK     Tckdi       (-Th)     0.230   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.184ns logic, 0.275ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.461ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X11Y105.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.528 - 0.561)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y105.BQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X11Y105.BX     net (fanout=1)        0.954   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X11Y105.CLK    Tdick                -0.011   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.439ns logic, 0.954ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X11Y105.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.257ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.528 - 0.561)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y105.CQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X11Y105.CX     net (fanout=1)        0.803   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X11Y105.CLK    Tdick                 0.004   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (0.454ns logic, 0.803ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X11Y105.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.064ns (Levels of Logic = 0)
  Clock Path Skew:      -0.033ns (0.528 - 0.561)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y105.DQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X11Y105.DX     net (fanout=1)        0.612   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X11Y105.CLK    Tdick                 0.002   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      1.064ns (0.452ns logic, 0.612ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X11Y105.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.467ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.047ns (0.568 - 0.521)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y105.AQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8
    SLICE_X11Y105.AX     net (fanout=1)        0.282   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<8>
    SLICE_X11Y105.CLK    Tckdi       (-Th)     0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    -------------------------------------------------  ---------------------------
    Total                                      0.467ns (0.185ns logic, 0.282ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X10Y105.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.044ns (0.568 - 0.524)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y104.AQ      Tcko                  0.433   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X10Y105.AX     net (fanout=1)        0.284   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X10Y105.CLK    Tckdi       (-Th)     0.236   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.197ns logic, 0.284ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X10Y105.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.044ns (0.568 - 0.524)
  Source Clock:         EMAC_0/rx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/rx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y104.BQ      Tcko                  0.433   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X10Y105.BX     net (fanout=1)        0.292   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X10Y105.CLK    Tckdi       (-Th)     0.242   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.191ns logic, 0.292ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_tx_clk0 = PERIOD TIMEGRP "fe_TEMAC_tx_clk0" 7.7 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP 
"fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH         50%;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.821ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.966ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.768 - 0.588)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y152.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<0>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_0
    TEMAC_X0Y0.PHYEMAC0RXD0  net (fanout=1)        3.199   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<0>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.966ns (0.767ns logic, 3.199ns route)
                                                           (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.937ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.768 - 0.579)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y145.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<2>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_2
    TEMAC_X0Y0.PHYEMAC0RXD2  net (fanout=1)        3.170   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<2>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.937ns (0.767ns logic, 3.170ns route)
                                                           (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      3.902ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.768 - 0.579)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 0.000ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y144.Q1         Tickq                 0.517   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<3>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_3
    TEMAC_X0Y0.PHYEMAC0RXD3  net (fanout=1)        3.135   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<3>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          3.902ns (0.767ns logic, 3.135ns route)
                                                           (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXDV), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.300ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y139.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXDV  net (fanout=1)        1.844   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_VALID(-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.300ns (-0.544ns logic, 1.844ns route)
                                                           (-41.8% logic, 141.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y140.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<7>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_7
    TEMAC_X0Y0.PHYEMAC0RXD7  net (fanout=1)        1.846   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<7>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_RXD (-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.302ns (-0.544ns logic, 1.846ns route)
                                                           (-41.8% logic, 141.8% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6 (FF)
  Destination:          EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 0)
  Clock Path Skew:      0.292ns (0.826 - 0.534)
  Source Clock:         EMAC_0/rx_clk_0_i rising at 7.500ns
  Destination Clock:    EMAC_0/rx_clk_0_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6 to EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X2Y138.Q1         Tickq                 0.476   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<6>
                                                           EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMAC0RXD6  net (fanout=1)        1.848   EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacckd_RXD (-Th)     1.020   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                           EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          1.304ns (-0.544ns logic, 1.848ns route)
                                                           (-41.7% logic, 141.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx0 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx0" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.834ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: EMAC_0/bufg_phy_rx_0/I0
  Logical resource: EMAC_0/bufg_phy_rx_0/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: EMAC_0/gmii_rx_clk_0_delay
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_ER_TO_MAC/SR
  Location pin: ILOGIC_X2Y157.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------
Slack: 6.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.500ns
  High pulse: 3.750ns
  High pulse limit: 0.690ns (Tispwh)
  Physical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Logical resource: EMAC_0/v5_emac_ll/v5_emac_block/gmii0/RX_DV_TO_MAC/SR
  Location pin: ILOGIC_X2Y139.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_gtx_clk0 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk0" 8 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP 
"v5_emac_v1_5_gtp_clk" 7.7 ns HIGH         50%;

 25154 paths analyzed, 4421 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.108ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0 (SLICE_X45Y82.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0 (FF)
  Requirement:          7.700ns
  Data Path Delay:      6.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.342ns (1.215 - 1.557)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0CLIENTTXACK Tmaccko_ACK           1.550   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                              EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    SLICE_X45Y73.A4             net (fanout=8)        2.506   EMAC_0/v5_emac_ll/tx_ack_0_i
    SLICE_X45Y73.A              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
    SLICE_X44Y74.B4             net (fanout=1)        0.577   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
    SLICE_X44Y74.B              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49
    SLICE_X44Y74.A5             net (fanout=2)        0.252   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49
    SLICE_X44Y74.A              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132
    SLICE_X45Y82.CE             net (fanout=16)       1.335   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001
    SLICE_X45Y82.CLK            Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l<3>
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0
    --------------------------------------------------------  ---------------------------
    Total                                             6.731ns (2.061ns logic, 4.670ns route)
                                                              (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0 (FF)
  Requirement:          7.700ns
  Data Path Delay:      4.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (1.215 - 1.230)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X45Y73.A1      net (fanout=19)       1.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X45Y73.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
    SLICE_X44Y74.B4      net (fanout=1)        0.577   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
    SLICE_X44Y74.B       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49
    SLICE_X44Y74.A5      net (fanout=2)        0.252   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49
    SLICE_X44Y74.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132
    SLICE_X45Y82.CE      net (fanout=16)       1.335   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001
    SLICE_X45Y82.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (0.961ns logic, 3.635ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0 (FF)
  Requirement:          7.700ns
  Data Path Delay:      4.579ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (1.215 - 1.230)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X46Y74.A2      net (fanout=19)       1.481   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X46Y74.AMUX    Tilo                  0.374   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en911
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91_f7
    SLICE_X44Y74.A3      net (fanout=2)        0.616   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91
    SLICE_X44Y74.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132
    SLICE_X45Y82.CE      net (fanout=16)       1.335   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001
    SLICE_X45Y82.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_0
    -------------------------------------------------  ---------------------------
    Total                                      4.579ns (1.147ns logic, 3.432ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1 (SLICE_X45Y82.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1 (FF)
  Requirement:          7.700ns
  Data Path Delay:      6.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.342ns (1.215 - 1.557)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0CLIENTTXACK Tmaccko_ACK           1.550   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                              EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    SLICE_X45Y73.A4             net (fanout=8)        2.506   EMAC_0/v5_emac_ll/tx_ack_0_i
    SLICE_X45Y73.A              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
    SLICE_X44Y74.B4             net (fanout=1)        0.577   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
    SLICE_X44Y74.B              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49
    SLICE_X44Y74.A5             net (fanout=2)        0.252   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49
    SLICE_X44Y74.A              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132
    SLICE_X45Y82.CE             net (fanout=16)       1.335   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001
    SLICE_X45Y82.CLK            Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l<3>
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1
    --------------------------------------------------------  ---------------------------
    Total                                             6.731ns (2.061ns logic, 4.670ns route)
                                                              (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1 (FF)
  Requirement:          7.700ns
  Data Path Delay:      4.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (1.215 - 1.230)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X45Y73.A1      net (fanout=19)       1.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X45Y73.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
    SLICE_X44Y74.B4      net (fanout=1)        0.577   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
    SLICE_X44Y74.B       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49
    SLICE_X44Y74.A5      net (fanout=2)        0.252   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49
    SLICE_X44Y74.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132
    SLICE_X45Y82.CE      net (fanout=16)       1.335   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001
    SLICE_X45Y82.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (0.961ns logic, 3.635ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1 (FF)
  Requirement:          7.700ns
  Data Path Delay:      4.579ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (1.215 - 1.230)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X46Y74.A2      net (fanout=19)       1.481   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X46Y74.AMUX    Tilo                  0.374   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en911
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91_f7
    SLICE_X44Y74.A3      net (fanout=2)        0.616   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91
    SLICE_X44Y74.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132
    SLICE_X45Y82.CE      net (fanout=16)       1.335   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001
    SLICE_X45Y82.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_1
    -------------------------------------------------  ---------------------------
    Total                                      4.579ns (1.147ns logic, 3.432ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2 (SLICE_X45Y82.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac (CPU)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2 (FF)
  Requirement:          7.700ns
  Data Path Delay:      6.731ns (Levels of Logic = 3)
  Clock Path Skew:      -0.342ns (1.215 - 1.557)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    TEMAC_X0Y0.EMAC0CLIENTTXACK Tmaccko_ACK           1.550   EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
                                                              EMAC_0/v5_emac_ll/v5_emac_block/v5_emac_wrapper/v5_emac
    SLICE_X45Y73.A4             net (fanout=8)        2.506   EMAC_0/v5_emac_ll/tx_ack_0_i
    SLICE_X45Y73.A              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
    SLICE_X44Y74.B4             net (fanout=1)        0.577   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
    SLICE_X44Y74.B              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49
    SLICE_X44Y74.A5             net (fanout=2)        0.252   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49
    SLICE_X44Y74.A              Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132
    SLICE_X45Y82.CE             net (fanout=16)       1.335   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001
    SLICE_X45Y82.CLK            Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l<3>
                                                              EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2
    --------------------------------------------------------  ---------------------------
    Total                                             6.731ns (2.061ns logic, 4.670ns route)
                                                              (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2 (FF)
  Requirement:          7.700ns
  Data Path Delay:      4.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (1.215 - 1.230)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X45Y73.A1      net (fanout=19)       1.471   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X45Y73.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
    SLICE_X44Y74.B4      net (fanout=1)        0.577   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en40
    SLICE_X44Y74.B       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49
    SLICE_X44Y74.A5      net (fanout=2)        0.252   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en49
    SLICE_X44Y74.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132
    SLICE_X45Y82.CE      net (fanout=16)       1.335   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001
    SLICE_X45Y82.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2
    -------------------------------------------------  ---------------------------
    Total                                      4.596ns (0.961ns logic, 3.635ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2 (FF)
  Requirement:          7.700ns
  Data Path Delay:      4.579ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (1.215 - 1.230)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 0.000ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y67.AQ      Tcko                  0.450   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X46Y74.A2      net (fanout=19)       1.481   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retransmit
    SLICE_X46Y74.AMUX    Tilo                  0.374   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en911
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91_f7
    SLICE_X44Y74.A3      net (fanout=2)        0.616   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en91
    SLICE_X44Y74.A       Tilo                  0.094   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_eof
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_en132
    SLICE_X45Y82.CE      net (fanout=16)       1.335   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_bram_u_not0001
    SLICE_X45Y82.CLK     Tceck                 0.229   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l<3>
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_data_pipe_l_2
    -------------------------------------------------  ---------------------------
    Total                                      4.579ns (1.147ns logic, 3.432ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP "v5_emac_v1_5_gtp_clk" 7.7 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X2Y22.ADDRAL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6 (FF)
  Destination:          EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.173ns (0.694 - 0.521)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6 to EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X57Y112.CQ        Tcko                  0.414   EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<7>
                                                          EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1_6
    RAMB36_X2Y22.ADDRAL11   net (fanout=4)        0.317   EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d1<6>
    RAMB36_X2Y22.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.437ns (0.120ns logic, 0.317ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X26Y74.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.357ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.172 - 0.135)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.AQ      Tcko                  0.414   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X26Y74.BX      net (fanout=2)        0.174   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X26Y74.CLK     Tckdi       (-Th)     0.231   EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       EMAC_0/v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.357ns (0.183ns logic, 0.174ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/v5_emac_ll/tx_reset_0_i (SLICE_X29Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/v5_emac_ll/tx_pre_reset_0_i_5 (FF)
  Destination:          EMAC_0/v5_emac_ll/tx_reset_0_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.353ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.150 - 0.139)
  Source Clock:         EMAC_0/tx_client_clk_0 rising at 7.700ns
  Destination Clock:    EMAC_0/tx_client_clk_0 rising at 7.700ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/v5_emac_ll/tx_pre_reset_0_i_5 to EMAC_0/v5_emac_ll/tx_reset_0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y83.BQ      Tcko                  0.433   EMAC_0/ll_pre_reset_0_i<5>
                                                       EMAC_0/v5_emac_ll/tx_pre_reset_0_i_5
    SLICE_X29Y83.AX      net (fanout=1)        0.149   EMAC_0/ll_pre_reset_0_i<5>
    SLICE_X29Y83.CLK     Tckdi       (-Th)     0.229   EMAC_0/v5_emac_ll/tx_reset_0_i
                                                       EMAC_0/v5_emac_ll/tx_reset_0_i
    -------------------------------------------------  ---------------------------
    Total                                      0.353ns (0.204ns logic, 0.149ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_gtp_clk = PERIOD TIMEGRP "v5_emac_v1_5_gtp_clk" 7.7 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X2Y22.CLKARDCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X2Y22.CLKBWRCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------
Slack: 5.478ns (period - min period limit)
  Period: 7.700ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Logical resource: EMAC_0/Inst_receiver_control/udp_receive_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/REGCLKAL
  Location pin: RAMB36_X2Y22.REGCLKARDRCLKL
  Clock network: EMAC_0/tx_client_clk_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP 
"v5_emac_v1_5_clk_phy_rx1" 7.5 ns         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_v5_emac_v1_5_clk_phy_rx1 = PERIOD TIMEGRP "v5_emac_v1_5_clk_phy_rx1" 7.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X2Y20.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X2Y20.REGCLKARDRCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X2Y20.CLKARDCLKU
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP 
"tx_metastable_1" 5 ns         DATAPATHONLY;

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.064ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7 (SLICE_X58Y83.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.064ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y73.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X58Y77.C4      net (fanout=2)        0.808   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X58Y77.C       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X57Y81.A1      net (fanout=2)        1.148   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/N57
    SLICE_X57Y81.A       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<6>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X59Y83.D6      net (fanout=13)       0.667   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload
    SLICE_X59Y83.D       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not00011
    SLICE_X58Y83.CE      net (fanout=4)        0.480   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001
    SLICE_X58Y83.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<10>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      4.064ns (0.961ns logic, 3.103ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8 (SLICE_X58Y83.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.064ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y73.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X58Y77.C4      net (fanout=2)        0.808   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X58Y77.C       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X57Y81.A1      net (fanout=2)        1.148   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/N57
    SLICE_X57Y81.A       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<6>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X59Y83.D6      net (fanout=13)       0.667   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload
    SLICE_X59Y83.D       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not00011
    SLICE_X58Y83.CE      net (fanout=4)        0.480   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001
    SLICE_X58Y83.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<10>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      4.064ns (0.961ns logic, 3.103ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_9 (SLICE_X58Y83.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.064ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y73.DQ      Tcko                  0.450   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X58Y77.C4      net (fanout=2)        0.808   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/frame_in_fifo
    SLICE_X58Y77.C       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_state_FSM_FFd9
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or000031
    SLICE_X57Y81.A1      net (fanout=2)        1.148   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/N57
    SLICE_X57Y81.A       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<6>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload_or00001
    SLICE_X59Y83.D6      net (fanout=13)       0.667   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_reload
    SLICE_X59Y83.D       Tilo                  0.094   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not00011
    SLICE_X58Y83.CE      net (fanout=4)        0.480   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_not0001
    SLICE_X58Y83.CLK     Tceck                 0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr<10>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.064ns (0.961ns logic, 3.103ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_1 = MAXDELAY FROM TIMEGRP "tx_metastable_1" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1 (SLICE_X55Y75.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_0 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y76.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe<0>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_0
    SLICE_X55Y75.BX      net (fanout=1)        0.404   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe<0>
    SLICE_X55Y75.CLK     Tckdi       (-Th)     0.231   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_state_FSM_FFd2
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_col_window_pipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.183ns logic, 0.404ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync (SLICE_X55Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y85.CQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog
    SLICE_X55Y85.AX      net (fanout=1)        0.440   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog
    SLICE_X55Y85.CLK     Tckdi       (-Th)     0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_txfer_tog_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.185ns logic, 0.440ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_7 (SLICE_X58Y86.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y86.DQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7
    SLICE_X58Y86.D6      net (fanout=2)        0.282   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
    SLICE_X58Y86.CLK     Tah         (-Th)     0.067   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_diff_7
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.347ns logic, 0.282ns route)
                                                       (55.2% logic, 44.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP "tx_addr_rd_1" TO 
TIMEGRP         "tx_addr_wr_1" 10 ns;

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.027ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6 (SLICE_X57Y86.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.138 - 0.162)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y83.CQ      Tcko                  0.471   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_6
    SLICE_X57Y86.CX      net (fanout=1)        0.493   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<6>
    SLICE_X57Y86.CLK     Tdick                 0.004   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_6
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.475ns logic, 0.493ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7 (SLICE_X57Y86.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_7 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.138 - 0.162)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_7 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y83.DQ      Tcko                  0.471   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_7
    SLICE_X57Y86.DX      net (fanout=1)        0.454   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
    SLICE_X57Y86.CLK     Tdick                 0.002   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.473ns logic, 0.454ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4 (SLICE_X57Y86.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.917ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.138 - 0.162)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y83.AQ      Tcko                  0.471   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_4
    SLICE_X57Y86.AX      net (fanout=1)        0.454   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<4>
    SLICE_X57Y86.CLK     Tdick                -0.008   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.917ns (0.463ns logic, 0.454ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_1 = MAXDELAY FROM TIMEGRP "tx_addr_rd_1" TO TIMEGRP         "tx_addr_wr_1" 10 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9 (SLICE_X56Y85.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.011ns (0.154 - 0.143)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_9 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y85.BQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_9
    SLICE_X56Y85.BX      net (fanout=1)        0.282   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X56Y85.CLK     Tckdi       (-Th)     0.242   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8 (SLICE_X56Y85.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.011ns (0.154 - 0.143)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y85.AQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_8
    SLICE_X56Y85.AX      net (fanout=1)        0.282   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<8>
    SLICE_X56Y85.CLK     Tckdi       (-Th)     0.236   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.178ns logic, 0.282ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11 (SLICE_X56Y85.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.011ns (0.154 - 0.143)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y85.DQ      Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer_11
    SLICE_X56Y85.DX      net (fanout=1)        0.280   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X56Y85.CLK     Tckdi       (-Th)     0.230   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.184ns logic, 0.280ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP 
"rx_metastable_1" 5 ns;

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.186ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X46Y110.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.130ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.480 - 0.501)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y108.DQ     Tcko                  0.471   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_3
    SLICE_X46Y110.DX     net (fanout=1)        0.657   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<3>
    SLICE_X46Y110.CLK    Tdick                 0.002   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<3>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_3
    -------------------------------------------------  ---------------------------
    Total                                      1.130ns (0.473ns logic, 0.657ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X47Y113.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 0)
  Clock Path Skew:      -0.034ns (0.472 - 0.506)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y112.CQ     Tcko                  0.471   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X47Y113.CX     net (fanout=1)        0.482   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X47Y113.CLK    Tdick                 0.004   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.475ns logic, 0.482ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X47Y113.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.936ns (Levels of Logic = 0)
  Clock Path Skew:      -0.034ns (0.472 - 0.506)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y112.BQ     Tcko                  0.471   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_9
    SLICE_X47Y113.BX     net (fanout=1)        0.476   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<9>
    SLICE_X47Y113.CLK    Tdick                -0.011   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_9
    -------------------------------------------------  ---------------------------
    Total                                      0.936ns (0.460ns logic, 0.476ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_1 = MAXDELAY FROM TIMEGRP "rx_metastable_1" 5 ns;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X47Y113.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.508 - 0.470)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_11 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y112.DQ     Tcko                  0.433   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X47Y113.DX     net (fanout=1)        0.276   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X47Y113.CLK    Tckdi       (-Th)     0.219   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.214ns logic, 0.276ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X47Y113.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.038ns (0.508 - 0.470)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_8 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y112.AQ     Tcko                  0.433   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_8
    SLICE_X47Y113.AX     net (fanout=1)        0.288   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<8>
    SLICE_X47Y113.CLK    Tckdi       (-Th)     0.229   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<11>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_8
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.204ns logic, 0.288ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X48Y111.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.016ns (0.130 - 0.114)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_4 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y110.AQ     Tcko                  0.433   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X48Y111.AX     net (fanout=1)        0.275   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X48Y111.CLK    Tckdi       (-Th)     0.236   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray<7>
                                                       Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.197ns logic, 0.275ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_tx_clk1 = PERIOD TIMEGRP "fe_TEMAC_tx_clk1" 7.7 
ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP 
"fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH         50%;

 2352 paths analyzed, 510 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.174ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      6.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (1.528 - 1.489)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC to Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y237.Q1         Tickq                 0.517   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC
    TEMAC_X0Y1.PHYEMAC1RXER  net (fanout=1)        5.411   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RX_ER_TO_MAC
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_ERROR         0.250   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.178ns (0.767ns logic, 5.411ns route)
                                                           (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_5 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      5.880ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (1.528 - 1.486)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_5 to Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y232.Q1         Tickq                 0.517   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<5>
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_5
    TEMAC_X0Y1.PHYEMAC1RXD5  net (fanout=1)        5.113   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<5>
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_RXD           0.250   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          5.880ns (0.767ns logic, 5.113ns route)
                                                           (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y1.PHYEMAC1RXD1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.500ns
  Data Path Delay:      5.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (1.528 - 1.488)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1 to Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y234.Q1         Tickq                 0.517   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<1>
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC_1
    TEMAC_X0Y1.PHYEMAC1RXD1  net (fanout=1)        5.089   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/RXD_TO_MAC<1>
    TEMAC_X0Y1.PHYEMAC1RXCLK Tmacdck_RXD           0.250   Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          5.856ns (0.767ns logic, 5.089ns route)
                                                           (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAMB36_X2Y20.DIPADIPL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 0)
  Clock Path Skew:      0.181ns (0.716 - 0.535)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y101.DQ        Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram<0>
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0
    RAMB36_X2Y20.DIPADIPL0  net (fanout=4)        0.497   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram<0>
    RAMB36_X2Y20.CLKARDCLKL Trckd_DIPA  (-Th)     0.286   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.625ns (0.128ns logic, 0.497ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAMB36_X2Y20.ADDRAL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.639ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.716 - 0.525)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X52Y105.DQ        Tcko                  0.433   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr<3>
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr_3
    RAMB36_X2Y20.ADDRAL7    net (fanout=5)        0.500   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_addr<3>
    RAMB36_X2Y20.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.639ns (0.139ns logic, 0.500ns route)
                                                          (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l (RAMB36_X2Y20.DIPADIPU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (0.711 - 0.535)
  Source Clock:         Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Destination Clock:    Inst_TEMAC2_example_design/rx_clk_1_i rising at 7.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X53Y101.DQ        Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram<0>
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram_0
    RAMB36_X2Y20.DIPADIPU0  net (fanout=4)        0.497   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/wr_eof_bram<0>
    RAMB36_X2Y20.CLKARDCLKU Trckd_DIPA  (-Th)     0.286   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.625ns (0.128ns logic, 0.497ns route)
                                                          (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_clk_phy_rx1 = PERIOD TIMEGRP "fe_TEMAC_clk_phy_rx1" 7.5 ns HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X2Y20.CLKARDCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/REGCLKAL
  Location pin: RAMB36_X2Y20.REGCLKARDRCLKL
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------
Slack: 5.278ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_u/CLKAU
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/rx_fifo_i/ramgen_l/CLKAU
  Location pin: RAMB36_X2Y20.CLKARDCLKU
  Clock network: Inst_TEMAC2_example_design/rx_clk_1_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 
ns HIGH 50%;

 17458818 paths analyzed, 9760 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.173ns.
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3 (SLICE_X28Y33.A5), 383442 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.118ns (Levels of Logic = 13)
  Clock Path Skew:      -0.020ns (0.134 - 0.154)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.BQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X27Y23.B5      net (fanout=10)       0.856   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><1>
    SLICE_X27Y23.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X27Y27.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X27Y27.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
    SLICE_X26Y28.A6      net (fanout=1)        0.438   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<16>
    SLICE_X26Y28.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<16>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X26Y29.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X26Y29.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
    SLICE_X24Y29.B1      net (fanout=1)        0.896   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<26>
    SLICE_X24Y29.CMUX    Topbc                 0.687   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<5>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B5      net (fanout=2)        1.060   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041
    SLICE_X28Y33.D5      net (fanout=4)        0.413   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004
    SLICE_X28Y33.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X28Y33.C4      net (fanout=34)       0.586   Inst_TEMAC2_example_design/inst_async_trigger/N22
    SLICE_X28Y33.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0
    SLICE_X28Y33.A5      net (fanout=1)        0.381   N273
    SLICE_X28Y33.CLK     Tas                   0.007   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux0010
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3
    -------------------------------------------------  ---------------------------
    Total                                      8.118ns (3.478ns logic, 4.640ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.118ns (Levels of Logic = 13)
  Clock Path Skew:      -0.020ns (0.134 - 0.154)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.BQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X27Y23.B5      net (fanout=10)       0.856   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><1>
    SLICE_X27Y23.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X27Y27.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X27Y27.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
    SLICE_X27Y28.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
    SLICE_X27Y28.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<23>
    SLICE_X26Y29.A6      net (fanout=1)        0.438   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<20>
    SLICE_X26Y29.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<20>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
    SLICE_X24Y29.B1      net (fanout=1)        0.896   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<26>
    SLICE_X24Y29.CMUX    Topbc                 0.687   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<5>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B5      net (fanout=2)        1.060   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041
    SLICE_X28Y33.D5      net (fanout=4)        0.413   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004
    SLICE_X28Y33.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X28Y33.C4      net (fanout=34)       0.586   Inst_TEMAC2_example_design/inst_async_trigger/N22
    SLICE_X28Y33.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0
    SLICE_X28Y33.A5      net (fanout=1)        0.381   N273
    SLICE_X28Y33.CLK     Tas                   0.007   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux0010
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3
    -------------------------------------------------  ---------------------------
    Total                                      8.118ns (3.478ns logic, 4.640ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      8.118ns (Levels of Logic = 13)
  Clock Path Skew:      -0.020ns (0.134 - 0.154)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.BQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X27Y23.B5      net (fanout=10)       0.856   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><1>
    SLICE_X27Y23.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X26Y27.A6      net (fanout=1)        0.438   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<12>
    SLICE_X26Y27.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<12>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X26Y28.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X26Y28.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X26Y29.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X26Y29.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
    SLICE_X24Y29.B1      net (fanout=1)        0.896   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<26>
    SLICE_X24Y29.CMUX    Topbc                 0.687   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<5>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B5      net (fanout=2)        1.060   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041
    SLICE_X28Y33.D5      net (fanout=4)        0.413   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004
    SLICE_X28Y33.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X28Y33.C4      net (fanout=34)       0.586   Inst_TEMAC2_example_design/inst_async_trigger/N22
    SLICE_X28Y33.C       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux0010_SW0
    SLICE_X28Y33.A5      net (fanout=1)        0.381   N273
    SLICE_X28Y33.CLK     Tas                   0.007   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux0010
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3
    -------------------------------------------------  ---------------------------
    Total                                      8.118ns (3.478ns logic, 4.640ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12 (SLICE_X32Y33.A4), 174205 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.858ns (Levels of Logic = 12)
  Clock Path Skew:      -0.042ns (0.423 - 0.465)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.BQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X27Y23.B5      net (fanout=10)       0.856   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><1>
    SLICE_X27Y23.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X27Y27.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X27Y27.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
    SLICE_X26Y28.A6      net (fanout=1)        0.438   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<16>
    SLICE_X26Y28.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<16>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X26Y29.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X26Y29.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
    SLICE_X24Y29.B1      net (fanout=1)        0.896   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<26>
    SLICE_X24Y29.CMUX    Topbc                 0.687   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<5>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B5      net (fanout=2)        1.060   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041
    SLICE_X29Y33.A3      net (fanout=4)        0.598   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004
    SLICE_X29Y33.A       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001041
    SLICE_X32Y33.A4      net (fanout=34)       0.616   Inst_TEMAC2_example_design/inst_async_trigger/N26
    SLICE_X32Y33.CLK     Tas                   0.007   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0005<12>1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12
    -------------------------------------------------  ---------------------------
    Total                                      7.858ns (3.384ns logic, 4.474ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.858ns (Levels of Logic = 12)
  Clock Path Skew:      -0.042ns (0.423 - 0.465)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.BQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X27Y23.B5      net (fanout=10)       0.856   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><1>
    SLICE_X27Y23.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X27Y27.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X27Y27.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
    SLICE_X27Y28.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
    SLICE_X27Y28.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<23>
    SLICE_X26Y29.A6      net (fanout=1)        0.438   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<20>
    SLICE_X26Y29.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<20>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
    SLICE_X24Y29.B1      net (fanout=1)        0.896   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<26>
    SLICE_X24Y29.CMUX    Topbc                 0.687   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<5>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B5      net (fanout=2)        1.060   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041
    SLICE_X29Y33.A3      net (fanout=4)        0.598   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004
    SLICE_X29Y33.A       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001041
    SLICE_X32Y33.A4      net (fanout=34)       0.616   Inst_TEMAC2_example_design/inst_async_trigger/N26
    SLICE_X32Y33.CLK     Tas                   0.007   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0005<12>1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12
    -------------------------------------------------  ---------------------------
    Total                                      7.858ns (3.384ns logic, 4.474ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.858ns (Levels of Logic = 12)
  Clock Path Skew:      -0.042ns (0.423 - 0.465)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.BQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X27Y23.B5      net (fanout=10)       0.856   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><1>
    SLICE_X27Y23.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X26Y27.A6      net (fanout=1)        0.438   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<12>
    SLICE_X26Y27.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<12>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X26Y28.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X26Y28.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X26Y29.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X26Y29.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
    SLICE_X24Y29.B1      net (fanout=1)        0.896   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<26>
    SLICE_X24Y29.CMUX    Topbc                 0.687   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<5>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B5      net (fanout=2)        1.060   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041
    SLICE_X29Y33.A3      net (fanout=4)        0.598   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004
    SLICE_X29Y33.A       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001041
    SLICE_X32Y33.A4      net (fanout=34)       0.616   Inst_TEMAC2_example_design/inst_async_trigger/N26
    SLICE_X32Y33.CLK     Tas                   0.007   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0005<12>1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_12
    -------------------------------------------------  ---------------------------
    Total                                      7.858ns (3.384ns logic, 4.474ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28 (SLICE_X33Y33.A5), 209045 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.843ns (Levels of Logic = 12)
  Clock Path Skew:      -0.042ns (0.423 - 0.465)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.BQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X27Y23.B5      net (fanout=10)       0.856   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><1>
    SLICE_X27Y23.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X27Y27.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X27Y27.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
    SLICE_X26Y28.A6      net (fanout=1)        0.438   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<16>
    SLICE_X26Y28.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<16>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X26Y29.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X26Y29.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
    SLICE_X24Y29.B1      net (fanout=1)        0.896   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<26>
    SLICE_X24Y29.CMUX    Topbc                 0.687   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<5>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B5      net (fanout=2)        1.060   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041
    SLICE_X28Y33.D5      net (fanout=4)        0.413   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004
    SLICE_X28Y33.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X33Y33.A5      net (fanout=34)       0.767   Inst_TEMAC2_example_design/inst_async_trigger/N22
    SLICE_X33Y33.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<31>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0005<28>1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28
    -------------------------------------------------  ---------------------------
    Total                                      7.843ns (3.403ns logic, 4.440ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.843ns (Levels of Logic = 12)
  Clock Path Skew:      -0.042ns (0.423 - 0.465)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.BQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X27Y23.B5      net (fanout=10)       0.856   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><1>
    SLICE_X27Y23.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X27Y27.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X27Y27.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
    SLICE_X27Y28.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<19>
    SLICE_X27Y28.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<23>
    SLICE_X26Y29.A6      net (fanout=1)        0.438   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<20>
    SLICE_X26Y29.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<20>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
    SLICE_X24Y29.B1      net (fanout=1)        0.896   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<26>
    SLICE_X24Y29.CMUX    Topbc                 0.687   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<5>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B5      net (fanout=2)        1.060   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041
    SLICE_X28Y33.D5      net (fanout=4)        0.413   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004
    SLICE_X28Y33.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X33Y33.A5      net (fanout=34)       0.767   Inst_TEMAC2_example_design/inst_async_trigger/N22
    SLICE_X33Y33.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<31>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0005<28>1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28
    -------------------------------------------------  ---------------------------
    Total                                      7.843ns (3.403ns logic, 4.440ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.843ns (Levels of Logic = 12)
  Clock Path Skew:      -0.042ns (0.423 - 0.465)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 0.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1 to Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y24.BQ      Tcko                  0.471   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1
    SLICE_X27Y23.B5      net (fanout=10)       0.856   Inst_TEMAC2_example_design/inst_async_trigger/data_out_32bit_array<1><1>
    SLICE_X27Y23.COUT    Topcyb                0.501   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_lut<1>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<3>
    SLICE_X27Y24.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<7>
    SLICE_X27Y25.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<11>
    SLICE_X27Y26.AMUX    Tcina                 0.271   Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Msub_comp_1_3_addsub0000_cy<15>
    SLICE_X26Y27.A6      net (fanout=1)        0.438   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<12>
    SLICE_X26Y27.COUT    Topcya                0.509   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0000<12>_rt
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X26Y28.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<15>
    SLICE_X26Y28.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X26Y29.CIN     net (fanout=1)        0.000   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<19>
    SLICE_X26Y29.COUT    Tbyp                  0.104   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CIN     net (fanout=1)        0.010   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<23>
    SLICE_X26Y30.CMUX    Tcinc                 0.334   Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Madd_comp_1_3_addsub0001_cy<27>
    SLICE_X24Y29.B1      net (fanout=1)        0.896   Inst_TEMAC2_example_design/inst_async_trigger/comp_1_3_addsub0001<26>
    SLICE_X24Y29.CMUX    Topbc                 0.687   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_lut<5>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B5      net (fanout=2)        1.060   Inst_TEMAC2_example_design/inst_async_trigger/Mcompar_comp_1_3_cmp_lt0000_cy<6>
    SLICE_X29Y33.B       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/empty_32b_fifos<0>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and00041
    SLICE_X28Y33.D5      net (fanout=4)        0.413   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_and0004
    SLICE_X28Y33.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos<3>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/rd_en_32b_fifos_3_mux001031
    SLICE_X33Y33.A5      net (fanout=34)       0.767   Inst_TEMAC2_example_design/inst_async_trigger/N22
    SLICE_X33Y33.CLK     Tas                   0.026   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp<31>
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_mux0005<28>1
                                                       Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_tmp_28
    -------------------------------------------------  ---------------------------
    Total                                      7.843ns (3.403ns logic, 4.440ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y13.ADDRBU8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6 (FF)
  Destination:          Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.720 - 0.529)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6 to Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y68.CQ          Tcko                  0.414   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<7>
                                                          Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_6
    RAMB36_X0Y13.ADDRBU8    net (fanout=18)       0.307   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<6>
    RAMB36_X0Y13.CLKBWRCLKU Trckc_ADDRB (-Th)     0.294   Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[1].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          Inst_TEMAC2_example_design/inst_async_trigger/generate_32b_fifos[3].module_1_32b_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.427ns (0.120ns logic, 0.307ns route)
                                                          (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l (RAMB36_X2Y18.ADDRAU7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_3 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.165ns (0.710 - 0.545)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_3 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y93.DQ         Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr<3>
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_3
    RAMB36_X2Y18.ADDRAU7    net (fanout=5)        0.319   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr<3>
    RAMB36_X2Y18.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_l
    ----------------------------------------------------  ---------------------------
    Total                                         0.439ns (0.120ns logic, 0.319ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u (RAMB36_X2Y18.ADDRAL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_3 (FF)
  Destination:          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.154ns (0.699 - 0.545)
  Source Clock:         Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Destination Clock:    Inst_TEMAC2_example_design/tx_clk_1 rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_3 to Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X59Y93.DQ         Tcko                  0.414   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr<3>
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr_3
    RAMB36_X2Y18.ADDRAL7    net (fanout=5)        0.319   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_addr<3>
    RAMB36_X2Y18.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
                                                          Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.439ns (0.120ns logic, 0.319ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fe_TEMAC_gtx_clk1 = PERIOD TIMEGRP "fe_TEMAC_gtx_clk1" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: GMII_TX_CLK_1_OBUF/SR
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/gmii_tx_clk_oddr/SR
  Location pin: OLOGIC_X0Y229.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_EN/SR
  Location pin: OLOGIC_X0Y207.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------
Slack: 5.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR
  Logical resource: Inst_TEMAC2_example_design/v5_emac_ll/v5_emac_block_inst/gmii1/GMII_TX_ER/SR
  Location pin: OLOGIC_X0Y206.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;

 1462 paths analyzed, 147 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.194ns.
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_7 (SLICE_X9Y11.A2), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_11 (FF)
  Destination:          Inst_CRU/wait_counter_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.145ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.120 - 0.134)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_11 to Inst_CRU/wait_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.450   Inst_CRU/wait_counter<14>
                                                       Inst_CRU/wait_counter_11
    SLICE_X11Y15.A1      net (fanout=4)        1.284   Inst_CRU/wait_counter<11>
    SLICE_X11Y15.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X11Y16.C2      net (fanout=1)        0.735   N256
    SLICE_X11Y16.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X12Y16.A1      net (fanout=2)        0.937   Inst_CRU/N12
    SLICE_X12Y16.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X10Y16.A6      net (fanout=3)        0.346   Inst_CRU/state_cmp_eq0000
    SLICE_X10Y16.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X9Y11.A2       net (fanout=16)       0.991   Inst_CRU/N01
    SLICE_X9Y11.CLK      Tas                   0.026   Inst_CRU/wait_counter<10>
                                                       Inst_CRU/wait_counter_mux0001<8>1
                                                       Inst_CRU/wait_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (0.852ns logic, 4.293ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_1 (FF)
  Destination:          Inst_CRU/wait_counter_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.971ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.120 - 0.123)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_1 to Inst_CRU/wait_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.BQ       Tcko                  0.450   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_1
    SLICE_X11Y15.A2      net (fanout=4)        1.110   Inst_CRU/wait_counter<1>
    SLICE_X11Y15.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X11Y16.C2      net (fanout=1)        0.735   N256
    SLICE_X11Y16.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X12Y16.A1      net (fanout=2)        0.937   Inst_CRU/N12
    SLICE_X12Y16.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X10Y16.A6      net (fanout=3)        0.346   Inst_CRU/state_cmp_eq0000
    SLICE_X10Y16.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X9Y11.A2       net (fanout=16)       0.991   Inst_CRU/N01
    SLICE_X9Y11.CLK      Tas                   0.026   Inst_CRU/wait_counter<10>
                                                       Inst_CRU/wait_counter_mux0001<8>1
                                                       Inst_CRU/wait_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      4.971ns (0.852ns logic, 4.119ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_3 (FF)
  Destination:          Inst_CRU/wait_counter_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.120 - 0.123)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_3 to Inst_CRU/wait_counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.DQ       Tcko                  0.450   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_3
    SLICE_X11Y15.A3      net (fanout=4)        0.914   Inst_CRU/wait_counter<3>
    SLICE_X11Y15.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X11Y16.C2      net (fanout=1)        0.735   N256
    SLICE_X11Y16.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X12Y16.A1      net (fanout=2)        0.937   Inst_CRU/N12
    SLICE_X12Y16.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X10Y16.A6      net (fanout=3)        0.346   Inst_CRU/state_cmp_eq0000
    SLICE_X10Y16.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X9Y11.A2       net (fanout=16)       0.991   Inst_CRU/N01
    SLICE_X9Y11.CLK      Tas                   0.026   Inst_CRU/wait_counter<10>
                                                       Inst_CRU/wait_counter_mux0001<8>1
                                                       Inst_CRU/wait_counter_7
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (0.852ns logic, 3.923ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_8 (SLICE_X9Y11.B2), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_11 (FF)
  Destination:          Inst_CRU/wait_counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.143ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.120 - 0.134)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_11 to Inst_CRU/wait_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.450   Inst_CRU/wait_counter<14>
                                                       Inst_CRU/wait_counter_11
    SLICE_X11Y15.A1      net (fanout=4)        1.284   Inst_CRU/wait_counter<11>
    SLICE_X11Y15.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X11Y16.C2      net (fanout=1)        0.735   N256
    SLICE_X11Y16.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X12Y16.A1      net (fanout=2)        0.937   Inst_CRU/N12
    SLICE_X12Y16.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X10Y16.A6      net (fanout=3)        0.346   Inst_CRU/state_cmp_eq0000
    SLICE_X10Y16.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X9Y11.B2       net (fanout=16)       0.988   Inst_CRU/N01
    SLICE_X9Y11.CLK      Tas                   0.027   Inst_CRU/wait_counter<10>
                                                       Inst_CRU/wait_counter_mux0001<7>1
                                                       Inst_CRU/wait_counter_8
    -------------------------------------------------  ---------------------------
    Total                                      5.143ns (0.853ns logic, 4.290ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_1 (FF)
  Destination:          Inst_CRU/wait_counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.969ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.120 - 0.123)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_1 to Inst_CRU/wait_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.BQ       Tcko                  0.450   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_1
    SLICE_X11Y15.A2      net (fanout=4)        1.110   Inst_CRU/wait_counter<1>
    SLICE_X11Y15.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X11Y16.C2      net (fanout=1)        0.735   N256
    SLICE_X11Y16.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X12Y16.A1      net (fanout=2)        0.937   Inst_CRU/N12
    SLICE_X12Y16.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X10Y16.A6      net (fanout=3)        0.346   Inst_CRU/state_cmp_eq0000
    SLICE_X10Y16.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X9Y11.B2       net (fanout=16)       0.988   Inst_CRU/N01
    SLICE_X9Y11.CLK      Tas                   0.027   Inst_CRU/wait_counter<10>
                                                       Inst_CRU/wait_counter_mux0001<7>1
                                                       Inst_CRU/wait_counter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.969ns (0.853ns logic, 4.116ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_3 (FF)
  Destination:          Inst_CRU/wait_counter_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.773ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.120 - 0.123)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_3 to Inst_CRU/wait_counter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.DQ       Tcko                  0.450   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_3
    SLICE_X11Y15.A3      net (fanout=4)        0.914   Inst_CRU/wait_counter<3>
    SLICE_X11Y15.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X11Y16.C2      net (fanout=1)        0.735   N256
    SLICE_X11Y16.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X12Y16.A1      net (fanout=2)        0.937   Inst_CRU/N12
    SLICE_X12Y16.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X10Y16.A6      net (fanout=3)        0.346   Inst_CRU/state_cmp_eq0000
    SLICE_X10Y16.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X9Y11.B2       net (fanout=16)       0.988   Inst_CRU/N01
    SLICE_X9Y11.CLK      Tas                   0.027   Inst_CRU/wait_counter<10>
                                                       Inst_CRU/wait_counter_mux0001<7>1
                                                       Inst_CRU/wait_counter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.773ns (0.853ns logic, 3.920ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_3 (SLICE_X9Y10.D3), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_11 (FF)
  Destination:          Inst_CRU/wait_counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.114 - 0.134)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_11 to Inst_CRU/wait_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y12.AQ       Tcko                  0.450   Inst_CRU/wait_counter<14>
                                                       Inst_CRU/wait_counter_11
    SLICE_X11Y15.A1      net (fanout=4)        1.284   Inst_CRU/wait_counter<11>
    SLICE_X11Y15.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X11Y16.C2      net (fanout=1)        0.735   N256
    SLICE_X11Y16.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X12Y16.A1      net (fanout=2)        0.937   Inst_CRU/N12
    SLICE_X12Y16.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X10Y16.A6      net (fanout=3)        0.346   Inst_CRU/state_cmp_eq0000
    SLICE_X10Y16.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X9Y10.D3       net (fanout=16)       0.911   Inst_CRU/N01
    SLICE_X9Y10.CLK      Tas                   0.028   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_mux0001<12>1
                                                       Inst_CRU/wait_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (0.854ns logic, 4.213ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_1 (FF)
  Destination:          Inst_CRU/wait_counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.893ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_1 to Inst_CRU/wait_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.BQ       Tcko                  0.450   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_1
    SLICE_X11Y15.A2      net (fanout=4)        1.110   Inst_CRU/wait_counter<1>
    SLICE_X11Y15.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X11Y16.C2      net (fanout=1)        0.735   N256
    SLICE_X11Y16.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X12Y16.A1      net (fanout=2)        0.937   Inst_CRU/N12
    SLICE_X12Y16.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X10Y16.A6      net (fanout=3)        0.346   Inst_CRU/state_cmp_eq0000
    SLICE_X10Y16.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X9Y10.D3       net (fanout=16)       0.911   Inst_CRU/N01
    SLICE_X9Y10.CLK      Tas                   0.028   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_mux0001<12>1
                                                       Inst_CRU/wait_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.893ns (0.854ns logic, 4.039ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/wait_counter_3 (FF)
  Destination:          Inst_CRU/wait_counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/wait_counter_3 to Inst_CRU/wait_counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y10.DQ       Tcko                  0.450   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_3
    SLICE_X11Y15.A3      net (fanout=4)        0.914   Inst_CRU/wait_counter<3>
    SLICE_X11Y15.A       Tilo                  0.094   Inst_CRU/state_cmp_eq000234
                                                       Inst_CRU/state_cmp_eq00002_SW0
    SLICE_X11Y16.C2      net (fanout=1)        0.735   N256
    SLICE_X11Y16.C       Tilo                  0.094   Inst_CRU/wait_counter2_cmp_eq0000
                                                       Inst_CRU/state_cmp_eq00002
    SLICE_X12Y16.A1      net (fanout=2)        0.937   Inst_CRU/N12
    SLICE_X12Y16.A       Tilo                  0.094   Inst_CRU/state_FSM_FFd9
                                                       Inst_CRU/state_cmp_eq00001
    SLICE_X10Y16.A6      net (fanout=3)        0.346   Inst_CRU/state_cmp_eq0000
    SLICE_X10Y16.A       Tilo                  0.094   Inst_CRU/wait_counter<5>
                                                       Inst_CRU/wait_counter_mux0001<0>11
    SLICE_X9Y10.D3       net (fanout=16)       0.911   Inst_CRU/N01
    SLICE_X9Y10.CLK      Tas                   0.028   Inst_CRU/wait_counter<3>
                                                       Inst_CRU/wait_counter_mux0001<12>1
                                                       Inst_CRU/wait_counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (0.854ns logic, 3.843ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter_10 (SLICE_X9Y11.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/wait_counter_10 (FF)
  Destination:          Inst_CRU/wait_counter_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/wait_counter_10 to Inst_CRU/wait_counter_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y11.DQ       Tcko                  0.414   Inst_CRU/wait_counter<10>
                                                       Inst_CRU/wait_counter_10
    SLICE_X9Y11.D6       net (fanout=5)        0.269   Inst_CRU/wait_counter<10>
    SLICE_X9Y11.CLK      Tah         (-Th)     0.195   Inst_CRU/wait_counter<10>
                                                       Inst_CRU/wait_counter_mux0001<5>1
                                                       Inst_CRU/wait_counter_10
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.219ns logic, 0.269ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/wait_counter2_4 (SLICE_X13Y23.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/wait_counter2_4 (FF)
  Destination:          Inst_CRU/wait_counter2_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/wait_counter2_4 to Inst_CRU/wait_counter2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y23.AQ      Tcko                  0.414   Inst_CRU/wait_counter2<4>
                                                       Inst_CRU/wait_counter2_4
    SLICE_X13Y23.A6      net (fanout=3)        0.275   Inst_CRU/wait_counter2<4>
    SLICE_X13Y23.CLK     Tah         (-Th)     0.197   Inst_CRU/wait_counter2<4>
                                                       Inst_CRU/wait_counter2_mux0000<0>1
                                                       Inst_CRU/wait_counter2_4
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.217ns logic, 0.275ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/rst_counter_1 (SLICE_X14Y24.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.502ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/rst_counter_1 (FF)
  Destination:          Inst_CRU/rst_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/rst_counter_1 to Inst_CRU/rst_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y24.BQ      Tcko                  0.414   Inst_CRU/rst_counter<1>
                                                       Inst_CRU/rst_counter_1
    SLICE_X14Y24.B6      net (fanout=7)        0.284   Inst_CRU/rst_counter<1>
    SLICE_X14Y24.CLK     Tah         (-Th)     0.196   Inst_CRU/rst_counter<1>
                                                       Inst_CRU/rst_counter_mux0000<1>1
                                                       Inst_CRU/rst_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.218ns logic, 0.284ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FPGA100M = PERIOD TIMEGRP "FPGA100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_CRU/fpga_100m_clk_s
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Logical resource: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: Inst_CRU/fpga_100m_clk_s
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;

 5 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.660ns.
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          5.000ns
  Data Path Delay:      6.300ns (Levels of Logic = 0)
  Clock Path Skew:      3.157ns (4.856 - 1.699)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s falling at 5.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y19.DQ      Tcko                  0.450   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.598   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tosrck                1.252   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.300ns (1.702ns logic, 4.598ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.300ns (Levels of Logic = 0)
  Clock Path Skew:      3.157ns (4.856 - 1.699)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Maximum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y19.DQ      Tcko                  0.450   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.598   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tosrck                1.252   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      6.300ns (1.702ns logic, 4.598ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1_2 (OLOGIC_X0Y228.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.162ns (Levels of Logic = 0)
  Clock Path Skew:      0.219ns (1.378 - 1.159)
  Source Clock:         Inst_CRU/mclk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y66.AQ      Tcko                  0.471   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X0Y228.D1     net (fanout=3)        3.257   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X0Y228.CLK    Todck                 0.434   Inst_CRU/fe_rst_sync/d_1_2
                                                       Inst_CRU/fe_rst_sync/d_1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (0.905ns logic, 3.257ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1_1 (OLOGIC_X2Y136.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.097ns (0.536 - 0.439)
  Source Clock:         Inst_CRU/mclk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y66.AQ      Tcko                  0.471   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X2Y136.D1     net (fanout=3)        1.012   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X2Y136.CLK    Todck                 0.434   Inst_CRU/fe_rst_sync/d_1_1
                                                       Inst_CRU/fe_rst_sync/d_1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (0.905ns logic, 1.012ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1 (SLICE_X28Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_CRU/mclk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y66.AQ      Tcko                  0.433   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_0
    SLICE_X28Y66.BX      net (fanout=3)        0.295   Inst_CRU/fe_rst_sync/d<0>
    SLICE_X28Y66.CLK     Tckdi       (-Th)     0.242   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.191ns logic, 0.295ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/MCLK_ODDR_OUT (OLOGIC_X2Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.981ns (Levels of Logic = 0)
  Clock Path Skew:      3.642ns (5.222 - 1.580)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y19.DQ      Tcko                  0.414   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.230   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tocksr      (-Th)    -0.337   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      4.981ns (0.751ns logic, 4.230ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      6.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/enable_diff_out_b (FF)
  Destination:          Inst_CRU/MCLK_ODDR_OUT (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.981ns (Levels of Logic = 0)
  Clock Path Skew:      3.642ns (5.222 - 1.580)
  Source Clock:         Inst_CRU/fpga_100m_clk_s rising at 0.000ns
  Destination Clock:    Inst_CRU/mclk_s falling at 5.000ns
  Clock Uncertainty:    0.187ns

  Clock Uncertainty:          0.187ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.101ns

  Minimum Data Path: Inst_CRU/enable_diff_out_b to Inst_CRU/MCLK_ODDR_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y19.DQ      Tcko                  0.414   Inst_CRU/enable_diff_out_b
                                                       Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.SR      net (fanout=2)        4.230   Inst_CRU/enable_diff_out_b
    OLOGIC_X2Y43.CLK     Tocksr      (-Th)    -0.337   Inst_CRU/mclk_o_ddr
                                                       Inst_CRU/MCLK_ODDR_OUT
    -------------------------------------------------  ---------------------------
    Total                                      4.981ns (0.751ns logic, 4.230ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_CRU/fe_rst_sync/d_1_1 (OLOGIC_X2Y136.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_CRU/fe_rst_sync/d_0 (FF)
  Destination:          Inst_CRU/fe_rst_sync/d_1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.576ns (Levels of Logic = 0)
  Clock Path Skew:      0.169ns (0.577 - 0.408)
  Source Clock:         Inst_CRU/mclk_s rising at 10.000ns
  Destination Clock:    Inst_CRU/mclk_s rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_CRU/fe_rst_sync/d_0 to Inst_CRU/fe_rst_sync/d_1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y66.AQ      Tcko                  0.433   Inst_CRU/fe_rst_sync/d<1>
                                                       Inst_CRU/fe_rst_sync/d_0
    OLOGIC_X2Y136.D1     net (fanout=3)        0.931   Inst_CRU/fe_rst_sync/d<0>
    OLOGIC_X2Y136.CLK    Tockd       (-Th)    -0.212   Inst_CRU/fe_rst_sync/d_1_1
                                                       Inst_CRU/fe_rst_sync/d_1_1
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (0.645ns logic, 0.931ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT0_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/mclk_o_ddr/SR
  Logical resource: Inst_CRU/MCLK_ODDR_OUT/SR
  Location pin: OLOGIC_X2Y43.SR
  Clock network: Inst_CRU/enable_diff_out_b
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/fe_rst_sync/d_1_1/SR
  Logical resource: Inst_CRU/fe_rst_sync/d_1_1/SR
  Location pin: OLOGIC_X2Y136.SR
  Clock network: Inst_CRU/fe_rst_sync/arst_b_inv
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: Inst_CRU/fe_rst_sync/d_1_2/SR
  Logical resource: Inst_CRU/fe_rst_sync/d_1_2/SR
  Location pin: OLOGIC_X0Y228.SR
  Clock network: Inst_CRU/fe_rst_sync/arst_b_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;

 1636 paths analyzed, 336 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.889ns.
--------------------------------------------------------------------------------

Paths for end point sync_trigger_1/trig_out_s_d_0 (SLICE_X47Y49.A1), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/coincidence_array<0>_0 (FF)
  Destination:          sync_trigger_1/trig_out_s_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.114 - 0.157)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/coincidence_array<0>_0 to sync_trigger_1/trig_out_s_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y48.CQ      Tcko                  0.450   sync_trigger_1/coincidence_array<0><1>
                                                       sync_trigger_1/coincidence_array<0>_0
    SLICE_X50Y45.A1      net (fanout=3)        1.155   sync_trigger_1/coincidence_array<0><0>
    SLICE_X50Y45.COUT    Topcya                0.509   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut<0>1
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X50Y46.CMUX    Tcinc                 0.352   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X44Y50.A1      net (fanout=5)        1.323   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X44Y50.A       Tilo                  0.094   sync_trigger_1/coincidence_hold
                                                       sync_trigger_1/coincidence_hold_and00011
    SLICE_X47Y49.A1      net (fanout=1)        0.852   sync_trigger_1/coincidence_hold_and0001
    SLICE_X47Y49.CLK     Tas                   0.026   sync_trigger_1/trig_out_s_d<3>
                                                       sync_trigger_1/trig_out_s_d_0_mux00021
                                                       sync_trigger_1/trig_out_s_d_0
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (1.431ns logic, 3.330ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/coincidence_array<0>_1 (FF)
  Destination:          sync_trigger_1/trig_out_s_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.114 - 0.157)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/coincidence_array<0>_1 to sync_trigger_1/trig_out_s_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y48.DQ      Tcko                  0.450   sync_trigger_1/coincidence_array<0><1>
                                                       sync_trigger_1/coincidence_array<0>_1
    SLICE_X50Y45.A2      net (fanout=4)        0.983   sync_trigger_1/coincidence_array<0><1>
    SLICE_X50Y45.COUT    Topcya                0.509   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut<0>1
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X50Y46.CMUX    Tcinc                 0.352   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X44Y50.A1      net (fanout=5)        1.323   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X44Y50.A       Tilo                  0.094   sync_trigger_1/coincidence_hold
                                                       sync_trigger_1/coincidence_hold_and00011
    SLICE_X47Y49.A1      net (fanout=1)        0.852   sync_trigger_1/coincidence_hold_and0001
    SLICE_X47Y49.CLK     Tas                   0.026   sync_trigger_1/trig_out_s_d<3>
                                                       sync_trigger_1/trig_out_s_d_0_mux00021
                                                       sync_trigger_1/trig_out_s_d_0
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (1.431ns logic, 3.158ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/coincidence_array<1>_0 (FF)
  Destination:          sync_trigger_1/trig_out_s_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.478ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.114 - 0.157)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/coincidence_array<1>_0 to sync_trigger_1/trig_out_s_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y48.AQ      Tcko                  0.450   sync_trigger_1/coincidence_array<0><1>
                                                       sync_trigger_1/coincidence_array<1>_0
    SLICE_X50Y45.A3      net (fanout=3)        0.872   sync_trigger_1/coincidence_array<1><0>
    SLICE_X50Y45.COUT    Topcya                0.509   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut<0>1
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X50Y46.CMUX    Tcinc                 0.352   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X44Y50.A1      net (fanout=5)        1.323   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X44Y50.A       Tilo                  0.094   sync_trigger_1/coincidence_hold
                                                       sync_trigger_1/coincidence_hold_and00011
    SLICE_X47Y49.A1      net (fanout=1)        0.852   sync_trigger_1/coincidence_hold_and0001
    SLICE_X47Y49.CLK     Tas                   0.026   sync_trigger_1/trig_out_s_d<3>
                                                       sync_trigger_1/trig_out_s_d_0_mux00021
                                                       sync_trigger_1/trig_out_s_d_0
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (1.431ns logic, 3.047ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point trigled (SLICE_X23Y70.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/trig_out_s_d_0 (FF)
  Destination:          trigled (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.519ns (Levels of Logic = 1)
  Clock Path Skew:      -0.081ns (1.129 - 1.210)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/trig_out_s_d_0 to trigled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.450   sync_trigger_1/trig_out_s_d<3>
                                                       sync_trigger_1/trig_out_s_d_0
    SLICE_X29Y59.D1      net (fanout=3)        1.759   sync_trigger_1/trig_out_s_d<0>
    SLICE_X29Y59.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_uns<30>
                                                       trigled_and00001
    SLICE_X23Y70.CE      net (fanout=2)        1.987   trigled_and0000
    SLICE_X23Y70.CLK     Tceck                 0.229   trigled
                                                       trigled
    -------------------------------------------------  ---------------------------
    Total                                      4.519ns (0.773ns logic, 3.746ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_rand_trigger/trigger_out_0 (FF)
  Destination:          trigled (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 1)
  Clock Path Skew:      -0.119ns (1.129 - 1.248)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Inst_rand_trigger/trigger_out_0 to trigled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y52.CQ      Tcko                  0.450   Inst_rand_trigger/trigger_out<0>
                                                       Inst_rand_trigger/trigger_out_0
    SLICE_X29Y59.D2      net (fanout=3)        1.577   Inst_rand_trigger/trigger_out<0>
    SLICE_X29Y59.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_uns<30>
                                                       trigled_and00001
    SLICE_X23Y70.CE      net (fanout=2)        1.987   trigled_and0000
    SLICE_X23Y70.CLK     Tceck                 0.229   trigled
                                                       trigled
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (0.773ns logic, 3.564ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               en_rand_trig (FF)
  Destination:          trigled (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.096ns (Levels of Logic = 1)
  Clock Path Skew:      -0.044ns (0.458 - 0.502)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: en_rand_trig to trigled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y76.DQ      Tcko                  0.450   en_rand_trig
                                                       en_rand_trig
    SLICE_X29Y59.D6      net (fanout=3)        1.336   en_rand_trig
    SLICE_X29Y59.D       Tilo                  0.094   Inst_TEMAC2_example_design/inst_async_trigger/trigger_time_uns<30>
                                                       trigled_and00001
    SLICE_X23Y70.CE      net (fanout=2)        1.987   trigled_and0000
    SLICE_X23Y70.CLK     Tceck                 0.229   trigled
                                                       trigled
    -------------------------------------------------  ---------------------------
    Total                                      4.096ns (0.773ns logic, 3.323ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point sync_trigger_1/coincidence_hold (SLICE_X44Y50.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/coincidence_array<0>_0 (FF)
  Destination:          sync_trigger_1/coincidence_hold (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.402ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.448 - 0.524)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/coincidence_array<0>_0 to sync_trigger_1/coincidence_hold
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y48.CQ      Tcko                  0.450   sync_trigger_1/coincidence_array<0><1>
                                                       sync_trigger_1/coincidence_array<0>_0
    SLICE_X50Y45.A1      net (fanout=3)        1.155   sync_trigger_1/coincidence_array<0><0>
    SLICE_X50Y45.COUT    Topcya                0.509   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut<0>1
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X50Y46.CMUX    Tcinc                 0.352   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X45Y50.A1      net (fanout=5)        1.283   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X45Y50.A       Tilo                  0.094   sync_trigger_1/coincidence_hold_not0001
                                                       sync_trigger_1/coincidence_hold_not00011
    SLICE_X44Y50.CE      net (fanout=1)        0.333   sync_trigger_1/coincidence_hold_not0001
    SLICE_X44Y50.CLK     Tceck                 0.226   sync_trigger_1/coincidence_hold
                                                       sync_trigger_1/coincidence_hold
    -------------------------------------------------  ---------------------------
    Total                                      4.402ns (1.631ns logic, 2.771ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/coincidence_array<0>_1 (FF)
  Destination:          sync_trigger_1/coincidence_hold (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.230ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.448 - 0.524)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/coincidence_array<0>_1 to sync_trigger_1/coincidence_hold
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y48.DQ      Tcko                  0.450   sync_trigger_1/coincidence_array<0><1>
                                                       sync_trigger_1/coincidence_array<0>_1
    SLICE_X50Y45.A2      net (fanout=4)        0.983   sync_trigger_1/coincidence_array<0><1>
    SLICE_X50Y45.COUT    Topcya                0.509   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut<0>1
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X50Y46.CMUX    Tcinc                 0.352   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X45Y50.A1      net (fanout=5)        1.283   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X45Y50.A       Tilo                  0.094   sync_trigger_1/coincidence_hold_not0001
                                                       sync_trigger_1/coincidence_hold_not00011
    SLICE_X44Y50.CE      net (fanout=1)        0.333   sync_trigger_1/coincidence_hold_not0001
    SLICE_X44Y50.CLK     Tceck                 0.226   sync_trigger_1/coincidence_hold
                                                       sync_trigger_1/coincidence_hold
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (1.631ns logic, 2.599ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sync_trigger_1/coincidence_array<1>_0 (FF)
  Destination:          sync_trigger_1/coincidence_hold (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.119ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.448 - 0.524)
  Source Clock:         mclk rising at 0.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sync_trigger_1/coincidence_array<1>_0 to sync_trigger_1/coincidence_hold
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y48.AQ      Tcko                  0.450   sync_trigger_1/coincidence_array<0><1>
                                                       sync_trigger_1/coincidence_array<1>_0
    SLICE_X50Y45.A3      net (fanout=3)        0.872   sync_trigger_1/coincidence_array<1><0>
    SLICE_X50Y45.COUT    Topcya                0.509   Inst_TEMAC2_example_design/v5_emac_ll/client_side_FIFO_emac1/tx_fifo_i/wr_retran_frame_tog
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_lut<0>1
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<3>
    SLICE_X50Y46.CMUX    Tcinc                 0.352   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
                                                       sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X45Y50.A1      net (fanout=5)        1.283   sync_trigger_1/Mcompar_coincidence_or_trigger_cmp_gt0000_cy<6>
    SLICE_X45Y50.A       Tilo                  0.094   sync_trigger_1/coincidence_hold_not0001
                                                       sync_trigger_1/coincidence_hold_not00011
    SLICE_X44Y50.CE      net (fanout=1)        0.333   sync_trigger_1/coincidence_hold_not0001
    SLICE_X44Y50.CLK     Tceck                 0.226   sync_trigger_1/coincidence_hold
                                                       sync_trigger_1/coincidence_hold
    -------------------------------------------------  ---------------------------
    Total                                      4.119ns (1.631ns logic, 2.488ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sync_trigger_1/G3[0].edge_detect_1/s_0 (SLICE_X44Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sync_trigger_1/G3[0].edge_detect_1/s_1 (FF)
  Destination:          sync_trigger_1/G3[0].edge_detect_1/s_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.487ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sync_trigger_1/G3[0].edge_detect_1/s_1 to sync_trigger_1/G3[0].edge_detect_1/s_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y48.BQ      Tcko                  0.433   sync_trigger_1/G3[0].edge_detect_1/s<2>
                                                       sync_trigger_1/G3[0].edge_detect_1/s_1
    SLICE_X44Y48.AX      net (fanout=2)        0.290   sync_trigger_1/G3[0].edge_detect_1/s<1>
    SLICE_X44Y48.CLK     Tckdi       (-Th)     0.236   sync_trigger_1/G3[0].edge_detect_1/s<2>
                                                       sync_trigger_1/G3[0].edge_detect_1/s_0
    -------------------------------------------------  ---------------------------
    Total                                      0.487ns (0.197ns logic, 0.290ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SwitchDebouncer/counter1_4 (SLICE_X13Y48.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SwitchDebouncer/counter1_4 (FF)
  Destination:          Inst_SwitchDebouncer/counter1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_SwitchDebouncer/counter1_4 to Inst_SwitchDebouncer/counter1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.414   Inst_SwitchDebouncer/counter1<4>
                                                       Inst_SwitchDebouncer/counter1_4
    SLICE_X13Y48.A6      net (fanout=3)        0.275   Inst_SwitchDebouncer/counter1<4>
    SLICE_X13Y48.CLK     Tah         (-Th)     0.197   Inst_SwitchDebouncer/counter1<4>
                                                       Inst_SwitchDebouncer/Mcount_counter1_xor<4>11
                                                       Inst_SwitchDebouncer/counter1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.217ns logic, 0.275ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point sync_trigger_1/coincidence_array<1>_1 (SLICE_X46Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sync_trigger_1/coincidence_array<1>_0 (FF)
  Destination:          sync_trigger_1/coincidence_array<1>_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.496ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mclk rising at 10.000ns
  Destination Clock:    mclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sync_trigger_1/coincidence_array<1>_0 to sync_trigger_1/coincidence_array<1>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y48.AQ      Tcko                  0.414   sync_trigger_1/coincidence_array<0><1>
                                                       sync_trigger_1/coincidence_array<1>_0
    SLICE_X46Y48.BX      net (fanout=3)        0.313   sync_trigger_1/coincidence_array<1><0>
    SLICE_X46Y48.CLK     Tckdi       (-Th)     0.231   sync_trigger_1/coincidence_array<0><1>
                                                       sync_trigger_1/coincidence_array<1>_1
    -------------------------------------------------  ---------------------------
    Total                                      0.496ns (0.183ns logic, 0.313ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT1_BUF" TS_FPGA100M HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: trigled_1/SR
  Logical resource: trigled_1/SR
  Location pin: OLOGIC_X1Y170.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: mrst_from_udp_b/CLK
  Logical resource: Mshreg_mrst_from_udp_b/CLK
  Location pin: SLICE_X40Y58.CLK
  Clock network: mclk
--------------------------------------------------------------------------------
Slack: 8.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: mrst_from_udp_b/CLK
  Logical resource: Mshreg_mrst_from_udp_b/CLK
  Location pin: SLICE_X40Y58.CLK
  Clock network: mclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP        
 "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;

 11 paths analyzed, 11 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_3 (SLICE_X26Y57.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_2 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_2 to EMAC_0/idelayctrl_reset_0_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y57.BQ      Tcko                  0.450   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_2
    SLICE_X26Y57.CX      net (fanout=1)        0.821   EMAC_0/idelayctrl_reset_0_r<2>
    SLICE_X26Y57.CLK     Tdick                 0.004   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_3
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_7 (SLICE_X26Y62.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_6 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.275ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_6 to EMAC_0/idelayctrl_reset_0_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y62.BQ      Tcko                  0.450   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_6
    SLICE_X26Y62.CX      net (fanout=1)        0.821   EMAC_0/idelayctrl_reset_0_r<6>
    SLICE_X26Y62.CLK     Tdick                 0.004   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_7
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.454ns logic, 0.821ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_5 (SLICE_X26Y62.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EMAC_0/idelayctrl_reset_0_r_4 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.079ns (Levels of Logic = 0)
  Clock Path Skew:      -0.086ns (1.167 - 1.253)
  Source Clock:         clk200 rising at 0.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: EMAC_0/idelayctrl_reset_0_r_4 to EMAC_0/idelayctrl_reset_0_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y57.DQ      Tcko                  0.450   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_4
    SLICE_X26Y62.AX      net (fanout=1)        0.637   EMAC_0/idelayctrl_reset_0_r<4>
    SLICE_X26Y62.CLK     Tdick                -0.008   EMAC_0/idelayctrl_reset_0_r<8>
                                                       EMAC_0/idelayctrl_reset_0_r_5
    -------------------------------------------------  ---------------------------
    Total                                      1.079ns (0.442ns logic, 0.637ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_10 (SLICE_X27Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_9 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_9 to EMAC_0/idelayctrl_reset_0_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y68.AQ      Tcko                  0.414   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_9
    SLICE_X27Y68.BX      net (fanout=1)        0.285   EMAC_0/idelayctrl_reset_0_r<9>
    SLICE_X27Y68.CLK     Tckdi       (-Th)     0.231   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.183ns logic, 0.285ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_12 (SLICE_X27Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_11 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_11 to EMAC_0/idelayctrl_reset_0_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y68.CQ      Tcko                  0.414   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_11
    SLICE_X27Y68.DX      net (fanout=1)        0.282   EMAC_0/idelayctrl_reset_0_r<11>
    SLICE_X27Y68.CLK     Tckdi       (-Th)     0.219   EMAC_0/idelayctrl_reset_0_r<12>
                                                       EMAC_0/idelayctrl_reset_0_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point EMAC_0/idelayctrl_reset_0_r_2 (SLICE_X26Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EMAC_0/idelayctrl_reset_0_r_1 (FF)
  Destination:          EMAC_0/idelayctrl_reset_0_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.486ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk200 rising at 5.000ns
  Destination Clock:    clk200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: EMAC_0/idelayctrl_reset_0_r_1 to EMAC_0/idelayctrl_reset_0_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y57.AQ      Tcko                  0.414   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_1
    SLICE_X26Y57.BX      net (fanout=1)        0.303   EMAC_0/idelayctrl_reset_0_r<1>
    SLICE_X26Y57.CLK     Tckdi       (-Th)     0.231   EMAC_0/idelayctrl_reset_0_r<4>
                                                       EMAC_0/idelayctrl_reset_0_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.486ns (0.183ns logic, 0.303ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF = PERIOD TIMEGRP
        "Inst_CRU_Inst_PLL_ALL_CLKOUT3_BUF" TS_FPGA100M / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0
  Logical resource: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: Inst_CRU/Inst_PLL_ALL/CLKOUT3_BUF
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: EMAC_0/idelayctrl_reset_0_r<4>/SR
  Logical resource: EMAC_0/idelayctrl_reset_0_r_1/SR
  Location pin: SLICE_X26Y57.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------
Slack: 3.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: EMAC_0/idelayctrl_reset_0_r<4>/SR
  Logical resource: EMAC_0/idelayctrl_reset_0_r_1/SR
  Location pin: SLICE_X26Y57.SR
  Clock network: EMAC_0/reset_i
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_FPGA100M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_FPGA100M                    |     10.000ns|      5.194ns|      6.660ns|            0|            0|         1462|         1652|
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|     10.000ns|      6.660ns|          N/A|            0|            0|            5|            0|
| T0_BUF                        |             |             |             |             |             |             |             |
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|     10.000ns|      4.889ns|          N/A|            0|            0|         1636|            0|
| T1_BUF                        |             |             |             |             |             |             |             |
| TS_Inst_CRU_Inst_PLL_ALL_CLKOU|      5.000ns|      1.666ns|          N/A|            0|            0|           11|            0|
| T3_BUF                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock FPGA100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA100M       |    5.194|         |    3.330|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_0  |    3.821|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK_1  |    6.174|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GTX_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GTX_CLK_1      |    8.173|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 173  (Setup/Max: 173, Hold: 0)

Constraints cover 17493019 paths, 0 nets, and 21356 connections

Design statistics:
   Minimum period:  10.589ns{1}   (Maximum frequency:  94.438MHz)
   Maximum path delay from/to any node:   4.064ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 21 14:42:58 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 530 MB



