/*
 * This file contains driver for the Xilinx PS Timer Counter IP.
 *
 *  Copyright (C) 2011 Xilinx
 *
 * based on arch/mips/kernel/time.c timer driver
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/types.h>
#include <linux/clocksource.h>
#include <linux/clockchips.h>
#include <linux/io.h>
#include <linux/of.h>
#include <linux/of_irq.h>
#include <linux/of_address.h>

#include <linux/clk.h>
#include <linux/err.h>

#include <asm/smp_twd.h>

#include <mach/zynq_soc.h>
#include "common.h"

/*
 * This driver configures the 2 16-bit count-up timers as follows:
 *
 * T1: Timer 1, clocksource for generic timekeeping
 * T2: Timer 2, clockevent source for hrtimers
 * T3: Timer 3, <unused>
 *
 * The input frequency to the timer module for emulation is 2.5MHz which is
 * common to all the timer channels (T1, T2, and T3). With a pre-scaler of 32,
 * the timers are clocked at 78.125KHz (12.8 us resolution).

 * The input frequency to the timer module in silicon is configurable and
 * obtained from device tree. The pre-scaler of 32 is used.
 */
#define XTTCPSS_CLOCKSOURCE	0	/* Timer 1 as a generic timekeeping */
#define XTTCPSS_CLOCKEVENT	1	/* Timer 2 as a clock event */

#define IRQ_TIMERCOUNTER0	42	/* default timer interrupt */

/*
 * Timer Register Offset Definitions of Timer 1, Increment base address by 4
 * and use same offsets for Timer 2
 */
#define XTTCPSS_CLK_CNTRL_OFFSET	0x00 /* Clock Control Reg, RW */
#define XTTCPSS_CNT_CNTRL_OFFSET	0x0C /* Counter Control Reg, RW */
#define XTTCPSS_COUNT_VAL_OFFSET	0x18 /* Counter Value Reg, RO */
#define XTTCPSS_INTR_VAL_OFFSET		0x24 /* Interval Count Reg, RW */
#define XTTCPSS_MATCH_1_OFFSET		0x30 /* Match 1 Value Reg, RW */
#define XTTCPSS_MATCH_2_OFFSET		0x3C /* Match 2 Value Reg, RW */
#define XTTCPSS_MATCH_3_OFFSET		0x48 /* Match 3 Value Reg, RW */
#define XTTCPSS_ISR_OFFSET		0x54 /* Interrupt Status Reg, RO */
#define XTTCPSS_IER_OFFSET		0x60 /* Interrupt Enable Reg, RW */

#define XTTCPSS_CNT_CNTRL_DISABLE_MASK	0x1

/* Setup the timers to use pre-scaling, using a fixed value for now that will work
 * across most input frequency, but it may need to be more dynamic
 */
#define PRESCALE_EXPONENT 	11	/* 2 ^ PRESCALE_EXPONENT = PRESCALE */
#define PRESCALE 		2048	/* The exponent must match this */
#define CLK_CNTRL_PRESCALE (((PRESCALE_EXPONENT - 1) << 1) | 0x1)

/**
 * struct xttcpss_timer - This definition defines local timer structure
 *
 * @base_addr:	Base address of timer
 */
struct xttcpss_timer {
	void __iomem *base_addr;
	int frequency;
	struct clk *clk;
	struct notifier_block clk_rate_change_nb;
};

static struct xttcpss_timer timers[2];
static struct clock_event_device xttcpss_clockevent;

/**
 * xttcpss_set_interval - Set the timer interval value
 *
 * @timer:	Pointer to the timer instance
 * @cycles:	Timer interval ticks
 **/
static void xttcpss_set_interval(struct xttcpss_timer *timer,
					unsigned long cycles)
{
	u32 ctrl_reg;

	/* Disable the counter, set the counter value  and re-enable counter */
	ctrl_reg = __raw_readl(timer->base_addr + XTTCPSS_CNT_CNTRL_OFFSET);
	ctrl_reg |= XTTCPSS_CNT_CNTRL_DISABLE_MASK;
	__raw_writel(ctrl_reg, timer->base_addr + XTTCPSS_CNT_CNTRL_OFFSET);

	__raw_writel(cycles, timer->base_addr + XTTCPSS_INTR_VAL_OFFSET);

	/* Reset the counter (0x10) so that it starts from 0, one-shot
	   mode makes this needed for timing to be right. */
	ctrl_reg |= 0x10;
	ctrl_reg &= ~XTTCPSS_CNT_CNTRL_DISABLE_MASK;
	__raw_writel(ctrl_reg, timer->base_addr + XTTCPSS_CNT_CNTRL_OFFSET);
}

/**
 * xttcpss_clock_event_interrupt - Clock event timer interrupt handler
 *
 * @irq:	IRQ number of the Timer
 * @dev_id:	void pointer to the xttcpss_timer instance
 *
 * returns: Always IRQ_HANDLED - success
 **/
static irqreturn_t xttcpss_clock_event_interrupt(int irq, void *dev_id)
{
	struct clock_event_device *evt = &xttcpss_clockevent;
	struct xttcpss_timer *timer = dev_id;

	/* Acknowledge the interrupt and call event handler */
	__raw_readl(timer->base_addr + XTTCPSS_ISR_OFFSET);

	evt->event_handler(evt);

	return IRQ_HANDLED;
}

static struct irqaction event_timer_irq = {
	.name	= "xttcpss clockevent",
	.flags	= IRQF_DISABLED | IRQF_TIMER,
	.handler = xttcpss_clock_event_interrupt,
};

/**
 * xttcpss_timer_hardware_init - Initialize the timer hardware
 *
 * Initialize the hardware to start the clock source, get the clock
 * event timer ready to use, and hook up the interrupt.
 */
static void __init xttcpss_timer_hardware_init(void)
{
	/* Setup the clock source counter to be an incrementing counter
	 * with no interrupt and it rolls over at 0xFFFF. Pre-scale
	 * it by 32 also. Let it start running now.
	 */
	__raw_writel(0x0, timers[XTTCPSS_CLOCKSOURCE].base_addr +
				XTTCPSS_IER_OFFSET);
	__raw_writel(CLK_CNTRL_PRESCALE,
			timers[XTTCPSS_CLOCKSOURCE].base_addr +
			XTTCPSS_CLK_CNTRL_OFFSET);
	__raw_writel(0x10, timers[XTTCPSS_CLOCKSOURCE].base_addr +
				XTTCPSS_CNT_CNTRL_OFFSET);

	/* Setup the clock event timer to be an interval timer which
	 * is prescaled by 32 using the interval interrupt. Leave it
	 * disabled for now.
	 */
	__raw_writel(0x23, timers[XTTCPSS_CLOCKEVENT].base_addr +
			XTTCPSS_CNT_CNTRL_OFFSET);
	__raw_writel(CLK_CNTRL_PRESCALE,
			timers[XTTCPSS_CLOCKEVENT].base_addr +
			XTTCPSS_CLK_CNTRL_OFFSET);
	__raw_writel(0x1, timers[XTTCPSS_CLOCKEVENT].base_addr +
			XTTCPSS_IER_OFFSET);
}

/**
 * __raw_readl_cycles - Reads the timer counter register
 *
 * returns: Current timer counter register value
 **/
static cycle_t __raw_readl_cycles(struct clocksource *cs)
{
	struct xttcpss_timer *timer = &timers[XTTCPSS_CLOCKSOURCE];

	return (cycle_t)__raw_readl(timer->base_addr +
				XTTCPSS_COUNT_VAL_OFFSET);
}


/*
 * Instantiate and initialize the clock source structure
 */
static struct clocksource clocksource_xttcpss = {
	.name		= "xttcpss_timer1",
	.rating		= 200,			/* Reasonable clock source */
	.read		= __raw_readl_cycles,
	.mask		= CLOCKSOURCE_MASK(16),
	.flags		= CLOCK_SOURCE_IS_CONTINUOUS,
};

/**
 * xttcpss_set_next_event - Sets the time interval for next event
 *
 * @cycles:	Timer interval ticks
 * @evt:	Address of clock event instance
 *
 * returns: Always 0 - success
 **/
static int xttcpss_set_next_event(unsigned long cycles,
					struct clock_event_device *evt)
{
	struct xttcpss_timer *timer = &timers[XTTCPSS_CLOCKEVENT];

	xttcpss_set_interval(timer, cycles);
	return 0;
}

/**
 * xttcpss_set_mode - Sets the mode of timer
 *
 * @mode:	Mode to be set
 * @evt:	Address of clock event instance
 **/
static void xttcpss_set_mode(enum clock_event_mode mode,
					struct clock_event_device *evt)
{
	struct xttcpss_timer *timer = &timers[XTTCPSS_CLOCKEVENT];
	u32 ctrl_reg;

	switch (mode) {
	case CLOCK_EVT_MODE_PERIODIC:
		xttcpss_set_interval(timer, timer->frequency / HZ);
		break;
	case CLOCK_EVT_MODE_ONESHOT:
	case CLOCK_EVT_MODE_UNUSED:
	case CLOCK_EVT_MODE_SHUTDOWN:
		ctrl_reg = __raw_readl(timer->base_addr +
					XTTCPSS_CNT_CNTRL_OFFSET);
		ctrl_reg |= XTTCPSS_CNT_CNTRL_DISABLE_MASK;
		__raw_writel(ctrl_reg,
				timer->base_addr + XTTCPSS_CNT_CNTRL_OFFSET);
		break;
	case CLOCK_EVT_MODE_RESUME:
		ctrl_reg = __raw_readl(timer->base_addr +
					XTTCPSS_CNT_CNTRL_OFFSET);
		ctrl_reg &= ~XTTCPSS_CNT_CNTRL_DISABLE_MASK;
		__raw_writel(ctrl_reg,
				timer->base_addr + XTTCPSS_CNT_CNTRL_OFFSET);
		break;
	}
}

/*
 * Instantiate and initialize the clock event structure
 */
static struct clock_event_device xttcpss_clockevent = {
	.name		= "xttcpss_timer2",
	.features	= CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT,
	.set_next_event	= xttcpss_set_next_event,
	.set_mode	= xttcpss_set_mode,
	.rating		= 200,
};

static int xttcpss_timer_rate_change_cb(struct notifier_block *nb,
		unsigned long event, void *data)
{
	struct clk_notifier_data *ndata = data;

	switch (event) {
	case POST_RATE_CHANGE:
	{
		unsigned long flags;

		timers[XTTCPSS_CLOCKSOURCE].frequency =
			ndata->new_rate / PRESCALE;
		timers[XTTCPSS_CLOCKEVENT].frequency =
			ndata->new_rate / PRESCALE;

		/* Do whatever is necessare to maintain a proper time base */
		/*
		 * I cannot find a way to adjust the currently used clocksource
		 * to the new frequency. __clocksource_updatefreq_hz() sounds
		 * good, but does not work. Not sure what's that missing.
		 *
		 * This approach works, but triggers two clocksource switches.
		 * The first after unregister to clocksource jiffies. And
		 * another one after the register to the newly registered timer.
		 *
		 * Alternatively we could 'waste' another HW timer to ping pong
		 * between clock sources. That would also use one register and
		 * one unregister call, but only trigger one clocksource switch
		 * for the cost of another HW timer used by the OS.
		 */
		clocksource_unregister(&clocksource_xttcpss);
		clocksource_register_hz(&clocksource_xttcpss,
				ndata->new_rate / PRESCALE);

		/*
		 * clockevents_update_freq should be called with IRQ disabled on
		 * the CPU the timer provides events for. The timer we use is
		 * common to both CPUs, not sure if we need to run on both
		 * cores.
		 */
		local_irq_save(flags);
		clockevents_update_freq(&xttcpss_clockevent,
				timers[XTTCPSS_CLOCKEVENT].frequency);
		local_irq_restore(flags);

		/* fall through */
	}
	case PRE_RATE_CHANGE:
	case ABORT_RATE_CHANGE:
	default:
		return NOTIFY_DONE;
	}
}

/**
 * xttcpss_timer_init - Initialize the timer
 *
 * Initializes the timer hardware and register the clock source and clock event
 * timers with Linux kernal timer framework
 */
void __init xttcpss_timer_init(void)
{
	u32 irq;
	struct device_node *timer = NULL;
	void *prop1 = NULL;
	void *prop2 = NULL;
	u32 timer_baseaddr;
	const char * const timer_list[] = {
		"xlnx,ps7-ttc-1.00.a",
		NULL
	};
	struct clk *clk;

	/* Get the 1st Triple Timer Counter (TTC) block from the device tree
	 * and use it, but if missing use some defaults for now to help the
	 * transition, note that the event timer uses the interrupt and it's the
	 * 2nd TTC hence the +1 for the interrupt and the irq_of_parse_and_map(,1)
	 */
	timer = of_find_compatible_node(NULL, NULL, timer_list[0]);
	if (timer) {
		timer_baseaddr = (u32)of_iomap(timer, 0);
	        WARN_ON(!timer_baseaddr);
	        irq = irq_of_parse_and_map(timer, 1);
	        WARN_ON(!irq);

		/* For now, let's play nice and not crash the kernel if the device
		   tree was not updated to have all the timer irqs, this can be
		   removed at a later date when old device trees are gone.
		*/
		if (irq == NO_IRQ) {
			printk(KERN_ERR "Xilinx, timer irq missing, using default\n");
			irq = irq_of_parse_and_map(timer, 0) + 1;
		}
		prop1 = (void *)of_get_property(timer, "clock-frequency-timer0", NULL);
		prop2 = (void *)of_get_property(timer, "clock-frequency-timer1", NULL);
	} else {
		printk(KERN_ERR "Xilinx, no compatible timer found, using default\n");
		timer_baseaddr = (u32)ioremap(0xF8001000, SZ_4K);
		irq = IRQ_TIMERCOUNTER0 + 1;
	}

	timers[XTTCPSS_CLOCKSOURCE].base_addr = (void __iomem *)timer_baseaddr;
	timers[XTTCPSS_CLOCKEVENT].base_addr = (void __iomem *)timer_baseaddr + 4;

	/* Setup the interrupt realizing that the 2nd timer in the TTC
	   (used for the event source) interrupt number is +1 from the 1st timer
	 */
	event_timer_irq.dev_id = &timers[XTTCPSS_CLOCKEVENT];
	setup_irq(irq, &event_timer_irq);

	printk(KERN_INFO "%s #0 at 0x%08x, irq=%d\n",
		timer_list[0], timer_baseaddr, irq);

	/*
	 * If there is clock-frequency property then use it, otherwise use a
	 * default * that may not be the right timing, but might boot the
	 * kernel, the event * timer is the only one that needs the frequency,
	 * but make them match
	 */
	clk = clk_get_sys("CPU_1X_CLK", NULL);
	if (IS_ERR(clk)) {
		pr_warn("Xilinx: timer: Clock not found.");
		timers[XTTCPSS_CLOCKSOURCE].clk = NULL;
		timers[XTTCPSS_CLOCKEVENT].clk = NULL;
		if (prop1) {
			timers[XTTCPSS_CLOCKSOURCE].frequency =
				be32_to_cpup(prop1) / PRESCALE;
		} else {
			pr_err("Error, no clock-frequency specified for timer\n");
			timers[XTTCPSS_CLOCKSOURCE].frequency =
				PERIPHERAL_CLOCK_RATE / PRESCALE;
		}
		if (prop2) {
			timers[XTTCPSS_CLOCKEVENT].frequency =
				be32_to_cpup(prop2) / PRESCALE;
		} else {
			pr_err("Error, no clock-frequency specified for timer\n");
			timers[XTTCPSS_CLOCKEVENT].frequency =
				PERIPHERAL_CLOCK_RATE / PRESCALE;
		}
	} else {
		clk_prepare_enable(clk);
		timers[XTTCPSS_CLOCKSOURCE].clk = clk;
		timers[XTTCPSS_CLOCKEVENT].clk = clk;
		timers[XTTCPSS_CLOCKSOURCE].clk_rate_change_nb.notifier_call =
			xttcpss_timer_rate_change_cb;
		timers[XTTCPSS_CLOCKEVENT].clk_rate_change_nb.notifier_call =
			xttcpss_timer_rate_change_cb;
		timers[XTTCPSS_CLOCKSOURCE].clk_rate_change_nb.next = NULL;
		timers[XTTCPSS_CLOCKEVENT].clk_rate_change_nb.next = NULL;
		timers[XTTCPSS_CLOCKSOURCE].frequency =
			clk_get_rate(clk) / PRESCALE;
		timers[XTTCPSS_CLOCKEVENT].frequency =
			clk_get_rate(clk) / PRESCALE;
		if (clk_notifier_register(clk,
			&timers[XTTCPSS_CLOCKSOURCE].clk_rate_change_nb))
			pr_warn("Unable to register clock notifier.\n");
	}

	xttcpss_timer_hardware_init();
	clocksource_register_hz(&clocksource_xttcpss,
				timers[XTTCPSS_CLOCKSOURCE].frequency);

	/* Indicate that clock event is on 1st CPU as SMP boot needs it */
	xttcpss_clockevent.cpumask = cpumask_of(0);
	clockevents_config_and_register(&xttcpss_clockevent,
			timers[XTTCPSS_CLOCKEVENT].frequency, 1, 0xfffe);
#ifdef CONFIG_HAVE_ARM_TWD
	twd_local_timer_of_register();
#endif
}
