{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679934874691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679934874693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 12:34:34 2023 " "Processing started: Mon Mar 27 12:34:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679934874693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934874693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934874694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679934875060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679934875060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_address_select.v 1 1 " "Found 1 design units, including 1 entities, in source file write_address_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_address_select " "Found entity 1: write_address_select" {  } { { "write_address_select.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/write_address_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_register.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_register " "Found entity 1: temp_register" {  } { { "temp_register.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/temp_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file result_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 result_mux " "Found entity 1: result_mux" {  } { { "result_mux.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/result_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/regfile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op2_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file op2_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 op2_mux " "Found entity 1: op2_mux" {  } { { "op2_mux.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/op2_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file op1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 op1_mux " "Found entity 1: op1_mux" {  } { { "op1_mux.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/op1_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 1 1 " "Found 1 design units, including 1 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/lab5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_extractor.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_extractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_extractor " "Found entity 1: immediate_extractor" {  } { { "immediate_extractor.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/immediate_extractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_counter " "Found entity 1: delay_counter" {  } { { "delay_counter.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/delay_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "br BR control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"br\" differs only in case from object \"BR\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679934880647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "brz BRZ control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"brz\" differs only in case from object \"BRZ\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679934880648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addi ADDI control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"addi\" differs only in case from object \"ADDI\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679934880648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "subi SUBI control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"subi\" differs only in case from object \"SUBI\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679934880648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sr0 SR0 control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"sr0\" differs only in case from object \"SR0\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679934880648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "srh0 SRH0 control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"srh0\" differs only in case from object \"SRH0\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679934880648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clr CLR control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"clr\" differs only in case from object \"CLR\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679934880648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mov MOV control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"mov\" differs only in case from object \"MOV\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679934880648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mova MOVA control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"mova\" differs only in case from object \"MOVA\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679934880648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "movr MOVR control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"movr\" differs only in case from object \"MOVR\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679934880648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "movrhs MOVRHS control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"movrhs\" differs only in case from object \"MOVRHS\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679934880648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE control_fsm.v(4) " "Verilog HDL Declaration information at control_fsm.v(4): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "control_fsm.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/control_fsm.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679934880648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "control_fsm.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/control_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_logic " "Found entity 1: branch_logic" {  } { { "branch_logic.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/branch_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679934880652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880652 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stepper_signals lab5.v(123) " "Verilog HDL Implicit Net warning at lab5.v(123): created implicit net for \"stepper_signals\"" {  } { { "lab5.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/lab5.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679934880653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679934880684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:the_decoder " "Elaborating entity \"decoder\" for hierarchy \"decoder:the_decoder\"" {  } { { "datapath.v" "the_decoder" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679934880711 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "brz decoder.v(2) " "Output port \"brz\" at decoder.v(2) has no driver" {  } { { "decoder.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880711 "|datapath|decoder:the_decoder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addi decoder.v(2) " "Output port \"addi\" at decoder.v(2) has no driver" {  } { { "decoder.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880711 "|datapath|decoder:the_decoder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "subi decoder.v(2) " "Output port \"subi\" at decoder.v(2) has no driver" {  } { { "decoder.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880711 "|datapath|decoder:the_decoder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sr0 decoder.v(2) " "Output port \"sr0\" at decoder.v(2) has no driver" {  } { { "decoder.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880711 "|datapath|decoder:the_decoder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "srh0 decoder.v(2) " "Output port \"srh0\" at decoder.v(2) has no driver" {  } { { "decoder.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880711 "|datapath|decoder:the_decoder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mov decoder.v(2) " "Output port \"mov\" at decoder.v(2) has no driver" {  } { { "decoder.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880711 "|datapath|decoder:the_decoder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mova decoder.v(2) " "Output port \"mova\" at decoder.v(2) has no driver" {  } { { "decoder.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880711 "|datapath|decoder:the_decoder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "movr decoder.v(2) " "Output port \"movr\" at decoder.v(2) has no driver" {  } { { "decoder.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880711 "|datapath|decoder:the_decoder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "movrhs decoder.v(2) " "Output port \"movrhs\" at decoder.v(2) has no driver" {  } { { "decoder.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880711 "|datapath|decoder:the_decoder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pause decoder.v(3) " "Output port \"pause\" at decoder.v(3) has no driver" {  } { { "decoder.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/decoder.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880712 "|datapath|decoder:the_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:the_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:the_regfile\"" {  } { { "datapath.v" "the_regfile" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679934880716 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "selected0 regfile.v(4) " "Output port \"selected0\" at regfile.v(4) has no driver" {  } { { "regfile.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/regfile.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880717 "|datapath|regfile:the_regfile"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "selected1 regfile.v(4) " "Output port \"selected1\" at regfile.v(4) has no driver" {  } { { "regfile.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/regfile.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880717 "|datapath|regfile:the_regfile"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "delay regfile.v(4) " "Output port \"delay\" at regfile.v(4) has no driver" {  } { { "regfile.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/regfile.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880717 "|datapath|regfile:the_regfile"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "position regfile.v(4) " "Output port \"position\" at regfile.v(4) has no driver" {  } { { "regfile.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/regfile.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880717 "|datapath|regfile:the_regfile"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "register0 regfile.v(4) " "Output port \"register0\" at regfile.v(4) has no driver" {  } { { "regfile.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/regfile.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880717 "|datapath|regfile:the_regfile"}
{ "Warning" "WSGN_EMPTY_SHELL" "regfile " "Entity \"regfile\" contains only dangling pins" {  } { { "datapath.v" "the_regfile" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 68 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1679934880717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op1_mux op1_mux:the_op1_mux " "Elaborating entity \"op1_mux\" for hierarchy \"op1_mux:the_op1_mux\"" {  } { { "datapath.v" "the_op1_mux" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679934880722 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result op1_mux.v(2) " "Output port \"result\" at op1_mux.v(2) has no driver" {  } { { "op1_mux.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/op1_mux.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880722 "|datapath|op1_mux:the_op1_mux"}
{ "Warning" "WSGN_EMPTY_SHELL" "op1_mux " "Entity \"op1_mux\" contains only dangling pins" {  } { { "datapath.v" "the_op1_mux" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 79 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1679934880722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op2_mux op2_mux:the_op2_mux " "Elaborating entity \"op2_mux\" for hierarchy \"op2_mux:the_op2_mux\"" {  } { { "datapath.v" "the_op2_mux" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679934880727 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result op2_mux.v(2) " "Output port \"result\" at op2_mux.v(2) has no driver" {  } { { "op2_mux.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/op2_mux.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880727 "|datapath|op2_mux:the_op2_mux"}
{ "Warning" "WSGN_EMPTY_SHELL" "op2_mux " "Entity \"op2_mux\" contains only dangling pins" {  } { { "datapath.v" "the_op2_mux" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 88 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1679934880727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_counter delay_counter:the_delay_counter " "Elaborating entity \"delay_counter\" for hierarchy \"delay_counter:the_delay_counter\"" {  } { { "datapath.v" "the_delay_counter" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679934880731 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done delay_counter.v(1) " "Output port \"done\" at delay_counter.v(1) has no driver" {  } { { "delay_counter.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/delay_counter.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880731 "|datapath|delay_counter:the_delay_counter"}
{ "Warning" "WSGN_EMPTY_SHELL" "delay_counter " "Entity \"delay_counter\" contains only dangling pins" {  } { { "datapath.v" "the_delay_counter" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 99 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1679934880731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:the_pc " "Elaborating entity \"pc\" for hierarchy \"pc:the_pc\"" {  } { { "datapath.v" "the_pc" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679934880742 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pc pc.v(2) " "Output port \"pc\" at pc.v(2) has no driver" {  } { { "pc.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/pc.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880743 "|datapath|pc:the_pc"}
{ "Warning" "WSGN_EMPTY_SHELL" "pc " "Entity \"pc\" contains only dangling pins" {  } { { "datapath.v" "the_pc" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 118 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1679934880743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:the_alu " "Elaborating entity \"alu\" for hierarchy \"alu:the_alu\"" {  } { { "datapath.v" "the_alu" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679934880753 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result alu.v(1) " "Output port \"result\" at alu.v(1) has no driver" {  } { { "alu.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/alu.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880753 "|datapath|alu:the_alu"}
{ "Warning" "WSGN_EMPTY_SHELL" "alu " "Entity \"alu\" contains only dangling pins" {  } { { "datapath.v" "the_alu" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 137 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1679934880753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_register temp_register:the_temp_register " "Elaborating entity \"temp_register\" for hierarchy \"temp_register:the_temp_register\"" {  } { { "datapath.v" "the_temp_register" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679934880758 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "negative temp_register.v(2) " "Output port \"negative\" at temp_register.v(2) has no driver" {  } { { "temp_register.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/temp_register.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880759 "|datapath|temp_register:the_temp_register"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "positive temp_register.v(2) " "Output port \"positive\" at temp_register.v(2) has no driver" {  } { { "temp_register.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/temp_register.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880759 "|datapath|temp_register:the_temp_register"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "zero temp_register.v(2) " "Output port \"zero\" at temp_register.v(2) has no driver" {  } { { "temp_register.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/temp_register.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880759 "|datapath|temp_register:the_temp_register"}
{ "Warning" "WSGN_EMPTY_SHELL" "temp_register " "Entity \"temp_register\" contains only dangling pins" {  } { { "datapath.v" "the_temp_register" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 151 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1679934880759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_extractor immediate_extractor:the_immediate_extractor " "Elaborating entity \"immediate_extractor\" for hierarchy \"immediate_extractor:the_immediate_extractor\"" {  } { { "datapath.v" "the_immediate_extractor" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679934880763 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "immediate immediate_extractor.v(1) " "Output port \"immediate\" at immediate_extractor.v(1) has no driver" {  } { { "immediate_extractor.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/immediate_extractor.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880763 "|datapath|immediate_extractor:the_immediate_extractor"}
{ "Warning" "WSGN_EMPTY_SHELL" "immediate_extractor " "Entity \"immediate_extractor\" contains only dangling pins" {  } { { "datapath.v" "the_immediate_extractor" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 159 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1679934880763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_address_select write_address_select:the_write_address_select " "Elaborating entity \"write_address_select\" for hierarchy \"write_address_select:the_write_address_select\"" {  } { { "datapath.v" "the_write_address_select" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679934880769 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write_address write_address_select.v(1) " "Output port \"write_address\" at write_address_select.v(1) has no driver" {  } { { "write_address_select.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/write_address_select.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880769 "|datapath|write_address_select:the_write_address_select"}
{ "Warning" "WSGN_EMPTY_SHELL" "write_address_select " "Entity \"write_address_select\" contains only dangling pins" {  } { { "datapath.v" "the_write_address_select" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 168 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1679934880769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "result_mux result_mux:the_result_mux " "Elaborating entity \"result_mux\" for hierarchy \"result_mux:the_result_mux\"" {  } { { "datapath.v" "the_result_mux" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679934880774 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result result_mux.v(5) " "Output port \"result\" at result_mux.v(5) has no driver" {  } { { "result_mux.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/result_mux.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880774 "|datapath|result_mux:the_result_mux"}
{ "Warning" "WSGN_EMPTY_SHELL" "result_mux " "Entity \"result_mux\" contains only dangling pins" {  } { { "datapath.v" "the_result_mux" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 174 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1679934880774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_logic branch_logic:the_branch_logic " "Elaborating entity \"branch_logic\" for hierarchy \"branch_logic:the_branch_logic\"" {  } { { "datapath.v" "the_branch_logic" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679934880778 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "branch branch_logic.v(1) " "Output port \"branch\" at branch_logic.v(1) has no driver" {  } { { "branch_logic.v" "" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/branch_logic.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1679934880779 "|datapath|branch_logic:the_branch_logic"}
{ "Warning" "WSGN_EMPTY_SHELL" "branch_logic " "Entity \"branch_logic\" contains only dangling pins" {  } { { "datapath.v" "the_branch_logic" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 181 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1679934880779 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "the_stepper_rom stepper_rom " "Node instance \"the_stepper_rom\" instantiates undefined entity \"stepper_rom\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "datapath.v" "the_stepper_rom" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 107 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1679934880783 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "the_instruction_rom instruction_rom " "Node instance \"the_instruction_rom\" instantiates undefined entity \"instruction_rom\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "datapath.v" "the_instruction_rom" { Text "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/datapath.v" 126 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1679934880783 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/output_files/lab5.map.smsg " "Generated suppressed messages file C:/Users/LinF/Documents/School/Winter2023/3TB4/TRON-3TB4-Winter-2023/lab5/lab5_restored/output_files/lab5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880813 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 40 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679934880865 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 27 12:34:40 2023 " "Processing ended: Mon Mar 27 12:34:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679934880865 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679934880865 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679934880865 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679934880865 ""}
