
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-kron-1656.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3737025 heartbeat IPC: 2.67593 cumulative IPC: 2.67593 (Simulation time: 0 hr 0 min 40 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 7507387 heartbeat IPC: 2.65227 cumulative IPC: 2.66404 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 11301505 heartbeat IPC: 2.63566 cumulative IPC: 2.65451 (Simulation time: 0 hr 2 min 0 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 15125094 heartbeat IPC: 2.61534 cumulative IPC: 2.64461 (Simulation time: 0 hr 2 min 41 sec) 

Warmup complete CPU 0 instructions: 40000003 cycles: 15125094 (Simulation time: 0 hr 2 min 41 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 350052651 heartbeat IPC: 0.0298572 cumulative IPC: 0.0298572 (Simulation time: 0 hr 19 min 27 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 694506113 heartbeat IPC: 0.0290315 cumulative IPC: 0.0294386 (Simulation time: 0 hr 36 min 51 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 1033095761 heartbeat IPC: 0.0295343 cumulative IPC: 0.0294704 (Simulation time: 0 hr 53 min 58 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 1380715521 heartbeat IPC: 0.0287671 cumulative IPC: 0.0292914 (Simulation time: 1 hr 11 min 34 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 1725766516 heartbeat IPC: 0.0289812 cumulative IPC: 0.0292288 (Simulation time: 1 hr 28 min 58 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 2069667436 heartbeat IPC: 0.0290781 cumulative IPC: 0.0292036 (Simulation time: 1 hr 46 min 20 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 2407886996 heartbeat IPC: 0.0295666 cumulative IPC: 0.0292549 (Simulation time: 2 hr 3 min 25 sec) 
Heartbeat CPU 0 instructions: 120000004 cycles: 2745016586 heartbeat IPC: 0.0296622 cumulative IPC: 0.0293052 (Simulation time: 2 hr 20 min 24 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 3080855573 heartbeat IPC: 0.0297762 cumulative IPC: 0.0293568 (Simulation time: 2 hr 37 min 19 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 3418490358 heartbeat IPC: 0.0296178 cumulative IPC: 0.0293827 (Simulation time: 2 hr 54 min 20 sec) 
Finished CPU 0 instructions: 100000002 cycles: 3403365265 cumulative IPC: 0.0293827 (Simulation time: 2 hr 54 min 20 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.0293827 instructions: 100000002 cycles: 3403365265
cpu0_DTLB TOTAL     ACCESS:   37112260  HIT:   20170018  MISS:   16942242
cpu0_DTLB LOAD      ACCESS:   36141415  HIT:   19242355  MISS:   16899060
cpu0_DTLB RFO       ACCESS:     970845  HIT:     927663  MISS:      43182
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.2343 cycles
cpu0_DTLB MSHR FULL EVENTS: 2258 MSHR MERGE EVENTS: 56551
cpu0_ITLB TOTAL     ACCESS:    2407285  HIT:    2407285  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2407285  HIT:    2407285  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   16942242  HIT:     241146  MISS:   16701096
cpu0_STLB LOAD      ACCESS:   16899060  HIT:     200299  MISS:   16698761
cpu0_STLB RFO       ACCESS:      43182  HIT:      40847  MISS:       2335
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.33685 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   52732818  HIT:   34042269  MISS:   18690549
cpu0_L1D LOAD      ACCESS:   34975989  HIT:   16482294  MISS:   18493695
cpu0_L1D RFO       ACCESS:    1056432  HIT:    1016973  MISS:      39459
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:   16700397  HIT:   16543002  MISS:     157395
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 176.753 cycles
cpu0_L1D MSHR FULL EVENTS: 3290 MSHR MERGE EVENTS: 466611
cpu0_L2C TOTAL     ACCESS:   18769031  HIT:     926542  MISS:   17842489
cpu0_L2C LOAD      ACCESS:   18493694  HIT:     691034  MISS:   17802660
cpu0_L2C RFO       ACCESS:      39459  HIT:       4490  MISS:      34969
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      78482  HIT:      78482  MISS:          0
cpu0_L2C TRANSLATION ACCESS:     157396  HIT:     152536  MISS:       4860
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 174.631 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   35684978  HIT:    1042629  MISS:   16799860
LLC LOAD      ACCESS:   17802660  HIT:    1037950  MISS:   16764710
LLC RFO       ACCESS:      34969  HIT:        222  MISS:      34747
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:   17842489  HIT:          0  MISS:   17842489
LLC TRANSLATION ACCESS:       4860  HIT:       4457  MISS:        403
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 164.165 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      51649  ROW_BUFFER_MISS:   16748211
 DBUS AVG_CONGESTED_CYCLE:    3.48409
 WQ ROW_BUFFER_HIT:      69618  ROW_BUFFER_MISS:        265  FULL:          0

Summary: DRAM events
Added_to_RQ : 16799860
Added_to_WQ : 69883
 DBUS congested total cycle: 2842878
 DBUS delay total cycle: 2801484501

CPU 0 Branch Prediction Accuracy: 96.3012% MPKI: 6.82195 Average ROB Occupancy at Mispredict: 331.01
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.82195
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

