// Seed: 1490052652
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(-1'b0 or posedge id_2) if (1) deassign id_5;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri id_3,
    output tri0 id_4,
    output tri0 id_5,
    output supply0 id_6,
    output tri id_7
    , id_25,
    input wire id_8,
    input wor id_9,
    output wand id_10,
    input uwire id_11,
    output uwire id_12,
    input tri1 id_13,
    input wand id_14,
    input wor id_15,
    input supply1 id_16,
    output uwire id_17,
    input tri0 id_18,
    input wand id_19,
    output tri id_20,
    output supply0 id_21,
    input tri id_22,
    output uwire id_23
);
  assign id_10 = -1;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25
  );
endmodule
