Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Feb 19 09:49:26 2025
| Host         : DESKTOP-PR91R3F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file up_level_timing_summary_routed.rpt -pb up_level_timing_summary_routed.pb -rpx up_level_timing_summary_routed.rpx -warn_on_violation
| Design       : up_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: divide_clk/divided_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.370        0.000                      0                   86        0.164        0.000                      0                   86        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.370        0.000                      0                   86        0.164        0.000                      0                   86        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.370ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.518ns (38.458%)  route 0.829ns (61.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.720     5.323    btn_c_debouncer/CLK
    SLICE_X2Y85          FDRE                                         r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/Q
                         net (fo=40, routed)          0.829     6.670    OUT_SIGNAL_ENABLE
    SLICE_X5Y86          FDRE                                         r  shift_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  shift_reg_reg[10]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_CE)      -0.205    15.039    shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  8.370    

Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.518ns (38.458%)  route 0.829ns (61.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.720     5.323    btn_c_debouncer/CLK
    SLICE_X2Y85          FDRE                                         r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/Q
                         net (fo=40, routed)          0.829     6.670    OUT_SIGNAL_ENABLE
    SLICE_X5Y86          FDRE                                         r  shift_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  shift_reg_reg[18]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_CE)      -0.205    15.039    shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  8.370    

Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.518ns (38.458%)  route 0.829ns (61.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.720     5.323    btn_c_debouncer/CLK
    SLICE_X2Y85          FDRE                                         r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/Q
                         net (fo=40, routed)          0.829     6.670    OUT_SIGNAL_ENABLE
    SLICE_X5Y86          FDRE                                         r  shift_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  shift_reg_reg[22]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_CE)      -0.205    15.039    shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  8.370    

Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.518ns (38.458%)  route 0.829ns (61.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.720     5.323    btn_c_debouncer/CLK
    SLICE_X2Y85          FDRE                                         r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/Q
                         net (fo=40, routed)          0.829     6.670    OUT_SIGNAL_ENABLE
    SLICE_X5Y86          FDRE                                         r  shift_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.598    15.021    clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  shift_reg_reg[26]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDRE (Setup_fdre_C_CE)      -0.205    15.039    shift_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  8.370    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.518ns (39.223%)  route 0.803ns (60.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.720     5.323    btn_c_debouncer/CLK
    SLICE_X2Y85          FDRE                                         r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/Q
                         net (fo=40, routed)          0.803     6.643    OUT_SIGNAL_ENABLE
    SLICE_X0Y88          FDRE                                         r  shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.602    15.025    clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  shift_reg_reg[0]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.059    shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.518ns (39.223%)  route 0.803ns (60.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.720     5.323    btn_c_debouncer/CLK
    SLICE_X2Y85          FDRE                                         r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/Q
                         net (fo=40, routed)          0.803     6.643    OUT_SIGNAL_ENABLE
    SLICE_X0Y88          FDRE                                         r  shift_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.602    15.025    clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  shift_reg_reg[16]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.059    shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.518ns (39.223%)  route 0.803ns (60.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.720     5.323    btn_c_debouncer/CLK
    SLICE_X2Y85          FDRE                                         r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/Q
                         net (fo=40, routed)          0.803     6.643    OUT_SIGNAL_ENABLE
    SLICE_X0Y88          FDRE                                         r  shift_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.602    15.025    clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  shift_reg_reg[20]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.059    shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.518ns (39.223%)  route 0.803ns (60.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.720     5.323    btn_c_debouncer/CLK
    SLICE_X2Y85          FDRE                                         r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/Q
                         net (fo=40, routed)          0.803     6.643    OUT_SIGNAL_ENABLE
    SLICE_X0Y88          FDRE                                         r  shift_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.602    15.025    clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  shift_reg_reg[24]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.059    shift_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.518ns (39.223%)  route 0.803ns (60.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.720     5.323    btn_c_debouncer/CLK
    SLICE_X2Y85          FDRE                                         r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/Q
                         net (fo=40, routed)          0.803     6.643    OUT_SIGNAL_ENABLE
    SLICE_X0Y88          FDRE                                         r  shift_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.602    15.025    clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  shift_reg_reg[28]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_CE)      -0.205    15.059    shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.497ns  (required time - arrival time)
  Source:                 btn_c_debouncer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.642ns (41.557%)  route 0.903ns (58.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.720     5.323    btn_c_debouncer/CLK
    SLICE_X2Y85          FDRE                                         r  btn_c_debouncer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  btn_c_debouncer/counter_reg[0]/Q
                         net (fo=5, routed)           0.903     6.744    btn_c_debouncer/counter[0]
    SLICE_X2Y85          LUT5 (Prop_lut5_I1_O)        0.124     6.868 r  btn_c_debouncer/OUT_SIGNAL_ENABLE_i_1/O
                         net (fo=1, routed)           0.000     6.868    btn_c_debouncer/OUT_SIGNAL_ENABLE0
    SLICE_X2Y85          FDRE                                         r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.600    15.023    btn_c_debouncer/CLK
    SLICE_X2Y85          FDRE                                         r  btn_c_debouncer/OUT_SIGNAL_ENABLE_reg/C
                         clock pessimism              0.300    15.323    
                         clock uncertainty           -0.035    15.287    
    SLICE_X2Y85          FDRE (Setup_fdre_C_D)        0.077    15.364    btn_c_debouncer/OUT_SIGNAL_ENABLE_reg
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  8.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 an_mask_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_mask_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.445%)  route 0.113ns (44.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  an_mask_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  an_mask_reg[6]/Q
                         net (fo=2, routed)           0.113     1.775    an_mask[6]
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[7]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.075     1.610    an_mask_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 shift_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.966%)  route 0.130ns (48.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  shift_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  shift_reg_reg[11]/Q
                         net (fo=2, routed)           0.130     1.790    shift_reg[11]
    SLICE_X3Y86          FDRE                                         r  shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  shift_reg_reg[15]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.066     1.623    shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.635%)  route 0.073ns (36.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.073     1.719    shift_reg[6]
    SLICE_X5Y86          FDRE                                         r  shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  shift_reg_reg[10]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.017     1.548    shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 shift_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.934%)  route 0.130ns (48.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  shift_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  shift_reg_reg[14]/Q
                         net (fo=2, routed)           0.130     1.790    shift_reg[14]
    SLICE_X5Y86          FDRE                                         r  shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  shift_reg_reg[18]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.066     1.597    shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.486%)  route 0.176ns (55.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.176     1.836    shift_reg[2]
    SLICE_X4Y86          FDRE                                         r  shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  shift_reg_reg[6]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.076     1.630    shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.806%)  route 0.167ns (54.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.167     1.827    shift_reg[7]
    SLICE_X4Y86          FDRE                                         r  shift_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  shift_reg_reg[11]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.066     1.620    shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 an_mask_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_mask_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.757%)  route 0.154ns (52.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  an_mask_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  an_mask_reg[2]/Q
                         net (fo=2, routed)           0.154     1.816    an_mask[2]
    SLICE_X1Y86          FDRE                                         r  an_mask_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  an_mask_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.070     1.604    an_mask_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CLOK_ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_c_debouncer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.809%)  route 0.140ns (40.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  CLOK_ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  CLOK_ENABLE_reg/Q
                         net (fo=6, routed)           0.140     1.824    btn_c_debouncer/CLOK_ENABLE
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.045     1.869 r  btn_c_debouncer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    btn_c_debouncer/counter[2]_i_1_n_0
    SLICE_X2Y85          FDRE                                         r  btn_c_debouncer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    btn_c_debouncer/CLK
    SLICE_X2Y85          FDRE                                         r  btn_c_debouncer/counter_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121     1.655    btn_c_debouncer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 shift_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  shift_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  shift_reg_reg[19]/Q
                         net (fo=2, routed)           0.124     1.784    shift_reg[19]
    SLICE_X3Y86          FDRE                                         r  shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  shift_reg_reg[23]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X3Y86          FDRE (Hold_fdre_C_D)         0.047     1.566    shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 shift_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  shift_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  shift_reg_reg[21]/Q
                         net (fo=2, routed)           0.121     1.805    shift_reg[21]
    SLICE_X2Y87          FDRE                                         r  shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  shift_reg_reg[25]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.060     1.580    shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     CLOK_ENABLE_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     an_mask_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     an_mask_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     an_mask_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y86     an_mask_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y86     an_mask_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     an_mask_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y87     an_mask_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     an_mask_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     CLOK_ENABLE_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     CLOK_ENABLE_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     an_mask_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     an_mask_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     an_mask_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     an_mask_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     an_mask_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     an_mask_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86     an_mask_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86     an_mask_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     CLOK_ENABLE_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     CLOK_ENABLE_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     an_mask_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     an_mask_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     an_mask_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     an_mask_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     an_mask_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y87     an_mask_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86     an_mask_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86     an_mask_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.932ns  (logic 4.823ns (48.565%)  route 5.109ns (51.435%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.345     1.973    segments/digit_counter[0]
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     2.097 r  segments/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     2.097    segments/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     2.314 r  segments/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.809     3.123    segments/sel0[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.299     3.422 r  segments/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.955     6.377    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.932 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.932    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.876ns  (logic 5.054ns (51.175%)  route 4.822ns (48.825%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.345     1.973    segments/digit_counter[0]
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     2.097 r  segments/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     2.097    segments/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     2.314 r  segments/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.809     3.123    segments/sel0[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.327     3.450 r  segments/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.668     6.118    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     9.876 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.876    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.871ns  (logic 4.845ns (49.083%)  route 5.026ns (50.917%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.345     1.973    segments/digit_counter[0]
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     2.097 r  segments/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     2.097    segments/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     2.314 r  segments/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.763     3.077    segments/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.299     3.376 r  segments/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.918     6.294    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.871 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.871    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.680ns  (logic 5.057ns (52.237%)  route 4.624ns (47.763%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.345     1.973    segments/digit_counter[0]
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     2.097 r  segments/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     2.097    segments/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     2.314 r  segments/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.763     3.077    segments/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.325     3.402 r  segments/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.515     5.918    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763     9.680 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.680    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.423ns  (logic 4.506ns (47.816%)  route 4.917ns (52.184%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[1]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.628     0.628 f  segments/digit_counter_reg[1]/Q
                         net (fo=18, routed)          1.019     1.647    segments/digit_counter[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.152     1.799 r  segments/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.898     5.697    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726     9.423 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.423    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.231ns  (logic 5.038ns (54.582%)  route 4.192ns (45.418%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.345     1.973    segments/digit_counter[0]
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     2.097 r  segments/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     2.097    segments/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     2.314 r  segments/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.981     3.294    segments/sel0[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.329     3.623 r  segments/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.867     5.490    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740     9.231 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.231    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.186ns  (logic 4.761ns (51.829%)  route 4.425ns (48.171%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.345     1.973    segments/digit_counter[0]
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     2.097 r  segments/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     2.097    segments/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     2.314 r  segments/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.981     3.294    segments/sel0[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.299     3.593 r  segments/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.100     5.693    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     9.186 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.186    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.844ns  (logic 4.802ns (54.290%)  route 4.043ns (45.710%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          1.345     1.973    segments/digit_counter[0]
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     2.097 r  segments/SEG_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.000     2.097    segments/SEG_OBUF[6]_inst_i_11_n_0
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     2.314 r  segments/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.752     3.066    segments/sel0[2]
    SLICE_X0Y85          LUT4 (Prop_lut4_I2_O)        0.299     3.365 r  segments/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.946     5.311    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.844 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.844    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.176ns  (logic 4.504ns (55.091%)  route 3.672ns (44.909%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[1]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.628     0.628 f  segments/digit_counter_reg[1]/Q
                         net (fo=18, routed)          0.743     1.371    segments/digit_counter[1]
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.120     1.491 r  segments/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.929     4.420    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756     8.176 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.176    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 4.326ns (53.065%)  route 3.827ns (46.935%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.628     0.628 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.871     1.499    segments/digit_counter[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.124     1.623 r  segments/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.955     4.579    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.153 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.153    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments/digit_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.239ns (55.263%)  route 0.193ns (44.737%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.194     0.194 f  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.193     0.387    segments/digit_counter[0]
    SLICE_X3Y87          LUT1 (Prop_lut1_I0_O)        0.045     0.432 r  segments/digit_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.432    segments/digit_counter[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  segments/digit_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments/digit_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.239ns (43.467%)  route 0.311ns (56.533%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.194     0.388    segments/digit_counter[0]
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.045     0.433 r  segments/digit_counter[1]_i_1/O
                         net (fo=1, routed)           0.116     0.550    segments/digit_counter[1]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  segments/digit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segments/digit_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.681ns  (logic 0.239ns (35.107%)  route 0.442ns (64.893%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[2]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  segments/digit_counter_reg[2]/Q
                         net (fo=13, routed)          0.287     0.481    segments/digit_counter[2]
    SLICE_X1Y87          LUT3 (Prop_lut3_I2_O)        0.045     0.526 r  segments/digit_counter[2]_i_1/O
                         net (fo=1, routed)           0.154     0.681    segments/digit_counter[2]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  segments/digit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.491ns (63.763%)  route 0.848ns (36.237%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[2]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.194     0.194 f  segments/digit_counter_reg[2]/Q
                         net (fo=13, routed)          0.287     0.481    segments/digit_counter[2]
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.045     0.526 r  segments/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.561     1.087    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.339 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.339    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.538ns (64.842%)  route 0.834ns (35.158%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[1]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  segments/digit_counter_reg[1]/Q
                         net (fo=18, routed)          0.255     0.449    segments/digit_counter[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.046     0.495 r  segments/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.074    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     2.373 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.373    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.551ns (65.227%)  route 0.827ns (34.773%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.412     0.606    segments/digit_counter[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.044     0.650 r  segments/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.065    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     2.377 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.377    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.406ns  (logic 1.538ns (63.937%)  route 0.868ns (36.063%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[2]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  segments/digit_counter_reg[2]/Q
                         net (fo=13, routed)          0.287     0.481    segments/digit_counter[2]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.043     0.524 r  segments/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.105    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.301     2.406 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.406    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.606ns (63.315%)  route 0.931ns (36.685%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.237     0.431    segments/digit_counter[0]
    SLICE_X0Y88          LUT6 (Prop_lut6_I4_O)        0.045     0.476 f  segments/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.476    segments/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X0Y88          MUXF7 (Prop_muxf7_I1_O)      0.065     0.541 f  segments/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.178     0.719    segments/sel0[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.108     0.827 r  segments/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.516     1.343    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.537 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.537    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.541ns  (logic 1.721ns (67.731%)  route 0.820ns (32.269%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[0]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  segments/digit_counter_reg[0]/Q
                         net (fo=19, routed)          0.237     0.431    segments/digit_counter[0]
    SLICE_X0Y88          LUT6 (Prop_lut6_I4_O)        0.045     0.476 r  segments/SEG_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     0.476    segments/SEG_OBUF[6]_inst_i_9_n_0
    SLICE_X0Y88          MUXF7 (Prop_muxf7_I1_O)      0.065     0.541 r  segments/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.178     0.719    segments/sel0[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.114     0.833 r  segments/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.405     1.238    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     2.541 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.541    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segments/digit_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.643ns (64.101%)  route 0.920ns (35.899%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  segments/digit_counter_reg[1]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  segments/digit_counter_reg[1]/Q
                         net (fo=18, routed)          0.267     0.461    segments/digit_counter[1]
    SLICE_X3Y87          LUT6 (Prop_lut6_I2_O)        0.045     0.506 f  segments/SEG_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.000     0.506    segments/SEG_OBUF[6]_inst_i_12_n_0
    SLICE_X3Y87          MUXF7 (Prop_muxf7_I0_O)      0.062     0.568 f  segments/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.183     0.751    segments/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.108     0.859 r  segments/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.471     1.329    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.564 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.564    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shift_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.076ns  (logic 4.872ns (48.354%)  route 5.204ns (51.646%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  shift_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.478     5.802 r  shift_reg_reg[29]/Q
                         net (fo=1, routed)           1.124     6.925    segments/Q[29]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.301     7.226 r  segments/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.226    segments/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y87          MUXF7 (Prop_muxf7_I1_O)      0.217     7.443 r  segments/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.162     8.605    segments/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.299     8.904 r  segments/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.918    11.822    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.399 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.399    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.939ns  (logic 4.850ns (48.804%)  route 5.088ns (51.196%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  shift_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.478     5.802 r  shift_reg_reg[29]/Q
                         net (fo=1, routed)           1.124     6.925    segments/Q[29]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.301     7.226 r  segments/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.226    segments/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y87          MUXF7 (Prop_muxf7_I1_O)      0.217     7.443 r  segments/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.010     8.453    segments/sel0[1]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.299     8.752 r  segments/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.955    11.707    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.262 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.262    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.887ns  (logic 5.086ns (51.439%)  route 4.801ns (48.561%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  shift_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.478     5.802 r  shift_reg_reg[29]/Q
                         net (fo=1, routed)           1.124     6.925    segments/Q[29]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.301     7.226 r  segments/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.226    segments/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y87          MUXF7 (Prop_muxf7_I1_O)      0.217     7.443 r  segments/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.162     8.605    segments/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I3_O)        0.327     8.932 r  segments/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.515    11.448    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    15.211 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.211    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.883ns  (logic 5.081ns (51.414%)  route 4.802ns (48.586%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  shift_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.478     5.802 r  shift_reg_reg[29]/Q
                         net (fo=1, routed)           1.124     6.925    segments/Q[29]
    SLICE_X3Y87          LUT6 (Prop_lut6_I0_O)        0.301     7.226 r  segments/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     7.226    segments/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y87          MUXF7 (Prop_muxf7_I1_O)      0.217     7.443 r  segments/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.010     8.453    segments/sel0[1]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.327     8.780 r  segments/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.668    11.449    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    15.207 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.207    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.831ns  (logic 4.861ns (55.051%)  route 3.969ns (44.949%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.719     5.322    clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  shift_reg_reg[10]/Q
                         net (fo=2, routed)           1.122     6.899    segments/Q[10]
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.023 r  segments/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.023    segments/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I0_O)      0.212     7.235 r  segments/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.981     8.216    segments/sel0[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.329     8.545 r  segments/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.867    10.412    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    14.152 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.152    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.815ns  (logic 4.332ns (49.139%)  route 4.483ns (50.861%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  an_mask_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  an_mask_reg[6]/Q
                         net (fo=2, routed)           0.585     6.365    segments/an_mask[6]
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.150     6.515 r  segments/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.898    10.413    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726    14.139 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.139    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.786ns  (logic 4.584ns (52.174%)  route 4.202ns (47.826%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.719     5.322    clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  shift_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  shift_reg_reg[10]/Q
                         net (fo=2, routed)           1.122     6.899    segments/Q[10]
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.023 r  segments/SEG_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.000     7.023    segments/SEG_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y86          MUXF7 (Prop_muxf7_I0_O)      0.212     7.235 r  segments/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.981     8.216    segments/sel0[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.299     8.515 r  segments/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.100    10.615    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.108 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.108    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.560ns  (logic 4.630ns (54.081%)  route 3.931ns (45.919%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  shift_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 f  shift_reg_reg[23]/Q
                         net (fo=2, routed)           0.999     6.777    segments/Q[23]
    SLICE_X3Y86          LUT6 (Prop_lut6_I3_O)        0.124     6.901 f  segments/SEG_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     6.901    segments/SEG_OBUF[6]_inst_i_7_n_0
    SLICE_X3Y86          MUXF7 (Prop_muxf7_I1_O)      0.217     7.118 f  segments/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.986     8.105    segments/sel0[3]
    SLICE_X0Y85          LUT4 (Prop_lut4_I0_O)        0.299     8.404 r  segments/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.946    10.350    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.883 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.883    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.023ns  (logic 4.428ns (55.196%)  route 3.595ns (44.804%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  an_mask_reg[7]/Q
                         net (fo=1, routed)           0.666     6.508    segments/an_mask[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.154     6.662 r  segments/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.929     9.590    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756    13.347 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.347    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.778ns  (logic 4.154ns (53.411%)  route 3.624ns (46.589%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.721     5.324    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  an_mask_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 r  an_mask_reg[2]/Q
                         net (fo=2, routed)           0.668     6.448    segments/an_mask[2]
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.124     6.572 r  segments/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.955     9.527    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.102 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.102    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 an_mask_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.500ns (72.366%)  route 0.573ns (27.634%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  an_mask_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  an_mask_reg[4]/Q
                         net (fo=2, routed)           0.158     1.819    segments/an_mask[4]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.046     1.865 r  segments/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.279    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     3.592 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.592    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.481ns (66.452%)  route 0.748ns (33.548%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  an_mask_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  an_mask_reg[1]/Q
                         net (fo=2, routed)           0.168     1.830    segments/an_mask[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.042     1.872 r  segments/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.580     2.451    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.750 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.750    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.438ns (64.475%)  route 0.792ns (35.525%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  an_mask_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  an_mask_reg[5]/Q
                         net (fo=2, routed)           0.232     1.893    segments/an_mask[5]
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.045     1.938 r  segments/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.561     2.499    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.751 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.751    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.487ns (64.955%)  route 0.802ns (35.045%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  an_mask_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  an_mask_reg[0]/Q
                         net (fo=3, routed)           0.222     1.884    segments/an_mask[0]
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.045     1.929 r  segments/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.580     2.509    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.301     3.810 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.810    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.315ns  (logic 1.550ns (66.957%)  route 0.765ns (33.043%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.071     1.733    segments/Q[4]
    SLICE_X0Y88          LUT6 (Prop_lut6_I3_O)        0.045     1.778 f  segments/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.778    segments/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     1.840 f  segments/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.178     2.019    segments/sel0[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.108     2.127 r  segments/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.516     2.642    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.837 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.837    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.665ns (71.787%)  route 0.654ns (28.213%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  shift_reg_reg[4]/Q
                         net (fo=2, routed)           0.071     1.733    segments/Q[4]
    SLICE_X0Y88          LUT6 (Prop_lut6_I3_O)        0.045     1.778 r  segments/SEG_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.778    segments/SEG_OBUF[6]_inst_i_8_n_0
    SLICE_X0Y88          MUXF7 (Prop_muxf7_I0_O)      0.062     1.840 r  segments/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.178     2.019    segments/sel0[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.114     2.133 r  segments/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.405     2.538    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     3.841 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.841    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.616ns (69.273%)  route 0.717ns (30.727%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  shift_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 f  shift_reg_reg[17]/Q
                         net (fo=2, routed)           0.063     1.748    segments/Q[17]
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.793 f  segments/SEG_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.000     1.793    segments/SEG_OBUF[6]_inst_i_13_n_0
    SLICE_X3Y87          MUXF7 (Prop_muxf7_I1_O)      0.065     1.858 f  segments/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.183     2.041    segments/sel0[1]
    SLICE_X0Y85          LUT4 (Prop_lut4_I1_O)        0.108     2.149 r  segments/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.471     2.619    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.854 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.854    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.439ns (58.564%)  route 1.018ns (41.436%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  an_mask_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  an_mask_reg[3]/Q
                         net (fo=2, routed)           0.295     1.955    segments/an_mask[3]
    SLICE_X0Y86          LUT4 (Prop_lut4_I3_O)        0.045     2.000 r  segments/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.723     2.723    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.976 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.976    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.461ns (56.896%)  route 1.107ns (43.104%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  an_mask_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  an_mask_reg[2]/Q
                         net (fo=2, routed)           0.231     1.893    segments/an_mask[2]
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.045     1.938 r  segments/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.875     2.813    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.088 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.088    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 an_mask_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.634ns  (logic 1.527ns (57.982%)  route 1.107ns (42.018%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  an_mask_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  an_mask_reg[7]/Q
                         net (fo=1, routed)           0.222     1.906    segments/an_mask[7]
    SLICE_X3Y87          LUT4 (Prop_lut4_I3_O)        0.044     1.950 r  segments/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.885     2.835    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.319     4.154 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.154    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.047ns  (logic 1.524ns (50.027%)  route 1.522ns (49.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           1.522     3.047    SW_IBUF[3]
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.600     5.023    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.793ns  (logic 1.478ns (52.912%)  route 1.315ns (47.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           1.315     2.793    SW_IBUF[0]
    SLICE_X0Y88          FDRE                                         r  shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.602     5.025    clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  shift_reg_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.577ns  (logic 1.480ns (57.421%)  route 1.097ns (42.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           1.097     2.577    SW_IBUF[1]
    SLICE_X1Y88          FDRE                                         r  shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.602     5.025    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  shift_reg_reg[1]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.386ns  (logic 1.485ns (62.244%)  route 0.901ns (37.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.901     2.386    SW_IBUF[2]
    SLICE_X0Y86          FDRE                                         r  shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.600     5.023    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  shift_reg_reg[2]/C

Slack:                    inf
  Source:                 btn_c
                            (input port)
  Destination:            btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.374ns  (logic 1.477ns (62.187%)  route 0.898ns (37.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_c (IN)
                         net (fo=0)                   0.000     0.000    btn_c
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_c_IBUF_inst/O
                         net (fo=1, routed)           0.898     2.374    btn_c_debouncer/D[0]
    SLICE_X2Y83          FDRE                                         r  btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.598     5.021    btn_c_debouncer/CLK
    SLICE_X2Y83          FDRE                                         r  btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_c
                            (input port)
  Destination:            btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.244ns (42.054%)  route 0.337ns (57.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_c (IN)
                         net (fo=0)                   0.000     0.000    btn_c
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_c_IBUF_inst/O
                         net (fo=1, routed)           0.337     0.581    btn_c_debouncer/D[0]
    SLICE_X2Y83          FDRE                                         r  btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.870     2.035    btn_c_debouncer/CLK
    SLICE_X2Y83          FDRE                                         r  btn_c_debouncer/IN_SIGNAL_SYNCRON_reg[0]/C

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.253ns (41.683%)  route 0.354ns (58.317%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SW_IBUF[2]_inst/O
                         net (fo=1, routed)           0.354     0.607    SW_IBUF[2]
    SLICE_X0Y86          FDRE                                         r  shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  shift_reg_reg[2]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.247ns (36.091%)  route 0.438ns (63.909%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=1, routed)           0.438     0.686    SW_IBUF[1]
    SLICE_X1Y88          FDRE                                         r  shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  shift_reg_reg[1]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.245ns (32.365%)  route 0.513ns (67.635%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.513     0.758    SW_IBUF[0]
    SLICE_X0Y88          FDRE                                         r  shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  shift_reg_reg[0]/C

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            shift_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.292ns (32.609%)  route 0.602ns (67.391%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[3]_inst/O
                         net (fo=1, routed)           0.602     0.894    SW_IBUF[3]
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  shift_reg_reg[3]/C





