// Seed: 3150006877
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  input wire id_32;
  input wire id_31;
  inout wire id_30;
  inout wire id_29;
  input wire id_28;
  input wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_33, id_34;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4#(
        .id_5 (1'd0),
        .id_6 (id_7),
        .id_8 (1),
        .id_9 (1),
        .id_10(1'b0),
        .id_11(id_12),
        .id_13(1'b0),
        .id_14(1),
        .id_15(1),
        .id_16(1 - 1),
        .id_17(id_18),
        .id_19(1),
        .id_20(1),
        .id_21(id_16[1]),
        .id_22(1),
        .id_23(1),
        .id_24(id_21),
        .id_25(1'h0)
    ),
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41
);
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_42;
  module_0(
      id_38,
      id_32,
      id_38,
      id_2,
      id_32,
      id_30,
      id_2,
      id_35,
      id_26,
      id_27,
      id_27,
      id_35,
      id_29,
      id_27,
      id_37,
      id_39,
      id_29,
      id_27,
      id_32,
      id_42,
      id_41,
      id_31,
      id_30,
      id_35,
      id_35,
      id_27,
      id_26,
      id_1,
      id_32,
      id_39,
      id_35,
      id_36
  );
  wire id_43, id_44, id_45;
  assign id_10 = ~&id_33[1];
  always_latch id_40 <= 1;
  wire id_46;
  wire id_47;
endmodule
