//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	again
.global .align 4 .u32 exitFlag;

.visible .entry again()
{
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<2>;


	mov.u64 	%rd1, exitFlag;
	atom.global.exch.b32 	%r1, [%rd1], 0;
	bar.sync 	0;
	ret;

}
	// .globl	reduce
.visible .entry reduce(
	.param .u64 reduce_param_0,
	.param .u32 reduce_param_1,
	.param .u32 reduce_param_2,
	.param .u64 reduce_param_3,
	.param .u64 reduce_param_4
)
{
	.reg .pred 	%p<21>;
	.reg .b16 	%rs<27>;
	.reg .f32 	%f<5>;
	.reg .b32 	%r<247>;
	.reg .b64 	%rd<114>;


	ld.param.u64 	%rd13, [reduce_param_0];
	ld.param.u32 	%r35, [reduce_param_1];
	ld.param.u32 	%r36, [reduce_param_2];
	ld.param.u64 	%rd14, [reduce_param_3];
	cvta.to.global.u64 	%rd1, %rd13;
	cvta.to.global.u64 	%rd2, %rd14;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r37, %ctaid.x;
	mov.u32 	%r38, %tid.x;
	mad.lo.s32 	%r235, %r37, %r1, %r38;
	cvt.u64.u32 	%rd3, %r36;
	mov.u64 	%rd15, 4294967296;
	div.u64 	%rd4, %rd15, %rd3;
	// begin inline asm
	mov.u64 	%rd11, %clock64;
	// end inline asm
	// begin inline asm
	mov.u64 	%rd12, %clock64;
	// end inline asm
	sub.s64 	%rd16, %rd12, %rd11;
	cvt.rn.f32.s64 	%f1, %rd16;
	div.rn.f32 	%f2, %f1, 0f49742400;
	setp.geu.f32 	%p1, %f2, 0f3F800000;
	@%p1 bra 	$L__BB1_28;

	add.s32 	%r39, %r35, 3;
	shr.u32 	%r3, %r39, 2;
	mul.lo.s32 	%r40, %r3, %r235;
	cvt.u64.u32 	%rd7, %r40;
	cvt.u64.u32 	%rd8, %r35;
	mov.u32 	%r41, %nctaid.x;
	mul.lo.s32 	%r4, %r41, %r1;
	add.s32 	%r5, %r3, -1;
	shl.b32 	%r6, %r36, 1;
	bfe.u32 	%r8, %r39, 2, 2;
	and.b32  	%r9, %r6, 2;
	sub.s32 	%r10, %r3, %r8;
	sub.s32 	%r11, %r6, %r9;

$L__BB1_2:
	mov.u64 	%rd17, exitFlag;
	atom.global.add.u32 	%r42, [%rd17], 0;
	setp.ne.s32 	%p2, %r42, 0;
	@%p2 bra 	$L__BB1_28;

	setp.lt.u32 	%p3, %r36, 5;
	bar.sync 	0;
	@%p3 bra 	$L__BB1_18;

	setp.eq.s32 	%p4, %r3, 0;
	@%p4 bra 	$L__BB1_12;

	setp.lt.u32 	%p5, %r5, 3;
	mov.u32 	%r238, 0;
	@%p5 bra 	$L__BB1_8;

	mov.u32 	%r237, %r10;

$L__BB1_7:
	cvt.u64.u32 	%rd18, %r238;
	add.s64 	%rd19, %rd18, %rd7;
	add.s64 	%rd20, %rd1, %rd19;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd20], %rs1;
	st.global.u8 	[%rd20+1], %rs1;
	st.global.u8 	[%rd20+2], %rs1;
	st.global.u8 	[%rd20+3], %rs1;
	add.s32 	%r238, %r238, 4;
	add.s32 	%r237, %r237, -4;
	setp.ne.s32 	%p6, %r237, 0;
	@%p6 bra 	$L__BB1_7;

$L__BB1_8:
	setp.eq.s32 	%p7, %r8, 0;
	@%p7 bra 	$L__BB1_12;

	setp.eq.s32 	%p8, %r8, 1;
	cvt.u64.u32 	%rd21, %r238;
	add.s64 	%rd22, %rd21, %rd7;
	add.s64 	%rd9, %rd1, %rd22;
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd9], %rs2;
	@%p8 bra 	$L__BB1_12;

	setp.eq.s32 	%p9, %r8, 2;
	st.global.u8 	[%rd9+1], %rs2;
	@%p9 bra 	$L__BB1_12;

	mov.u16 	%rs4, 0;
	st.global.u8 	[%rd9+2], %rs4;

$L__BB1_12:
	shl.b32 	%r231, %r36, 1;
	setp.eq.s32 	%p10, %r231, 0;
	@%p10 bra 	$L__BB1_18;

	shl.b32 	%r233, %r36, 1;
	add.s32 	%r232, %r233, -1;
	setp.lt.u32 	%p11, %r232, 3;
	ld.global.u32 	%r243, [%rd2];
	mov.u32 	%r242, 0;
	@%p11 bra 	$L__BB1_16;

	mov.u32 	%r241, %r11;

$L__BB1_15:
	sub.s32 	%r47, %r243, %r235;
	shl.b32 	%r48, %r47, 2;
	xor.b32  	%r49, %r48, %r47;
	shl.b32 	%r50, %r49, 3;
	xor.b32  	%r51, %r50, %r49;
	shr.u32 	%r52, %r51, 5;
	xor.b32  	%r53, %r52, %r51;
	shr.u32 	%r54, %r53, 7;
	xor.b32  	%r55, %r54, %r53;
	shl.b32 	%r56, %r55, 11;
	xor.b32  	%r57, %r56, %r55;
	shl.b32 	%r58, %r57, 13;
	xor.b32  	%r59, %r58, %r57;
	shr.u32 	%r60, %r59, 17;
	xor.b32  	%r61, %r60, %r59;
	shl.b32 	%r62, %r61, 19;
	xor.b32  	%r63, %r62, %r61;
	add.s32 	%r64, %r63, %r235;
	cvt.u64.u32 	%rd23, %r64;
	mul.lo.s64 	%rd24, %rd23, %rd8;
	shr.u64 	%rd25, %rd24, 32;
	cvt.u32.u64 	%r65, %rd25;
	add.s64 	%rd26, %rd25, 1;
	mul.lo.s64 	%rd27, %rd26, %rd4;
	and.b64  	%rd28, %rd27, 4294967295;
	mul.lo.s64 	%rd29, %rd28, %rd3;
	shr.u64 	%rd30, %rd29, 30;
	and.b64  	%rd31, %rd30, 17179869180;
	add.s64 	%rd32, %rd2, %rd31;
	ld.global.u32 	%r66, [%rd32];
	shl.b32 	%r67, %r65, 1;
	and.b32  	%r68, %r67, 6;
	shr.u64 	%rd33, %rd24, 34;
	add.s64 	%rd34, %rd33, %rd7;
	add.s64 	%rd35, %rd1, %rd34;
	mov.u16 	%rs5, 1;
	shl.b16 	%rs6, %rs5, %r68;
	ld.global.u8 	%rs7, [%rd35];
	or.b16  	%rs8, %rs7, %rs6;
	st.global.u8 	[%rd35], %rs8;
	sub.s32 	%r69, %r66, %r235;
	shl.b32 	%r70, %r69, 2;
	xor.b32  	%r71, %r70, %r69;
	shl.b32 	%r72, %r71, 3;
	xor.b32  	%r73, %r72, %r71;
	shr.u32 	%r74, %r73, 5;
	xor.b32  	%r75, %r74, %r73;
	shr.u32 	%r76, %r75, 7;
	xor.b32  	%r77, %r76, %r75;
	shl.b32 	%r78, %r77, 11;
	xor.b32  	%r79, %r78, %r77;
	shl.b32 	%r80, %r79, 13;
	xor.b32  	%r81, %r80, %r79;
	shr.u32 	%r82, %r81, 17;
	xor.b32  	%r83, %r82, %r81;
	shl.b32 	%r84, %r83, 19;
	xor.b32  	%r85, %r84, %r83;
	add.s32 	%r86, %r85, %r235;
	cvt.u64.u32 	%rd36, %r86;
	mul.lo.s64 	%rd37, %rd36, %rd8;
	shr.u64 	%rd38, %rd37, 32;
	cvt.u32.u64 	%r87, %rd38;
	add.s64 	%rd39, %rd38, 1;
	mul.lo.s64 	%rd40, %rd39, %rd4;
	and.b64  	%rd41, %rd40, 4294967295;
	mul.lo.s64 	%rd42, %rd41, %rd3;
	shr.u64 	%rd43, %rd42, 32;
	cvt.u32.u64 	%r88, %rd43;
	add.s32 	%r89, %r88, %r36;
	mul.wide.u32 	%rd44, %r89, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.u32 	%r90, [%rd45];
	shl.b32 	%r91, %r87, 1;
	and.b32  	%r92, %r91, 6;
	shr.u64 	%rd46, %rd37, 34;
	add.s64 	%rd47, %rd46, %rd7;
	add.s64 	%rd48, %rd1, %rd47;
	mov.u16 	%rs9, 2;
	shl.b16 	%rs10, %rs9, %r92;
	ld.global.u8 	%rs11, [%rd48];
	or.b16  	%rs12, %rs11, %rs10;
	st.global.u8 	[%rd48], %rs12;
	sub.s32 	%r93, %r90, %r235;
	shl.b32 	%r94, %r93, 2;
	xor.b32  	%r95, %r94, %r93;
	shl.b32 	%r96, %r95, 3;
	xor.b32  	%r97, %r96, %r95;
	shr.u32 	%r98, %r97, 5;
	xor.b32  	%r99, %r98, %r97;
	shr.u32 	%r100, %r99, 7;
	xor.b32  	%r101, %r100, %r99;
	shl.b32 	%r102, %r101, 11;
	xor.b32  	%r103, %r102, %r101;
	shl.b32 	%r104, %r103, 13;
	xor.b32  	%r105, %r104, %r103;
	shr.u32 	%r106, %r105, 17;
	xor.b32  	%r107, %r106, %r105;
	shl.b32 	%r108, %r107, 19;
	xor.b32  	%r109, %r108, %r107;
	add.s32 	%r110, %r109, %r235;
	cvt.u64.u32 	%rd49, %r110;
	mul.lo.s64 	%rd50, %rd49, %rd8;
	shr.u64 	%rd51, %rd50, 32;
	cvt.u32.u64 	%r111, %rd51;
	add.s64 	%rd52, %rd51, 1;
	mul.lo.s64 	%rd53, %rd52, %rd4;
	and.b64  	%rd54, %rd53, 4294967295;
	mul.lo.s64 	%rd55, %rd54, %rd3;
	shr.u64 	%rd56, %rd55, 30;
	and.b64  	%rd57, %rd56, 17179869180;
	add.s64 	%rd58, %rd2, %rd57;
	ld.global.u32 	%r112, [%rd58];
	shl.b32 	%r113, %r111, 1;
	and.b32  	%r114, %r113, 6;
	shr.u64 	%rd59, %rd50, 34;
	add.s64 	%rd60, %rd59, %rd7;
	add.s64 	%rd61, %rd1, %rd60;
	shl.b16 	%rs13, %rs5, %r114;
	ld.global.u8 	%rs14, [%rd61];
	or.b16  	%rs15, %rs14, %rs13;
	st.global.u8 	[%rd61], %rs15;
	sub.s32 	%r115, %r112, %r235;
	shl.b32 	%r116, %r115, 2;
	xor.b32  	%r117, %r116, %r115;
	shl.b32 	%r118, %r117, 3;
	xor.b32  	%r119, %r118, %r117;
	shr.u32 	%r120, %r119, 5;
	xor.b32  	%r121, %r120, %r119;
	shr.u32 	%r122, %r121, 7;
	xor.b32  	%r123, %r122, %r121;
	shl.b32 	%r124, %r123, 11;
	xor.b32  	%r125, %r124, %r123;
	shl.b32 	%r126, %r125, 13;
	xor.b32  	%r127, %r126, %r125;
	shr.u32 	%r128, %r127, 17;
	xor.b32  	%r129, %r128, %r127;
	shl.b32 	%r130, %r129, 19;
	xor.b32  	%r131, %r130, %r129;
	add.s32 	%r132, %r131, %r235;
	cvt.u64.u32 	%rd62, %r132;
	mul.lo.s64 	%rd63, %rd62, %rd8;
	shr.u64 	%rd64, %rd63, 32;
	cvt.u32.u64 	%r133, %rd64;
	add.s64 	%rd65, %rd64, 1;
	mul.lo.s64 	%rd66, %rd65, %rd4;
	and.b64  	%rd67, %rd66, 4294967295;
	mul.lo.s64 	%rd68, %rd67, %rd3;
	shr.u64 	%rd69, %rd68, 32;
	cvt.u32.u64 	%r134, %rd69;
	add.s32 	%r135, %r134, %r36;
	mul.wide.u32 	%rd70, %r135, 4;
	add.s64 	%rd71, %rd2, %rd70;
	ld.global.u32 	%r243, [%rd71];
	shl.b32 	%r136, %r133, 1;
	and.b32  	%r137, %r136, 6;
	shr.u64 	%rd72, %rd63, 34;
	add.s64 	%rd73, %rd72, %rd7;
	add.s64 	%rd74, %rd1, %rd73;
	shl.b16 	%rs16, %rs9, %r137;
	ld.global.u8 	%rs17, [%rd74];
	or.b16  	%rs18, %rs17, %rs16;
	st.global.u8 	[%rd74], %rs18;
	add.s32 	%r242, %r242, 4;
	add.s32 	%r241, %r241, -4;
	setp.ne.s32 	%p12, %r241, 0;
	@%p12 bra 	$L__BB1_15;

$L__BB1_16:
	setp.eq.s32 	%p13, %r9, 0;
	@%p13 bra 	$L__BB1_18;

	sub.s32 	%r138, %r243, %r235;
	shl.b32 	%r139, %r138, 2;
	mov.u32 	%r140, 2;
	xor.b32  	%r141, %r139, %r138;
	shl.b32 	%r142, %r141, 3;
	xor.b32  	%r143, %r142, %r141;
	shr.u32 	%r144, %r143, 5;
	xor.b32  	%r145, %r144, %r143;
	shr.u32 	%r146, %r145, 7;
	xor.b32  	%r147, %r146, %r145;
	shl.b32 	%r148, %r147, 11;
	xor.b32  	%r149, %r148, %r147;
	shl.b32 	%r150, %r149, 13;
	xor.b32  	%r151, %r150, %r149;
	shr.u32 	%r152, %r151, 17;
	xor.b32  	%r153, %r152, %r151;
	shl.b32 	%r154, %r153, 19;
	xor.b32  	%r155, %r154, %r153;
	add.s32 	%r156, %r155, %r235;
	cvt.u64.u32 	%rd75, %r156;
	mul.lo.s64 	%rd76, %rd75, %rd8;
	shr.u64 	%rd77, %rd76, 32;
	cvt.u32.u64 	%r157, %rd77;
	and.b32  	%r158, %r242, 1;
	add.s64 	%rd78, %rd77, 1;
	mul.lo.s64 	%rd79, %rd78, %rd4;
	and.b64  	%rd80, %rd79, 4294967295;
	mul.lo.s64 	%rd81, %rd80, %rd3;
	shr.u64 	%rd82, %rd81, 32;
	cvt.u32.u64 	%r159, %rd82;
	mad.lo.s32 	%r160, %r158, %r36, %r159;
	mul.wide.u32 	%rd83, %r160, 4;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.u32 	%r161, [%rd84];
	add.s32 	%r162, %r158, 1;
	shl.b32 	%r163, %r157, 1;
	and.b32  	%r164, %r163, 6;
	shr.u64 	%rd85, %rd76, 34;
	add.s64 	%rd86, %rd85, %rd7;
	add.s64 	%rd87, %rd1, %rd86;
	cvt.u16.u32 	%rs19, %r162;
	shl.b16 	%rs20, %rs19, %r164;
	ld.global.u8 	%rs21, [%rd87];
	or.b16  	%rs22, %rs21, %rs20;
	st.global.u8 	[%rd87], %rs22;
	sub.s32 	%r165, %r161, %r235;
	shl.b32 	%r166, %r165, 2;
	xor.b32  	%r167, %r166, %r165;
	shl.b32 	%r168, %r167, 3;
	xor.b32  	%r169, %r168, %r167;
	shr.u32 	%r170, %r169, 5;
	xor.b32  	%r171, %r170, %r169;
	shr.u32 	%r172, %r171, 7;
	xor.b32  	%r173, %r172, %r171;
	shl.b32 	%r174, %r173, 11;
	xor.b32  	%r175, %r174, %r173;
	shl.b32 	%r176, %r175, 13;
	xor.b32  	%r177, %r176, %r175;
	shr.u32 	%r178, %r177, 17;
	xor.b32  	%r179, %r178, %r177;
	shl.b32 	%r180, %r179, 19;
	xor.b32  	%r181, %r180, %r179;
	add.s32 	%r182, %r181, %r235;
	cvt.u64.u32 	%rd88, %r182;
	mul.lo.s64 	%rd89, %rd88, %rd8;
	shr.u64 	%rd90, %rd89, 32;
	cvt.u32.u64 	%r183, %rd90;
	sub.s32 	%r184, %r140, %r158;
	shl.b32 	%r185, %r183, 1;
	and.b32  	%r186, %r185, 6;
	shr.u64 	%rd91, %rd89, 34;
	add.s64 	%rd92, %rd91, %rd7;
	add.s64 	%rd93, %rd1, %rd92;
	cvt.u16.u32 	%rs23, %r184;
	shl.b16 	%rs24, %rs23, %r186;
	ld.global.u8 	%rs25, [%rd93];
	or.b16  	%rs26, %rs25, %rs24;
	st.global.u8 	[%rd93], %rs26;

$L__BB1_18:
	mov.u64 	%rd109, exitFlag;
	atom.global.add.u32 	%r187, [%rd109], 0;
	setp.ne.s32 	%p14, %r187, 0;
	@%p14 bra 	$L__BB1_28;

	setp.eq.s32 	%p15, %r36, 0;
	bar.sync 	0;
	@%p15 bra 	$L__BB1_26;

	mov.u32 	%r188, 0;
	mov.u32 	%r244, %r188;

$L__BB1_21:
	mul.wide.u32 	%rd95, %r244, 4;
	add.s64 	%rd96, %rd2, %rd95;
	ld.global.u32 	%r190, [%rd96];
	sub.s32 	%r191, %r190, %r235;
	shl.b32 	%r192, %r191, 2;
	xor.b32  	%r193, %r192, %r191;
	shl.b32 	%r194, %r193, 3;
	xor.b32  	%r195, %r194, %r193;
	shr.u32 	%r196, %r195, 5;
	xor.b32  	%r197, %r196, %r195;
	shr.u32 	%r198, %r197, 7;
	xor.b32  	%r199, %r198, %r197;
	shl.b32 	%r200, %r199, 11;
	xor.b32  	%r201, %r200, %r199;
	shl.b32 	%r202, %r201, 13;
	xor.b32  	%r203, %r202, %r201;
	shr.u32 	%r204, %r203, 17;
	xor.b32  	%r205, %r204, %r203;
	shl.b32 	%r206, %r205, 19;
	xor.b32  	%r207, %r206, %r205;
	add.s32 	%r208, %r207, %r235;
	cvt.u64.u32 	%rd97, %r208;
	mul.lo.s64 	%rd98, %rd97, %rd8;
	shr.u64 	%rd99, %rd98, 32;
	cvt.u32.u64 	%r28, %rd99;
	mov.u32 	%r245, %r36;
	mov.u32 	%r246, %r188;

$L__BB1_22:
	mul.wide.u32 	%rd100, %r245, 4;
	add.s64 	%rd101, %rd2, %rd100;
	ld.global.u32 	%r209, [%rd101];
	sub.s32 	%r210, %r209, %r235;
	shl.b32 	%r211, %r210, 2;
	xor.b32  	%r212, %r211, %r210;
	shl.b32 	%r213, %r212, 3;
	xor.b32  	%r214, %r213, %r212;
	shr.u32 	%r215, %r214, 5;
	xor.b32  	%r216, %r215, %r214;
	shr.u32 	%r217, %r216, 7;
	xor.b32  	%r218, %r217, %r216;
	shl.b32 	%r219, %r218, 11;
	xor.b32  	%r220, %r219, %r218;
	shl.b32 	%r221, %r220, 13;
	xor.b32  	%r222, %r221, %r220;
	shr.u32 	%r223, %r222, 17;
	xor.b32  	%r224, %r223, %r222;
	shl.b32 	%r225, %r224, 19;
	xor.b32  	%r226, %r225, %r224;
	add.s32 	%r227, %r226, %r235;
	cvt.u64.u32 	%rd102, %r227;
	mul.lo.s64 	%rd103, %rd102, %rd8;
	shr.u64 	%rd104, %rd103, 32;
	cvt.u32.u64 	%r228, %rd104;
	setp.eq.s32 	%p16, %r28, %r228;
	add.s32 	%r246, %r246, 1;
	@%p16 bra 	$L__BB1_25;

	add.s32 	%r245, %r245, 1;
	setp.lt.u32 	%p17, %r246, %r36;
	@%p17 bra 	$L__BB1_22;

	add.s32 	%r244, %r244, 1;
	setp.lt.u32 	%p18, %r244, %r36;
	@%p18 bra 	$L__BB1_21;
	bra.uni 	$L__BB1_26;

$L__BB1_25:
	add.s32 	%r235, %r235, %r4;
	// begin inline asm
	mov.u64 	%rd105, %clock64;
	// end inline asm
	sub.s64 	%rd106, %rd105, %rd11;
	cvt.rn.f32.s64 	%f3, %rd106;
	div.rn.f32 	%f4, %f3, 0f49742400;
	setp.lt.f32 	%p19, %f4, 0f3F800000;
	@%p19 bra 	$L__BB1_2;
	bra.uni 	$L__BB1_28;

$L__BB1_26:
	mov.u64 	%rd110, exitFlag;
	atom.global.add.u32 	%r229, [%rd110], 0;
	setp.ne.s32 	%p20, %r229, 0;
	@%p20 bra 	$L__BB1_28;

	ld.param.u64 	%rd113, [reduce_param_4];
	cvta.to.global.u64 	%rd112, %rd113;
	mov.u64 	%rd111, exitFlag;
	ld.param.u32 	%r234, [reduce_param_1];
	bar.sync 	0;
	st.global.u32 	[%rd112], %r235;
	st.global.u32 	[%rd112+4], %r234;
	atom.global.add.u32 	%r230, [%rd111], 1;
	bar.sync 	0;

$L__BB1_28:
	ret;

}

