// Seed: 2938599421
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout tri0 id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_0 = 0;
  logic [!  -1 : 1] id_12 = id_9;
  parameter id_13 = 1;
  assign id_6 = -1 - -1;
endmodule
module module_1 (
    output wor  id_0,
    input  tri  id_1,
    input  wire id_2,
    output wor  id_3
);
  parameter id_5 = 1'b0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
