module MSB(input logic clk,input logic [31:0]A,Q, output logic [31:0]QM);

always_ff@(posedge clk)
begin

case(A[31])
   0:Q[0] = 1;
   1:Q[0] = 0;
endcase

QM = Q;
end

endmodule
