{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@238:248@HdlStmAssign", "end\n\nassign dest_ready = ~dest_mem_data_valid | dest_mem_data_ready;\nassign dest_last = dest_beat_counter == dest_burst_len;\n\nassign dest_beat = dest_valid & dest_ready;\nassign dest_last_beat = dest_last & dest_beat;\nassign dest_raddr = {dest_id_reduced,dest_beat_counter};\n\nassign dest_burst_valid = dest_data_request_id != dest_id_next;\nassign dest_burst_ready = ~dest_valid | dest_last_beat;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_burst_memory.v@239:249", "\nassign dest_ready = ~dest_mem_data_valid | dest_mem_data_ready;\nassign dest_last = dest_beat_counter == dest_burst_len;\n\nassign dest_beat = dest_valid & dest_ready;\nassign dest_last_beat = dest_last & dest_beat;\nassign dest_raddr = {dest_id_reduced,dest_beat_counter};\n\nassign dest_burst_valid = dest_data_request_id != dest_id_next;\nassign dest_burst_ready = ~dest_valid | dest_last_beat;\n\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@240:250", "assign dest_ready = ~dest_mem_data_valid | dest_mem_data_ready;\nassign dest_last = dest_beat_counter == dest_burst_len;\n\nassign dest_beat = dest_valid & dest_ready;\nassign dest_last_beat = dest_last & dest_beat;\nassign dest_raddr = {dest_id_reduced,dest_beat_counter};\n\nassign dest_burst_valid = dest_data_request_id != dest_id_next;\nassign dest_burst_ready = ~dest_valid | dest_last_beat;\n\n/*\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@235:245", "  if (src_last_beat == 1'b1) begin\n    burst_len_mem[src_id_reduced] <= src_burst_len_data[BYTES_PER_BURST_WIDTH:DMA_LENGTH_ALIGN];\n  end\nend\n\nassign dest_ready = ~dest_mem_data_valid | dest_mem_data_ready;\nassign dest_last = dest_beat_counter == dest_burst_len;\n\nassign dest_beat = dest_valid & dest_ready;\nassign dest_last_beat = dest_last & dest_beat;\nassign dest_raddr = {dest_id_reduced,dest_beat_counter};\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@236:246", "    burst_len_mem[src_id_reduced] <= src_burst_len_data[BYTES_PER_BURST_WIDTH:DMA_LENGTH_ALIGN];\n  end\nend\n\nassign dest_ready = ~dest_mem_data_valid | dest_mem_data_ready;\nassign dest_last = dest_beat_counter == dest_burst_len;\n\nassign dest_beat = dest_valid & dest_ready;\nassign dest_last_beat = dest_last & dest_beat;\nassign dest_raddr = {dest_id_reduced,dest_beat_counter};\n\n"]], "Diff Content": {"Delete": [[243, "assign dest_beat = dest_valid & dest_ready;\n"]], "Add": []}}