{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port ap_start -pg 1 -y 940 -defaultsOSRD
preplace port sys_reset -pg 1 -y 200 -defaultsOSRD
preplace port sys_clk -pg 1 -y 180 -defaultsOSRD
preplace port S_AXIS -pg 1 -y 770 -defaultsOSRD
preplace port pcie_mgt -pg 1 -y 100 -defaultsOSRD
preplace port clk -pg 1 -y 1100 -defaultsOSRD
preplace port M_AXIS -pg 1 -y 700 -defaultsOSRD
preplace port rst_n -pg 1 -y 810 -defaultsOSRD
preplace portBus cols1 -pg 1 -y 1000 -defaultsOSRD
preplace portBus rows0 -pg 1 -y 830 -defaultsOSRD
preplace portBus rows1 -pg 1 -y 980 -defaultsOSRD
preplace portBus cols0 -pg 1 -y 850 -defaultsOSRD
preplace inst BRAM0 -pg 1 -lvl 3 -y 750 -defaultsOSRD
preplace inst Riffa_Axis -pg 1 -lvl 2 -y 890 -defaultsOSRD
preplace inst BRAM1 -pg 1 -lvl 3 -y 870 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -y 1180 -defaultsOSRD
preplace inst riffa_controller -pg 1 -lvl 1 -y 550 -defaultsOSRD
preplace inst PCIE -pg 1 -lvl 2 -y 150 -defaultsOSRD
preplace netloc Conn1 1 2 2 NJ 100 NJ
preplace netloc Riffa_Axis_BRAM0_PORTA 1 2 1 1230
preplace netloc Riffa_Axis_BRAM0_PORTB 1 2 1 1240
preplace netloc Riffa_Axis_BRAM1_PORTA 1 2 1 1240
preplace netloc PCIE_pcie3_cfg_status 1 0 3 120 320 NJ 320 1130
preplace netloc Riffa_Axis_BRAM1_PORTB 1 2 1 1230
preplace netloc rows0_0_1 1 0 2 NJ 830 NJ
preplace netloc Riffa_Axis_CHNL_TX_OFF 1 0 3 110 780 700J 680 1110
preplace netloc riffa_controller_CHNL_TX 1 1 1 620
preplace netloc Riffa_Axis_M_AXIS 1 2 2 1210J 680 1450J
preplace netloc PCIE_m_axis_cq 1 0 3 100 300 NJ 300 1220
preplace netloc PCIE_user_clk 1 0 3 50 230 630 350 1230
preplace netloc sys_reset_0_1 1 0 2 NJ 200 NJ
preplace netloc Riffa_Axis_CHNL_TX_LEN 1 0 3 40 290 660J 390 1150
preplace netloc riffa_controller_CHNL_TX_DATA_VALID 1 1 1 550
preplace netloc Riffa_Axis_ap_start1 1 2 2 1190J 940 NJ
preplace netloc Riffa_Axis_CHNL_RX_ACK 1 0 3 70 260 700J 360 1180
preplace netloc riffa_controller_CHNL_TX_LEN 1 1 1 600
preplace netloc PCIE_m_axis_rc 1 0 3 110 310 NJ 310 1140
preplace netloc Riffa_Axis_cols1 1 2 2 1200J 950 1450J
preplace netloc Riffa_Axis_rows1 1 2 2 1210J 980 NJ
preplace netloc Riffa_Axis_CHNL_TX_LAST 1 0 3 30 280 670J 380 1160
preplace netloc riffa_controller_PCIE3_CFG_INTERRUPT 1 1 1 640
preplace netloc Riffa_Axis_CHNL_TX_DATA 1 0 3 120 790 640J 660 1140
preplace netloc riffa_controller_CHNL_RX_DATA_REN 1 1 1 570
preplace netloc riffa_controller_M_AXIS_CC 1 1 1 550
preplace netloc clk_wiz_0_clk_out1 1 0 4 90 340 650 650 1220 1100 NJ
preplace netloc cols0_0_1 1 0 2 NJ 850 NJ
preplace netloc sys_clk_0_1 1 0 2 NJ 180 NJ
preplace netloc PCIE_user_reset 1 0 3 60 240 710J 340 1110
preplace netloc riffa_controller_CHNL_TX_DATA 1 1 1 560
preplace netloc S_AXIS_1 1 0 2 NJ 770 NJ
preplace netloc rst_n_0_1 1 0 2 NJ 810 NJ
preplace netloc Riffa_Axis_CHNL_RX_DATA_READY 1 0 3 80 270 690J 370 1170
preplace netloc riffa_controller_PCIE3_CFG_MSI 1 1 1 580
preplace netloc PCIE_pcie_cfg_fc 1 0 3 130 330 NJ 330 1120
preplace netloc Riffa_Axis_CHNL_TX_DATA_VALID 1 0 3 130 760 670J 670 1130
preplace netloc Riffa_Axis_CHNL_TX 1 0 3 20 250 680J 400 1120
preplace netloc riffa_controller_CHNL_TX_OFF 1 1 1 580
preplace netloc riffa_controller_M_AXIS_RQ 1 1 1 560
preplace netloc riffa_controller_CHNL_RX_ACK 1 1 1 590
preplace netloc riffa_controller_CHNL_TX_LAST 1 1 1 610
levelinfo -pg 1 0 340 920 1350 1480 -top 0 -bot 1300
",
}
0
