library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- clock multiplier
entity clk_mult is 
	port(clk : in std_logic; 
		  q : out std_logic
		  );
end clk_mult;


architecture behav of clk_mult is
signal temp: integer range 0 to 7000000 := 0;
signal clk_out : std_logic := '0';
begin
	process (clk) begin
		if (rising_edge(clk)) then
			temp <= temp + 1;
			if (temp = 7000000) then
			clk_out <= not clk_out;
			temp <= 0;
			end if;
		end if;
	end process;
	q <= clk_out;
end behav;  