
NN Prediction: 1


NN Prediction: 3


D:\hls\C++\test\DNN\solution1\sim\verilog>set PATH= 

D:\hls\C++\test\DNN\solution1\sim\verilog>call D:/Xilinx/Vivado/2021.1/bin/xelab xil_defaultlib.apatb_DNN_top glbl -Oenable_linking_all_libraries  -prj DNN.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib "ieee_proposed=./ieee_proposed" -s DNN  
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_DNN_top glbl -Oenable_linking_all_libraries -prj DNN.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s DNN 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/ip/xil_defaultlib/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/ip/xil_defaultlib/DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_fcmp_32ns_32ns_1_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/ip/xil_defaultlib/DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_fdiv_32ns_32ns_32_7_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/ip/xil_defaultlib/DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_fexp_32ns_32ns_32_4_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/ip/xil_defaultlib/DNN_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_fmul_32ns_32ns_32_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/AESL_automem_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_DNN_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_conv1_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_conv1_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_117_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_117_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_126_4_fc1_weight_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_135_6_fc2_weight_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_143_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_143_8_output_weight_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_150_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_150_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_153_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_153_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_158_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_158_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_1_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_conv2_kernel_2_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_DNN_Pipeline_VITIS_LOOP_78_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_DNN_Pipeline_VITIS_LOOP_78_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_fadd_32ns_32ns_32_3_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_fadd_32ns_32ns_32_3_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_fc2_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_fc2_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_fcmp_32ns_32ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_fcmp_32ns_32ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_fdiv_32ns_32ns_32_7_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_fdiv_32ns_32ns_32_7_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_fexp_32ns_32ns_32_4_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_fexp_32ns_32ns_32_4_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_flatten_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_flatten_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_pool1_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_pool1_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_pool2_output_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_pool2_output_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_temp_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_temp_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN_temp_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNN_temp_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/hls/C++/test/DNN/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_pkg
Compiling package floating_point_v7_1_12.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.DNN_temp_input
Compiling module xil_defaultlib.DNN_conv1_output
Compiling module xil_defaultlib.DNN_pool1_output
Compiling module xil_defaultlib.DNN_pool2_output_0_0
Compiling module xil_defaultlib.DNN_flatten_output
Compiling module xil_defaultlib.DNN_fc2_output
Compiling module xil_defaultlib.DNN_temp_output
Compiling module xil_defaultlib.DNN_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_1
Compiling module xil_defaultlib.DNN_DNN_Pipeline_2
Compiling module xil_defaultlib.DNN_DNN_Pipeline_3
Compiling module xil_defaultlib.DNN_DNN_Pipeline_4
Compiling module xil_defaultlib.DNN_DNN_Pipeline_5
Compiling module xil_defaultlib.DNN_DNN_Pipeline_6
Compiling module xil_defaultlib.DNN_DNN_Pipeline_7
Compiling module xil_defaultlib.DNN_DNN_Pipeline_8
Compiling module xil_defaultlib.DNN_DNN_Pipeline_9
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_18_1...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_24_3...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_60_1...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_41_1...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_41_1...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_41_1...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_41_1...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_41_1...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_41_1...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_41_1...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_41_1...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_41_1...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_41_1...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_78_1
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_117_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_126_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_135_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_143_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_143_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_143_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_143_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_143_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_143_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_143_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_143_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_143_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_143_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_143_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_143_...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=43,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [delay_default]
Compiling architecture synth of entity floating_point_v7_1_12.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=23,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.delay_s [\delay_s(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.delay_s [\delay_s(width=9,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=34,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=36,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=5,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z020...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z020...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=33)\]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000111100")(0...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=32)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2)\]
Compiling architecture synth of entity floating_point_v7_1_12.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_exp [\flt_exp(c_xdevicefamily="zynq",...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.DNN_fexp_32ns_32ns_32_4_full_dsp...
Compiling module xil_defaultlib.DNN_fexp_32ns_32ns_32_4_full_dsp...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_143_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_150_...
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.DNN_fdiv_32ns_32ns_32_7_no_dsp_1...
Compiling module xil_defaultlib.DNN_fdiv_32ns_32ns_32_7_no_dsp_1...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_153_...
Compiling module xil_defaultlib.DNN_DNN_Pipeline_VITIS_LOOP_158_...
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z020...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_12.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture rtl of entity floating_point_v7_1_12.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_12.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_12.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.DNN_fadd_32ns_32ns_32_3_full_dsp...
Compiling module xil_defaultlib.DNN_fadd_32ns_32ns_32_3_full_dsp...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_12.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_12.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_12.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.DNN_fmul_32ns_32ns_32_2_max_dsp_...
Compiling module xil_defaultlib.DNN_fmul_32ns_32ns_32_2_max_dsp_...
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_12.fp_cmp [\fp_cmp(c_xdevicefamily="zynq",c...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.DNN_fcmp_32ns_32ns_1_2_no_dsp_1_...
Compiling module xil_defaultlib.DNN_fcmp_32ns_32ns_1_2_no_dsp_1
Compiling module xil_defaultlib.DNN
Compiling module xil_defaultlib.AESL_automem_input_r
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_DNN_top
Compiling module work.glbl
Built simulation snapshot DNN

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source D:/hls/C++/test/DNN/solution1/sim/verilog/xsim.dir/DNN/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jun  2 16:40:57 2023...

****** xsim v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/DNN/xsim_script.tcl
# xsim {DNN} -autoloadwcfg -tclbatch {DNN.tcl}
Time resolution is 1 ps
source DNN.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [0.00%] @ "165000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9285 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9285 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9285 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U274/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9285 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U275/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9285 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U276/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9285 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U277/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9285 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U278/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9285 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U279/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9285 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12885 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12885 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U274/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12885 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U275/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12885 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U276/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12885 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U277/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12885 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U278/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12885 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U279/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12885 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12885 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U274/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U275/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U276/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U277/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U278/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U279/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 16455 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U274/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U275/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U276/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U277/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U278/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U279/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 18645 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20445 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U274/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20445 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U275/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20445 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U277/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20445 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U278/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20445 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U279/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20445 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20445 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20445 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20445 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20445 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U276/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 20445 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 21105 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 2 [100.00%] @ "22035000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31125 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31125 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U275/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31125 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U276/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31125 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31125 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U274/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31125 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U277/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31125 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U278/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31125 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U279/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 31125 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34725 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34725 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U274/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34725 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U275/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34725 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U276/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34725 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U277/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34725 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U278/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34725 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U279/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34725 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 34725 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U274/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U275/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U276/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U277/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U278/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U279/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 38295 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U274/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U275/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U276/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U277/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U278/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U279/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U296/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U299/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U297/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 40485 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U298/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42285 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U275/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42285 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U276/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42285 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U277/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42285 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U278/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42285 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U279/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42285 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U280/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42285 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U294/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42285 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U295/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42285 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U273/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42285 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U274/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42285 ns  Iteration: 12  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U293/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 42945 ns  Iteration: 11  Process: /apatb_DNN_top/AESL_inst_DNN/fadd_32ns_32ns_32_3_full_dsp_1_U272/DNN_fadd_32ns_32ns_32_3_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: D:/Xilinx/Vivado/2021.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 2 [100.00%] @ "43875000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 44055 ns : File "D:/hls/C++/test/DNN/solution1/sim/verilog/DNN.autotb.v" Line 249
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1059.582 ; gain = 0.000
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jun  2 16:41:13 2023...

NN Prediction: 1


NN Prediction: 3

