<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='simpcon.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: simpcon
    <br/>
    Created: Nov 28, 2005
    <br/>
    Updated: Nov 13, 2007
    <br/>
    SVN Updated: Jun  1, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     System on Chip
    
    <br/>
    Language:
    
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     SimpCon is a specification for a simple and efficient system-on-chip (SoC) interconnect. SimpCon provides single cycle commands and provisions for pipelining of read and write connections. SimpCon is public domain and freely available.
     <br/>
     Translation to and from Wishbone, the opencores standard interface, are provided.
     <br/>
     Documentation is in the CVS at
     
      http://www.opencores.org/cvsweb.cgi/~checkout~/simpcon/doc/simpcon.pdf
     
     <br/>
     A paper published at the Austrochip on SimpCon is available from:
     <br/>
     
      http://www.jopdesign.com/doc/simpcon_austrochip2007.pdf
     
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - Synchronous interface
     <br/>
     - Master/Slave connection
     <br/>
     - Piplined transactions
     <br/>
     - Low resource usage
     <br/>
     - Simple to implement
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - First draft document written
     <br/>
     - Master implemented for JOP in Cyclone and Spartan-3
     <br/>
     - Slave for SRAM access (read pipeline level 2)
     <br/>
     - JOP IO devices connected as SimpCon slaves
     <br/>
     - Wishbone/SimpCon bridge available
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
