{"top":"global.DesignTop",
"namespaces":{
  "global":{
    "modules":{
      "DesignTop":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in_arg_1_0_0",["Array",16,"BitIn"]],
          ["out_0_0",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_335_339_340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_341_345_346":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const0__334":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const7__338":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "const7__344":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$add_wen":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",5]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$c1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$cnt$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h00"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$cnt$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",5]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$cnt$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",5]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$cnt$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",5]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",5],"5'h00"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$depth_m1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",5]},
            "modargs":{"value":[["BitVector",5],"5'h0a"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$eq_depth":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",5]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",10], "has_init":["Bool",false], "width":["Int",16]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$raddr$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",4]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$raddr$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h0"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$raddr$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h1"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$raddr$eq":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$raddr$maxval":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h9"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$raddr$mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",4]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h0"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",4]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",4]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",4]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",4],"4'h0"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$state$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",1]},
            "modargs":{"value":[["BitVector",1],"1'h0"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$state$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$state$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$state$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$state0":{
            "modref":"corebit.not"
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$valid":{
            "modref":"corebit.and"
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$waddr$add":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",4]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$waddr$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h0"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$waddr$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h1"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$waddr$eq":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",4]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$waddr$maxval":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h9"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$waddr$mux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",4]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",4]},
            "modargs":{"value":[["BitVector",4],"4'h0"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$clrMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",4]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$enMux":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",4]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",4]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",4],"4'h0"]}
          },
          "lb_p4_clamped_stencil_update_stream$mem_1$wen_ext":{
            "genref":"coreir.zext",
            "genargs":{"width_in":["Int",1], "width_out":["Int",5]}
          },
          "lb_p4_clamped_stencil_update_stream_wen":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "mul_337_338_339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_343_344_345":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["const0__334.out","add_335_339_340.in0"],
          ["mul_337_338_339.out","add_335_339_340.in1"],
          ["add_341_345_346.in0","add_335_339_340.out"],
          ["mul_343_344_345.out","add_341_345_346.in1"],
          ["self.out_0_0","add_341_345_346.out"],
          ["mul_337_338_339.in1","const7__338.out"],
          ["mul_343_344_345.in1","const7__344.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$wen_ext.out","lb_p4_clamped_stencil_update_stream$mem_1$add_wen.in0"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$cnt$reg0.out","lb_p4_clamped_stencil_update_stream$mem_1$add_wen.in1"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$cnt$clrMux.in0","lb_p4_clamped_stencil_update_stream$mem_1$add_wen.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$eq_depth.in1","lb_p4_clamped_stencil_update_stream$mem_1$add_wen.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$state$clrMux.in0.0","lb_p4_clamped_stencil_update_stream$mem_1$c1.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$cnt$clrMux.in1","lb_p4_clamped_stencil_update_stream$mem_1$cnt$c0.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$cnt$enMux.in1","lb_p4_clamped_stencil_update_stream$mem_1$cnt$clrMux.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$cnt$reg0.out","lb_p4_clamped_stencil_update_stream$mem_1$cnt$enMux.in0"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$cnt$reg0.in","lb_p4_clamped_stencil_update_stream$mem_1$cnt$enMux.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$state0.out","lb_p4_clamped_stencil_update_stream$mem_1$cnt$enMux.sel"],
          ["self.clk","lb_p4_clamped_stencil_update_stream$mem_1$cnt$reg0.clk"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$eq_depth.in0","lb_p4_clamped_stencil_update_stream$mem_1$depth_m1.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$state$enMux.sel","lb_p4_clamped_stencil_update_stream$mem_1$eq_depth.out"],
          ["self.clk","lb_p4_clamped_stencil_update_stream$mem_1$mem.clk"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$reg0.out","lb_p4_clamped_stencil_update_stream$mem_1$mem.raddr"],
          ["mul_337_338_339.in0","lb_p4_clamped_stencil_update_stream$mem_1$mem.rdata"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$reg0.out","lb_p4_clamped_stencil_update_stream$mem_1$mem.waddr"],
          ["self.in_arg_1_0_0","lb_p4_clamped_stencil_update_stream$mem_1$mem.wdata"],
          ["lb_p4_clamped_stencil_update_stream_wen.out","lb_p4_clamped_stencil_update_stream$mem_1$mem.wen"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$reg0.out","lb_p4_clamped_stencil_update_stream$mem_1$raddr$add.in0"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$raddr$c1.out","lb_p4_clamped_stencil_update_stream$mem_1$raddr$add.in1"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$raddr$mux.in0","lb_p4_clamped_stencil_update_stream$mem_1$raddr$add.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$raddr$mux.in1","lb_p4_clamped_stencil_update_stream$mem_1$raddr$c0.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$reg0.out","lb_p4_clamped_stencil_update_stream$mem_1$raddr$eq.in0"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$raddr$maxval.out","lb_p4_clamped_stencil_update_stream$mem_1$raddr$eq.in1"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$raddr$mux.sel","lb_p4_clamped_stencil_update_stream$mem_1$raddr$eq.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$clrMux.in0","lb_p4_clamped_stencil_update_stream$mem_1$raddr$mux.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$clrMux.in1","lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$c0.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$enMux.in1","lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$clrMux.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$reg0.out","lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$enMux.in0"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$reg0.in","lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$enMux.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$valid.out","lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$enMux.sel"],
          ["self.clk","lb_p4_clamped_stencil_update_stream$mem_1$raddr$r$reg0.clk"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$state$clrMux.in1","lb_p4_clamped_stencil_update_stream$mem_1$state$c0.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$state$enMux.in1","lb_p4_clamped_stencil_update_stream$mem_1$state$clrMux.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$state$reg0.out","lb_p4_clamped_stencil_update_stream$mem_1$state$enMux.in0"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$state$reg0.in","lb_p4_clamped_stencil_update_stream$mem_1$state$enMux.out"],
          ["self.clk","lb_p4_clamped_stencil_update_stream$mem_1$state$reg0.clk"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$state0.in","lb_p4_clamped_stencil_update_stream$mem_1$state$reg0.out.0"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$valid.in0","lb_p4_clamped_stencil_update_stream$mem_1$state$reg0.out.0"],
          ["lb_p4_clamped_stencil_update_stream_wen.out","lb_p4_clamped_stencil_update_stream$mem_1$valid.in1"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$reg0.out","lb_p4_clamped_stencil_update_stream$mem_1$waddr$add.in0"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$waddr$c1.out","lb_p4_clamped_stencil_update_stream$mem_1$waddr$add.in1"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$waddr$mux.in0","lb_p4_clamped_stencil_update_stream$mem_1$waddr$add.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$waddr$mux.in1","lb_p4_clamped_stencil_update_stream$mem_1$waddr$c0.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$reg0.out","lb_p4_clamped_stencil_update_stream$mem_1$waddr$eq.in0"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$waddr$maxval.out","lb_p4_clamped_stencil_update_stream$mem_1$waddr$eq.in1"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$waddr$mux.sel","lb_p4_clamped_stencil_update_stream$mem_1$waddr$eq.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$clrMux.in0","lb_p4_clamped_stencil_update_stream$mem_1$waddr$mux.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$clrMux.in1","lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$c0.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$enMux.in1","lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$clrMux.out"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$reg0.out","lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$enMux.in0"],
          ["lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$reg0.in","lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$enMux.out"],
          ["lb_p4_clamped_stencil_update_stream_wen.out","lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$enMux.sel"],
          ["self.clk","lb_p4_clamped_stencil_update_stream$mem_1$waddr$r$reg0.clk"],
          ["lb_p4_clamped_stencil_update_stream_wen.out","lb_p4_clamped_stencil_update_stream$mem_1$wen_ext.in.0"],
          ["self.in_arg_1_0_0","mul_343_344_345.in0"]
        ]
      }
    }
  }
}
}