module top_module (
    input wire clk,
    input wire reset,
    output reg [3:0] q
	);
    
    always @(posedge clk) begin
        if(reset)
            q <= 4'h1;
        else if( q < 4'ha)
            q <= q+1'h1;
        else
            q <= 4'h1;
    end

endmodule
