<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s" xml:lang="tr">
<title>CMSIS</title>
<indexterm><primary>CMSIS</primary></indexterm>
<simplesect>
    <title>Topics    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group__stm32f4xx">Stm32f4xx</link></para>
</listitem>
            <listitem><para><link linkend="_group__stm32f4xx__system">Stm32f4xx_system</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<simplesect>
    <title>Değişkenler    </title>
        <itemizedlist>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab0ec7102960640751d44e92ddac994f0">CR1</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gafdfa307571967afb1d97943e982b6586">CR2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf9d6c604e365c7d9d7601bf4ef373498">SMPR1</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga6ac83fae8377c7b7fcae50fa4211b0e8">SMPR2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga427dda1678f254bd98b1f321d7194a3b">JOFR1</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga11e65074b9f06b48c17cdfa5bea9f125">JOFR2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga613f6b76d20c1a513976b920ecd7f4f8">JOFR3</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2fd59854223e38158b4138ee8e913ab3">JOFR4</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga24c3512abcc90ef75cf3e9145e5dbe9b">HTR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga9f8712dfef7125c0bb39db11f2b7416b">LTR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga3302e1bcfdfbbfeb58779d0761fb377c">SQR1</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaab440b0ad8631f5666dd32768a89cf60">SQR2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga97e40d9928fa25a5628d6442f0aa6c0f">SQR3</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga75e0cc079831adcc051df456737d3ae4">JSQR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga22fa21352be442bd02f9c26a1013d598">JDR1</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gae9156af81694b7a85923348be45a2167">JDR2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga3a54028253a75a470fccf841178cba46">JDR3</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga9274ceea3b2c6d5c1903d0a7abad91a1">JDR4</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga876dd0a8546697065f406b7543e27af2">CSR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga5e1322e27c40bf91d172f9673f205c97">CCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga760f86a1a18dffffda54fc15a977979f">CDR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga6921aa1c578a7d17c6e0eb33a73b6630">TIR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaed87bed042dd9523ce086119a3bab0ea">TDTR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaded1359e1a32512910bff534d57ade68">TDLR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga90f7c1cf22683459c632d6040366eddf">TDHR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga0acc8eb90b17bef5b9e03c7ddaacfb0b">RIR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga9563d8a88d0db403b8357331bea83a2e">RDTR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gae1c569688eedd49219cd505b9c22121b">RDLR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga7f11f42ba9d3bc5cd4a4f5ea0214608e">RDHR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga92036953ac673803fe001d843fea508b">FR1</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga7f7d80b45b7574463d7030fc8a464582">FR2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga27af4e9f888f0b7b1e8da7e002d98798">MCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gacdd4c1b5466be103fb2bb2a225b1d3a9">MSR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga87e3001757a0cd493785f1f3337dd0e8">TSR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaccf4141cee239380d0ad4634ee21dbf6">RF0R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga02b589bb589df4f39e549dca4d5abb08">RF1R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2b39f943954e0e7d177b511d9074a0b7">ESR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga5c0fcd3e7b4c59ab1dd68f6bd8f74e07">BTR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1gaae28ab86a4ae57ed057ed1ea89a6d34b">RESERVED0</link> [88]</para>
</listitem>
            <listitem><para><link linkend="_struct_c_a_n___tx_mail_box___type_def">CAN_TxMailBox_TypeDef</link> <link linkend="_group___c_m_s_i_s_1gae37503ab1a7bbd29846f94cdadf0a9ef">sTxMailBox</link> [3]</para>
</listitem>
            <listitem><para><link linkend="_struct_c_a_n___f_i_f_o_mail_box___type_def">CAN_FIFOMailBox_TypeDef</link> <link linkend="_group___c_m_s_i_s_1ga21b030b34e131f7ef6ea273416449fe4">sFIFOMailBox</link> [2]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga4bb07a7828fbd5fe86f6a5a3545c177d">RESERVED1</link> [12]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga1cb734df34f6520a7204c4c70634ebba">FMR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaaa6f4cf1f16aaa6d17ec6c410db76acf">FM1R</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaae0256ae42106ee7f87fc7e5bdb779d4">FS1R</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1gaf2b40c5e36a5e861490988275499e158">RESERVED3</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf1405e594e39e5b34f9499f680157a25">FFA1R</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1gac0018930ee9f18afda25b695b9a4ec16">RESERVED4</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaaf76271f4ab0b3deb3ceb6e2ac0d62d0">FA1R</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga269f31b91d0f38a48061b76ecc346f55">RESERVED5</link> [8]</para>
</listitem>
            <listitem><para><link linkend="_struct_c_a_n___filter_register___type_def">CAN_FilterRegister_TypeDef</link> <link linkend="_group___c_m_s_i_s_1ga31bd74513e6e599319702ad34113bf59">sFilterRegister</link> [28]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</link></para>
</listitem>
            <listitem><para>__IO uint8_t <link linkend="_group___c_m_s_i_s_1ga601d7b0ba761c987db359b2d7173b7e0">IDR</link></para>
</listitem>
            <listitem><para>uint8_t <link linkend="_group___c_m_s_i_s_1gaa7d2bd5481ee985778c410a7e5826b71">RESERVED0</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30">RESERVED1</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga896bbb7153af0b67ad772360feaceeb4">SWTRIGR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac2bb55b037b800a25852736afdd7a258">DHR12R1</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gae9028b8bcb5118b7073165fb50fcd559">DHR12L1</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gad0a200e12acad17a5c7d2059159ea7e1">DHR8R1</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga804c7e15dbb587c7ea25511f6a7809f7">DHR12R2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2e45f9c9d67e384187b25334ba0a3e3d">DHR12L2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga4c435f0e34ace4421241cd5c3ae87fc2">DHR8R2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga1590b77e57f17e75193da259da72095e">DHR12RD</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gacc269320aff0a6482730224a4b641a59">DHR12LD</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga9590269cba8412f1be96b0ddb846ef44">DHR8RD</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaa710505be03a41981c35bacc7ce20746">DOR1</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaba9fb810b0cf6cbc1280c5c63be2418b">DOR2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga24df28d0e440321b21f6f07b3bb93dea">IDCODE</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga5eaefc557573ae7bdc632ef6b6d574b5">APB1FZ</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga4628a8c32f97ef93b15b2b503ef90c75">APB2FZ</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaa196fddf0ba7d6e3ce29bdb04eb38b94">RISR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga524e134cec519206cb41d0545e382978">MISR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga9cc4ec74be864c929261e0810f2fd7f0">ESCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf751d49ef824c1636c78822ecae066f4">ESUR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga919b70dd8762e44263a02dfbafc7b8ce">CWSTRTR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaa3ccc5d081bbee3c61ae9aa5e0c83af9">CWSIZER</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf60258ad5a25addc1e8969665d0c1731">NDTR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaef55be3d948c22dd32a97e8d4f8761fd">PAR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga63b4d166f4ab5024db6b493a7ab7b640">M0AR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaee7782244ceb4791d9a3891804ac47ac">M1AR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga5d5cc7f32884945503dd29f8f6cbb415">FCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga5cdef358e9e95b570358e1f6a3a7f492">LISR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga6fe40f7ac1a18c2726b328b5ec02b262">HISR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac4f7bf4cb172024bfc940c00167cd04e">LIFCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac55c27aeea4107813c1e7da3fcf46961">HIFCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab3c49a96815fcbee63d95e1e74f20e75">ISR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga17e8aa3d2c6464eba518c8ccf28c173d">FGMAR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf3d84e911bbb2bf8cfa6d5e1dfe01afe">FGOR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2ab8fa08f05f63b322b38013283e6fa0">BGMAR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga29e2e00c79be42d49f6f189c207cc664">BGOR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gadd402fd3aa4845802f08f8df79a5a72a">FGPFCCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga3b7bcbbdcd4f728861babc3300a26f61">FGCOLR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2ad24a3135aa498ba6691f6a114a9826">BGPFCCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga1b655471716402cff4ef1d584da01ea6">BGCOLR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga27ad59cf99d0d0904958175238c40d8d">FGCMAR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga8108e797e9421f12d2fa5b7bca1d8a12">BGCMAR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga79db32535165c766c9de2374a27ed059">OPFCCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga5ec0a83694c97af7786583ef37fb795c">OCOLR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab6be353d6107a8bb0641a438ac0eb93d">OMAR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gafe934616b06edb746effd439206836a5">OOR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga1eef24a1df459c6e5dd17d516013c5fb">NLR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2fc2e30027d62fbf2ad32f911fbadeca">LWR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga9f16d1904f085dbd51466994f01bd9e2">AMTCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1gaba866c9137d0c578b9344d88cfbe17f2">RESERVED</link> [236]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga7ed3c45a71b6382890860bcd8f313d51">FGCLUT</link> [256]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac6cd6efd0eadd0504f15f963e54cf8f5">BGCLUT</link> [256]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga20acbcac1c35f66de94c9ff0e2ddc7b0">MACCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga8ad4e3dbde1518ecde5d979c2a89a76a">MACFFR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga121212bdb227106df681d24e5d896a4e">MACHTHR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga1d34ab8e5c2041c00ba9526b3958099d">MACHTLR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga9ea1e1c6615eb3bd70eb328dba65fc87">MACMIIAR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga87c7687c35332bf5ee86473043652146">MACMIIDR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga12f62d3d3b9ee30c20c324b146e72795">MACFCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga92ff1fe799bb33d13efbaa1195867781">MACVLANTR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga8be676577db129a84a9a2689519a8502">RESERVED0</link> [2]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga129dcc23d48588d5af7dd218b617933d">MACRWUFFR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gabbb2f4f89e7d8c3242365b4506e43217">MACPMTCSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga28d88d9a08aab1adbebea61c42ef901e">RESERVED1</link> [2]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga1173127526cca9128e409bc83c7729dc">MACSR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac42b829c02429cb9363563f7eb9d58ed">MACIMR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab8b4520c137846f0a128146144514419">MACA0HR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga45e8169adb601f00e411b840f9fbb5af">MACA0LR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga3a6cc81e1024f9a93ec7653d32f12dcb">MACA1HR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaadfb486dd07e2fd02fb491733deffd9b">MACA1LR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga38f1ce04678d5141e115cfd6f7b803d1">MACA2HR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga423b12ab536a1c4fdb1ce63f645822a7">MACA2LR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gad02ff09f7ce33f093ad04b84fee2bdec">MACA3HR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2ba9f73c7fa756305d54a8f80872c6df">MACA3LR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga1cf0d9299ef58b327f4e3d03da1c1aaf">RESERVED2</link> [40]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gad57490cb3a07132702f96d8b5d547c89">MMCCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaea29ac183c979d0cb95ad3781fe9ed91">MMCRIR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga614e0b81fce7cf218a357f8a0a3de7b8">MMCTIR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga63872a3017c14a869c647123573dd002">MMCRIMR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga18e294dd2625a93ebf2aab9f2b3c4911">MMCTIMR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1gaf6446adf612691721c62fc68aff4fe39">RESERVED3</link> [14]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga23970354d69354ab78165e76afd6c2f7">MMCTGFSCCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga50c8425cf8d27268b3272ace0a224a94">MMCTGFMSCCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1gabca175d3acfbc2a0806452fd57ea5fc4">RESERVED4</link> [5]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga71d932b554a5548e5d85ed81e58c1ed0">MMCTGFCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga3c1a316c73bb5f0eae7fbe66177cbca6">RESERVED5</link> [10]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaff6eeec1afa983f153ff0786c8902d43">MMCRFCECR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga65bb525a3f4d3ee131f9a7ed899d5eef">MMCRFAECR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga7e9a9bba62d1d98e3058b29a892b3877">RESERVED6</link> [10]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga6ff264b60a3b40f40d136288e5ec5ba8">MMCRGUFCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1gab1b7eacec3f164ed04001e9c806f73f9">RESERVED7</link> [334]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaa657aa42398bc8294976632d778b6db4">PTPTSCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf34b7e8815984e272daa3f089014af4e">PTPSSIR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga1ebbda0d742e80ca3d53edfa3a95f627">PTPTSHR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga55c1058cd74dba0ed0cb8963684b9199">PTPTSLR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gae8e4ef158db1de28bfd759e40677ba4c">PTPTSHUR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga646bf44e807d10a09f980ace333d33ab">PTPTSLUR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga8f47c0f21e22b98bbc2c9f3b6342fbb8">PTPTSAR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf90723c7aee9c32113a2667b0a5c69f1">PTPTTHR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga28e7b0195ce457d20f585f6587fc1cb8">PTPTTLR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2e60bc2eefc18398fb2459d1b44453e5">RESERVED8</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gadca0624d09f2c72eee9807cea80a4d0c">PTPTSSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1gae62fffd7d8f9f69b15edacdea4ba27f2">RESERVED9</link> [565]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gad1e11eb1200e64e0563e3576bf258194">DMABMR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gacf0114902a52b7ffcc343e06484b3623">DMATPDR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaad6309afe126da26921191697d7e5c43">DMARPDR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga581ce491c035ce46db723260377c2032">DMARDLAR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga7dba9527df73350f35683140d73a5f8d">DMATDLAR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga9e7c3d04e4dcf975939eeaac246b25d0">DMASR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaa15b972f30ee47f5df0d3ebc8866509d">DMAOMR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gadd56f3652fd065c6797411e80477a064">DMAIER</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga12eba1fc5d54aa50fdda201f7f9a84a3">DMAMFBOCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac6fe9e194ed9d08bf6bd28ceb80ac4b0">DMARSWTR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga57d552323802fb4dd0bac95a02e814f0">RESERVED10</link> [8]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab5bb348210fdd9a5538eb57abc5a5673">DMACHTDR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga9c49de2e699886d6604fd2b3d376a0e9">DMACHRDR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga900f9f888342fbdd8ee07e3ee1d4b73c">DMACHTBAR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gacf3f7ecbf774d8d505655ac7f24761fc">DMACHRBAR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gae845b86e973b4bf8a33c447c261633f6">IMR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga6034c7458d8e6030f6dacecf0f1a3a89">EMR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga0d952a17455687d6e9053730d028fa1d">RTSR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaa0f7c828c46ae6f6bc9f66f11720bbe6">FTSR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga9eae93b6cc13d4d25e12f2224e2369c9">SWIER</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf8d25514079514d38c104402f46470af">PR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga9cb55206b29a8c16354747c556ab8bea">ACR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga84c491be6c66b1d5b6a2efd0740b3d0c">KEYR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gafc4900646681dfe1ca43133d376c4423">OPTKEYR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gacfef9b6d7da4271943edc04d7dfdf595">OPTCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga1dddf235f246a1d4e7e5084cd51e2dd0">OPTCR1</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2b671a94c63a612f81e0e9de8152d01c">MODER</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga9543592bda60cb5261075594bdeedac9">OTYPER</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga328d16cc6213783ede54e4059ffd50a3">OSPEEDR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gabeed38529bd7b8de082e490e5d4f1727">PUPDR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga328d2fe9ef1d513c3a97d30f98f0047c">IDR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gabff7fffd2b5a718715a130006590c75c">ODR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac25dd6b9e3d55e17589195b461c5ec80">BSRR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2612a0f4b3fbdbb6293f6dc70105e190">LCKR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab67c1158c04450d19ad483dcd2192e43">AFR</link> [2]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab36c409d0a009e3ce5a89ac55d3ff194">MEMRMP</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2130abf1fefb63ce4c4b138fd8c9822a">PMC</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga52f7bf8003ba69d66a4e86dea6eeab65">EXTICR</link> [4]</para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1gafaf27b66c1edc60064db3fa6e693fb59">RESERVED</link> [2]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga08ddbac546fa9928256654d31255c8c3">CMPCR</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga61400ce239355b62aa25c95fcc18a5e1">CR1</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga149feba01f9c4a49570c6d88619f504f">RESERVED0</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30">RESERVED1</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1gaaab934113da0a8bcacd1ffa148046569">OAR1</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga5573848497a716a9947fd87487709feb">RESERVED2</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga692c0f6e38cde9ec1c3c50c36aa79817">OAR2</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga0a1acc0425516ff7969709d118b96a3b">DR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gaa0223808025f5bf9c056185038c9d545">RESERVED4</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga1e79a16729e8d1032d9fe552d50dce41">SR1</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gabd36010ac282682d1f3c641b183b1b6f">RESERVED5</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga682809d3f8187cdefb9d615e89b67e65">SR2</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gaab502dde158ab7da8e7823d1f8a06edb">RESERVED6</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga7ac198788f460fa6379bceecab79c5f7">CCR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gab1820c97e368d349f5f4121f015d9fab">RESERVED7</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga7fbb70132ee565bb179078b6ee20cc2b">TRISE</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gafc22764fbf9ee7ce28174d65d0260f18">RESERVED8</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1gaad6b61703dc65b8d1bf798a42108bec2">FLTR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gad8b1fadb520f7a200ee0046e110edc79">RESERVED9</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2f692354bde770f2a5e3e1b294ec064b">KR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf8d25514079514d38c104402f46470af">PR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga7015e1046dbd3ea8783b33dc11a69e52">RLR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga8be676577db129a84a9a2689519a8502">RESERVED0</link> [2]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga3aa8cb3b286c630b9fa126616a1f6498">SSCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab954c16d70935a24b62aad461a664878">BPCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2277d6936f88a3bbb0b7fd1481b2c2c5">AWCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gace97ea64f6db802fc5488601bb8558ab">TWCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaae092d9d07574afe1fbc79c8bf7f7c19">GCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga28d88d9a08aab1adbebea61c42ef901e">RESERVED1</link> [2]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga92af0fef30467bfce8d1408f81cfda6d">SRCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga032c71ff46a97d2398e5c15a1b4fa50d">RESERVED2</link> [1]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga7a7c554d0c2d78d8b044a699602e37e1">BCCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1gad4a213d23b6c7413d93b180984c5542c">RESERVED3</link> [1]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga6566f8cfbd1d8aa7e8db046aa35e77db">IER</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab3c49a96815fcbee63d95e1e74f20e75">ISR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga7d311d182e9cb4a5acd25f6bb3e1422d">LIPCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga140588a82bafbf0bf0c983111aadb351">CPSR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga5e235993884b3f8d42db5f51d9bd1942">CDSR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga36bded5d2b6b499385e45660f4a3c867">WHPCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaafd5aea090b8ab4f7cbaee88503cb6a1">WVPCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga7651be3d835a984e908b0abb4a633811">CKCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga30f057fd86f8f793b6ab74bbe024b9d8">PFCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga47be8b57cf19a433c0682d91a0524463">CACR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga8aa219e1455869d3baf87a618586838d">DCCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga8a598358c93b94fe534a4ed8aeb05220">BFCR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga8be676577db129a84a9a2689519a8502">RESERVED0</link> [2]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga11b37b8303d2ddad1ee962c362cad796">CFBAR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga1c2a59fc9bb4101881c7ddc98b938a4f">CFBLR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gad94a5782e5cc67b071738f8096bb4855">CFBLNR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga3fbace6e037136ce066518ee2fade33d">RESERVED1</link> [3]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga5ab25158531531e9b1cdb2bdbe66b67d">CLUTWR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga876dd0a8546697065f406b7543e27af2">CSR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gae6ff257862eba6b4b367feea786bf1fd">PLLCFGR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga907d8154c80b7e385478943f90b17a3b">CIR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga46c20c598e9e12f919f0ea47ebcbc90f">AHB1RSTR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga78a5aa9dd5694c48a7d8e66888a46450">AHB2RSTR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga28560c5bfeb45326ea7f2019dba57bea">AHB3RSTR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1gaf86c61a5d38a4fc9cef942a12744486b">RESERVED0</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga7da5d372374bc59e9b9af750b01d6a78">APB1RSTR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga28d88d9a08aab1adbebea61c42ef901e">RESERVED1</link> [2]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga1e9c75b06c99d0611535f38c7b4aa845">AHB1ENR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga5e92ed32c33c92e7ebf6919400ad535b">AHB2ENR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gacdaa650fcd63730825479f6e8f70d4c0">AHB3ENR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga4c9b972a304c0e08ca27cbe57627c496">RESERVED2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac88901e2eb35079b7b58a185e6bf554c">APB1ENR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gacc7bb47dddd2d94de124f74886d919be">APB2ENR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1gab6f0f833dbe064708de75d95c68c32fd">RESERVED3</link> [2]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaae70b1922167eb58d564cb82d39fd10b">AHB1LPENR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2b30982547fae7d545d260312771b5c9">AHB2LPENR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2ff82b9bf0231645108965aa0febd766">AHB3LPENR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1gac0018930ee9f18afda25b695b9a4ec16">RESERVED4</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gad85a9951a7be79fe08ffc90f796f071b">APB1LPENR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaba51c57f9506e14a6f5983526c78943b">APB2LPENR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1gac0eb05794aeee3b4ed69c8fe54c9be3b">RESERVED5</link> [2]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga0b9a3ced775287c8585a6a61af4b40e9">BDCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga876dd0a8546697065f406b7543e27af2">CSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga10da398d74a1f88d5b42bd40718d9447">RESERVED6</link> [2]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaaef3da59eaf7c6dfdf9a12fd60ce58a8">SSCGR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2d08d5f995ed77228eb56741184a1bb6">PLLI2SCFGR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac93962b2d41007abdda922a3f23d7ede">PLLSAICFGR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga0a5d6d20b17d55b2e892a924b6e70296">DCKCFGR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga968181c52f663e22dd22d2622deb2455">CKGATENR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf5c08405ec6124981a61e07985ef3bc9">DCKCFGR2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga63d179b7a36a715dce7203858d3be132">TR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab3c49a96815fcbee63d95e1e74f20e75">ISR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac9b4c6c5b29f3461ce3f875eea69f35b">PRER</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac5b3c8be61045a304d3076d4714d29f2">WUTR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab97f3e9584dda705dc10a5f4c5f6e636">CALIBR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac005b1a5bc52634d5a34578cc9d2c3f6">ALRMAR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga4e513deb9f58a138ad9f317cc5a3555d">ALRMBR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga6204786b050eb135fabb15784698e86e">WPR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga8a868e5e76b52ced04c536be3dee08ec">SSR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2372c05a6c5508e0a9adada793f68b4f">SHIFTR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga042059c8b4168681d6aecf30211dd7b8">TSTR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gabeb6fb580a8fd128182aa9ba2738ac2c">TSDR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga1d6c2bc4c067d6a64ef30d16a5925796">TSSSR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2ce7c3842792c506635bb87a21588b58">CALR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga14d03244a7fda1d94b51ae9ed144ca12">TAFCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga61282fa74cede526af85fd9d20513646">ALRMASSR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga4ef7499da5d5beb1cfc81f7be057a7b2">ALRMBSSR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga6be3d40baea405ecaf6b38462357dac0">RESERVED7</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga4808ec597e5a5fefd8a83a9127dd1aec">BKP0R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf85290529fb82acef7c9fcea3718346c">BKP1R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaaa251a80daa57ad0bd7db75cb3b9cdec">BKP2R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga0b1eeda834c3cfd4d2c67f242f7b2a1c">BKP3R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab13e106cc2eca92d1f4022df3bfdbcd7">BKP4R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab6bed862c0d0476ff4f89f7b9bf3e130">BKP5R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga1d854d2d7f0452f4c90035952b92d2ba">BKP6R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf">BKP7R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac1085f6aae54b353c30871fe90c59851">BKP8R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga6c33564df6eaf97400e0457dde9b14ef">BKP9R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaade2881a3e408bfd106b27f78bbbcfc9">BKP10R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac66d5e2d3459cff89794c47dbc8f7228">BKP11R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga6f7eee5ae8a32c07f9c8fe14281bdaf3">BKP12R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga6ed4c3a0d4588a75078e9f8e376b4d06">BKP13R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac60f13e6619724747e61cfbff55b9fab">BKP14R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gafafaddc3a983eb71332b7526d82191ad">BKP15R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gad2f2eb2fb4b93e21515b10e920e719b6">BKP16R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga2842aa523df62f3508316eb3b2e08f4e">BKP17R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga640ccb2ccfb6316b88c070362dc29339">BKP18R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga4ec1dd54d976989b7c9e59fb14d974fb">BKP19R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaae092d9d07574afe1fbc79c8bf7f7c19">GCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab0ec7102960640751d44e92ddac994f0">CR1</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gafdfa307571967afb1d97943e982b6586">CR2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gae307d5a553582e6c9717f50037245710">FRCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gad30f20f612dacf85a5bb7f9f97cf0772">SLOTR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gae845b86e973b4bf8a33c447c261633f6">IMR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaa46ece753867049c7643819478b8330b">CLRFR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga65bff76f3af24c37708a1006d54720c7">POWER</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaa94197378e20fc739d269be49d9c5d40">CLKCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga07d4e63efcbde252c667e64a8d818aa9">ARG</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gadcf812cbe5147d300507d59d4a55935d">CMD</link></para>
</listitem>
            <listitem><para>__I uint32_t <link linkend="_group___c_m_s_i_s_1gaad371db807e2db4a2edf05b3f2f4b6cd">RESPCMD</link></para>
</listitem>
            <listitem><para>__I uint32_t <link linkend="_group___c_m_s_i_s_1ga7b0ee0dc541683266dfab6335abca891">RESP1</link></para>
</listitem>
            <listitem><para>__I uint32_t <link linkend="_group___c_m_s_i_s_1ga4d99c78dffdb6e81e8f6b7abec263419">RESP2</link></para>
</listitem>
            <listitem><para>__I uint32_t <link linkend="_group___c_m_s_i_s_1ga3da04fbdd44f48a1840e5e0a6295f3cf">RESP3</link></para>
</listitem>
            <listitem><para>__I uint32_t <link linkend="_group___c_m_s_i_s_1gac760383de212de696f504e744c6fca7e">RESP4</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga1dd219eaeee8d9def822da843028bd02">DTIMER</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga612edc78d2fa6288392f8ea32c36f7fb">DLEN</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga96a3d1a050982fccc23c2e6dbe0de068">DCTRL</link></para>
</listitem>
            <listitem><para>__I uint32_t <link linkend="_group___c_m_s_i_s_1ga4273e2b5aeb7bdf1006909b1a2b59bc8">DCOUNT</link></para>
</listitem>
            <listitem><para>__I uint32_t <link linkend="_group___c_m_s_i_s_1ga7520cdf6f3df68c2f147bdd87fb8a96f">STA</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga0a8c8230846fd8ff154b9fde8dfa0399">ICR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga5c955643593b4aedbe9f84f054d26522">MASK</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga8be676577db129a84a9a2689519a8502">RESERVED0</link> [2]</para>
</listitem>
            <listitem><para>__I uint32_t <link linkend="_group___c_m_s_i_s_1gab27b78e19f487c845437c29812eecca7">FIFOCNT</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga2d531df35272b1f3d787e5726ed5c52c">RESERVED1</link> [13]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga68bef1da5fd164cf0f884b4209670dc8">FIFO</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga61400ce239355b62aa25c95fcc18a5e1">CR1</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga149feba01f9c4a49570c6d88619f504f">RESERVED0</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30">RESERVED1</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga44962ea5442d203bf4954035d1bfeb9d">SR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga5573848497a716a9947fd87487709feb">RESERVED2</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga0a1acc0425516ff7969709d118b96a3b">DR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga942ae09a7662bad70ef336f2bed43a19">CRCPR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gaa0223808025f5bf9c056185038c9d545">RESERVED4</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga7ad53aa3735ccdd785e3eec02faf5eb9">RXCRCR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gabd36010ac282682d1f3c641b183b1b6f">RESERVED5</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga0238d40f977d03709c97033b8379f98f">TXCRCR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gaab502dde158ab7da8e7823d1f8a06edb">RESERVED6</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1gacb40abca5ca4cd2b2855adf2186effe8">I2SCFGR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gab1820c97e368d349f5f4121f015d9fab">RESERVED7</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga02ce1ece243cc4ce1d66ebeca247fee1">I2SPR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gafc22764fbf9ee7ce28174d65d0260f18">RESERVED8</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga61400ce239355b62aa25c95fcc18a5e1">CR1</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga149feba01f9c4a49570c6d88619f504f">RESERVED0</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30">RESERVED1</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga02758713abfe580460dd5bcd8762702a">SMCR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga5573848497a716a9947fd87487709feb">RESERVED2</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga1481b34cc41018c17e4ab592a1c8cb55">DIER</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga44962ea5442d203bf4954035d1bfeb9d">SR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gaa0223808025f5bf9c056185038c9d545">RESERVED4</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga980df1a5752e36604de4d71ce14fbfa3">EGR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gabd36010ac282682d1f3c641b183b1b6f">RESERVED5</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga90d89aec51d8012b8a565ef48333b24b">CCMR1</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gaab502dde158ab7da8e7823d1f8a06edb">RESERVED6</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga977b3cf310388b5ad02440d64d03810a">CCMR2</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gab1820c97e368d349f5f4121f015d9fab">RESERVED7</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1gab1da3e84848ed66e0577c87c199bfb6d">CCER</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gafc22764fbf9ee7ce28174d65d0260f18">RESERVED8</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga6095a27d764d06750fc0d642e08f8b2a">CNT</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1gaba5df4ecbb3ecb97b966b188c3681600">PSC</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gad8b1fadb520f7a200ee0046e110edc79">RESERVED9</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf17f19bb4aeea3cc14fa73dfa7772cb8">ARR</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1gaa0663aab6ed640b7594c8c6d32f6c1cd">RCR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gad68efe7a323ac2fcb823a26c0c51445b">RESERVED10</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gadab1e24ef769bbcb3e3769feae192ffb">CCR1</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab90aa584f07eeeac364a67f5e05faa93">CCR2</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga27a478cc47a3dff478555ccb985b06a2">CCR3</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga85fdb75569bd7ea26fa48544786535be">CCR4</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga112c0403ac38905a70cf5aaa9c8cc38a">BDTR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga11e504ee49142f46dcc67740ae9235e5">RESERVED11</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga0afd527a4ec64faf878f9957096102bf">DCR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga2f133f27cf624e76a2ac1092ab5789f7">RESERVED12</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga30c2d8aa9c76dfba0b9a378b64700bda">DMAR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga85b970173fe49d3959c0c7f7528dacf0">RESERVED13</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga47766f433b160258ec05dbb6498fd271">OR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga1841fa0366924d522d6ac880fb14d766">RESERVED14</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga44962ea5442d203bf4954035d1bfeb9d">SR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga149feba01f9c4a49570c6d88619f504f">RESERVED0</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga0a1acc0425516ff7969709d118b96a3b">DR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30">RESERVED1</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1gaf0ba3d82d524fddbe0fb3309788e2954">BRR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga5573848497a716a9947fd87487709feb">RESERVED2</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga61400ce239355b62aa25c95fcc18a5e1">CR1</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1ga6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gaa0223808025f5bf9c056185038c9d545">RESERVED4</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga9651ce2df8eec57b9cab2f27f6dbf3e1">CR3</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gabd36010ac282682d1f3c641b183b1b6f">RESERVED5</link></para>
</listitem>
            <listitem><para>__IO uint16_t <link linkend="_group___c_m_s_i_s_1ga26f8b74978e03c8a4c99c9395a6a524d">GTPR</link></para>
</listitem>
            <listitem><para>uint16_t <link linkend="_group___c_m_s_i_s_1gaab502dde158ab7da8e7823d1f8a06edb">RESERVED6</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gac011ddcfe531f8e16787ea851c1f3667">CFR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab8ba768d1dac54a845084bd07f4ef2b9">DOUT</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga082219a924d748e9c6092582aec06226">DMACR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gadcdd7c23a99f81c21dae2e9f989632e1">IMSCR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaa196fddf0ba7d6e3ce29bdb04eb38b94">RISR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga524e134cec519206cb41d0545e382978">MISR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga3ca109e86323625e5f56f92f999c3b05">K0LR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gae6d97d339f0091d4a105001ea59086ae">K0RR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga948ff2e2e97978287411fe725dd70a7f">K1LR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga7554383cff84540eb260a3fdf55cb934">K1RR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga32210fb9ecbb0b4bd127e688f3f79802">K2LR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga41a0448734e8ccbdd6fba98284815c6f">K2RR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga516c328fcb53ec754384e584caf890f5">K3LR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga8fe249258f1733ec155c3893375c7a21">K3RR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab1efba4cdf22c525fce804375961d567">IV0LR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaeb1990f7c28e815a4962db3a861937bb">IV0RR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaad2f43335b25a0065f3d327364610cbd">IV1LR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga38a9f05c03174023fc6ac951c04eaeff">IV1RR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga39e00067c0a87ebe4b0820ec414011b0">CSGCMCCM0R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga9e5051604453703d76973463cdba6ef7">CSGCMCCM1R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gad839981b06af83bb1d08dd3313922783">CSGCMCCM2R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga146a0ff395793669bb88fbad8697fdff">CSGCMCCM3R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga0701e3347dd3d6de80063b802bcf011f">CSGCMCCM4R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga18e2b049f39ed894fc37ba092145a115">CSGCMCCM5R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga1062d56f4ea86ece15011e9ffc0e53c3">CSGCMCCM6R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga7cf7761ae30d9fa41c295c5add31b316">CSGCMCCM7R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga86cedb899090e8aef940416daf0a46f3">CSGCM0R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga4d92778e6e002275a9b91b834c2d2c46">CSGCM1R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gae3b1773a8fb146591fcbb48e32c1834a">CSGCM2R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga13e161a9d71fc723979c06fe4e6e5bf5">CSGCM3R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga63fc99181cf78d1f43270e79bcf787b5">CSGCM4R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga470c323c7caa5d4362656cb0c8aa4528">CSGCM5R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga8c2f4a1d321b61dc3b7833d209eb0ede">CSGCM6R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga64151eda4e4e3370f4e264a2d9f61776">CSGCM7R</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga445dd5529e7dc6a4fa2fec4f78da2692">DIN</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga7060ac1ed928ee931d7664650f2dcf75">STR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga02cdb629fbb2bfa63db818ac846847a1">HR</link> [5]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gae845b86e973b4bf8a33c447c261633f6">IMR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para>uint32_t <link linkend="_group___c_m_s_i_s_1ga31675cbea6dc1b5f7de162884a4bb6eb">RESERVED</link> [52]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaab1e7a35aa0ff9b6fa6ef2853ff995b1">CSR</link> [54]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab041708966b192f819ac50b3cb369577">HR</link> [8]</para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a">CR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360">SR</link></para>
</listitem>
            <listitem><para>__IO uint32_t <link linkend="_group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94">DR</link></para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Ayrıntılı tanımlama</title>
</section>
<section>
<title>Değişken Dokümantasyonu</title>
<anchor xml:id="_group___c_m_s_i_s_1ga9cb55206b29a8c16354747c556ab8bea"/><section>
    <title>ACR</title>
<indexterm><primary>ACR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ACR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ACR</computeroutput></para>
<para>FLASH access control register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab67c1158c04450d19ad483dcd2192e43"/><section>
    <title>AFR</title>
<indexterm><primary>AFR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>AFR</secondary></indexterm>
<para><computeroutput>__IO uint32_t AFR[2]</computeroutput></para>
<para>GPIO alternate function registers, Address offset: 0x20-0x24 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1e9c75b06c99d0611535f38c7b4aa845"/><section>
    <title>AHB1ENR</title>
<indexterm><primary>AHB1ENR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>AHB1ENR</secondary></indexterm>
<para><computeroutput>__IO uint32_t AHB1ENR</computeroutput></para>
<para>RCC AHB1 peripheral clock register, Address offset: 0x30 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaae70b1922167eb58d564cb82d39fd10b"/><section>
    <title>AHB1LPENR</title>
<indexterm><primary>AHB1LPENR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>AHB1LPENR</secondary></indexterm>
<para><computeroutput>__IO uint32_t AHB1LPENR</computeroutput></para>
<para>RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga46c20c598e9e12f919f0ea47ebcbc90f"/><section>
    <title>AHB1RSTR</title>
<indexterm><primary>AHB1RSTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>AHB1RSTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t AHB1RSTR</computeroutput></para>
<para>RCC AHB1 peripheral reset register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga5e92ed32c33c92e7ebf6919400ad535b"/><section>
    <title>AHB2ENR</title>
<indexterm><primary>AHB2ENR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>AHB2ENR</secondary></indexterm>
<para><computeroutput>__IO uint32_t AHB2ENR</computeroutput></para>
<para>RCC AHB2 peripheral clock register, Address offset: 0x34 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2b30982547fae7d545d260312771b5c9"/><section>
    <title>AHB2LPENR</title>
<indexterm><primary>AHB2LPENR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>AHB2LPENR</secondary></indexterm>
<para><computeroutput>__IO uint32_t AHB2LPENR</computeroutput></para>
<para>RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga78a5aa9dd5694c48a7d8e66888a46450"/><section>
    <title>AHB2RSTR</title>
<indexterm><primary>AHB2RSTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>AHB2RSTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t AHB2RSTR</computeroutput></para>
<para>RCC AHB2 peripheral reset register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gacdaa650fcd63730825479f6e8f70d4c0"/><section>
    <title>AHB3ENR</title>
<indexterm><primary>AHB3ENR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>AHB3ENR</secondary></indexterm>
<para><computeroutput>__IO uint32_t AHB3ENR</computeroutput></para>
<para>RCC AHB3 peripheral clock register, Address offset: 0x38 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2ff82b9bf0231645108965aa0febd766"/><section>
    <title>AHB3LPENR</title>
<indexterm><primary>AHB3LPENR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>AHB3LPENR</secondary></indexterm>
<para><computeroutput>__IO uint32_t AHB3LPENR</computeroutput></para>
<para>RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga28560c5bfeb45326ea7f2019dba57bea"/><section>
    <title>AHB3RSTR</title>
<indexterm><primary>AHB3RSTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>AHB3RSTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t AHB3RSTR</computeroutput></para>
<para>RCC AHB3 peripheral reset register, Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac005b1a5bc52634d5a34578cc9d2c3f6"/><section>
    <title>ALRMAR</title>
<indexterm><primary>ALRMAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ALRMAR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ALRMAR</computeroutput></para>
<para>RTC alarm A register, Address offset: 0x1C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga61282fa74cede526af85fd9d20513646"/><section>
    <title>ALRMASSR</title>
<indexterm><primary>ALRMASSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ALRMASSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ALRMASSR</computeroutput></para>
<para>RTC alarm A sub second register, Address offset: 0x44 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga4e513deb9f58a138ad9f317cc5a3555d"/><section>
    <title>ALRMBR</title>
<indexterm><primary>ALRMBR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ALRMBR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ALRMBR</computeroutput></para>
<para>RTC alarm B register, Address offset: 0x20 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga4ef7499da5d5beb1cfc81f7be057a7b2"/><section>
    <title>ALRMBSSR</title>
<indexterm><primary>ALRMBSSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ALRMBSSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ALRMBSSR</computeroutput></para>
<para>RTC alarm B sub second register, Address offset: 0x48 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga9f16d1904f085dbd51466994f01bd9e2"/><section>
    <title>AMTCR</title>
<indexterm><primary>AMTCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>AMTCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t AMTCR</computeroutput></para>
<para>DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac88901e2eb35079b7b58a185e6bf554c"/><section>
    <title>APB1ENR</title>
<indexterm><primary>APB1ENR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>APB1ENR</secondary></indexterm>
<para><computeroutput>__IO uint32_t APB1ENR</computeroutput></para>
<para>RCC APB1 peripheral clock enable register, Address offset: 0x40 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga5eaefc557573ae7bdc632ef6b6d574b5"/><section>
    <title>APB1FZ</title>
<indexterm><primary>APB1FZ</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>APB1FZ</secondary></indexterm>
<para><computeroutput>__IO uint32_t APB1FZ</computeroutput></para>
<para>Debug MCU APB1 freeze register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gad85a9951a7be79fe08ffc90f796f071b"/><section>
    <title>APB1LPENR</title>
<indexterm><primary>APB1LPENR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>APB1LPENR</secondary></indexterm>
<para><computeroutput>__IO uint32_t APB1LPENR</computeroutput></para>
<para>RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7da5d372374bc59e9b9af750b01d6a78"/><section>
    <title>APB1RSTR</title>
<indexterm><primary>APB1RSTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>APB1RSTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t APB1RSTR</computeroutput></para>
<para>RCC APB1 peripheral reset register, Address offset: 0x20 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gacc7bb47dddd2d94de124f74886d919be"/><section>
    <title>APB2ENR</title>
<indexterm><primary>APB2ENR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>APB2ENR</secondary></indexterm>
<para><computeroutput>__IO uint32_t APB2ENR</computeroutput></para>
<para>RCC APB2 peripheral clock enable register, Address offset: 0x44 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga4628a8c32f97ef93b15b2b503ef90c75"/><section>
    <title>APB2FZ</title>
<indexterm><primary>APB2FZ</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>APB2FZ</secondary></indexterm>
<para><computeroutput>__IO uint32_t APB2FZ</computeroutput></para>
<para>Debug MCU APB2 freeze register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaba51c57f9506e14a6f5983526c78943b"/><section>
    <title>APB2LPENR</title>
<indexterm><primary>APB2LPENR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>APB2LPENR</secondary></indexterm>
<para><computeroutput>__IO uint32_t APB2LPENR</computeroutput></para>
<para>RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab2c5389c9ff4ac188cd498b8f7170968"/><section>
    <title>APB2RSTR</title>
<indexterm><primary>APB2RSTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>APB2RSTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t APB2RSTR</computeroutput></para>
<para>RCC APB2 peripheral reset register, Address offset: 0x24 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga07d4e63efcbde252c667e64a8d818aa9"/><section>
    <title>ARG</title>
<indexterm><primary>ARG</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ARG</secondary></indexterm>
<para><computeroutput>__IO uint32_t ARG</computeroutput></para>
<para>SDIO argument register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf17f19bb4aeea3cc14fa73dfa7772cb8"/><section>
    <title>ARR</title>
<indexterm><primary>ARR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ARR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ARR</computeroutput></para>
<para>TIM auto-reload register, Address offset: 0x2C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2277d6936f88a3bbb0b7fd1481b2c2c5"/><section>
    <title>AWCR</title>
<indexterm><primary>AWCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>AWCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t AWCR</computeroutput></para>
<para>LTDC Active Width Configuration Register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7a7c554d0c2d78d8b044a699602e37e1"/><section>
    <title>BCCR</title>
<indexterm><primary>BCCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BCCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t BCCR</computeroutput></para>
<para>LTDC Background Color Configuration Register, Address offset: 0x2C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga0b9a3ced775287c8585a6a61af4b40e9"/><section>
    <title>BDCR</title>
<indexterm><primary>BDCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BDCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t BDCR</computeroutput></para>
<para>RCC Backup domain control register, Address offset: 0x70 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga112c0403ac38905a70cf5aaa9c8cc38a"/><section>
    <title>BDTR</title>
<indexterm><primary>BDTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BDTR</secondary></indexterm>
<para><computeroutput>__IO uint16_t BDTR</computeroutput></para>
<para>TIM break and dead-time register, Address offset: 0x44 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga8a598358c93b94fe534a4ed8aeb05220"/><section>
    <title>BFCR</title>
<indexterm><primary>BFCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BFCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t BFCR</computeroutput></para>
<para>LTDC Layerx Blending Factors Configuration Register Address offset: 0xA0 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac6cd6efd0eadd0504f15f963e54cf8f5"/><section>
    <title>BGCLUT</title>
<indexterm><primary>BGCLUT</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BGCLUT</secondary></indexterm>
<para><computeroutput>__IO uint32_t BGCLUT[256]</computeroutput></para>
<para>DMA2D Background CLUT, Address offset:800-BFF </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga8108e797e9421f12d2fa5b7bca1d8a12"/><section>
    <title>BGCMAR</title>
<indexterm><primary>BGCMAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BGCMAR</secondary></indexterm>
<para><computeroutput>__IO uint32_t BGCMAR</computeroutput></para>
<para>DMA2D Background CLUT Memory Address Register, Address offset: 0x30 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1b655471716402cff4ef1d584da01ea6"/><section>
    <title>BGCOLR</title>
<indexterm><primary>BGCOLR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BGCOLR</secondary></indexterm>
<para><computeroutput>__IO uint32_t BGCOLR</computeroutput></para>
<para>DMA2D Background Color Register, Address offset: 0x28 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2ab8fa08f05f63b322b38013283e6fa0"/><section>
    <title>BGMAR</title>
<indexterm><primary>BGMAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BGMAR</secondary></indexterm>
<para><computeroutput>__IO uint32_t BGMAR</computeroutput></para>
<para>DMA2D Background Memory Address Register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga29e2e00c79be42d49f6f189c207cc664"/><section>
    <title>BGOR</title>
<indexterm><primary>BGOR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BGOR</secondary></indexterm>
<para><computeroutput>__IO uint32_t BGOR</computeroutput></para>
<para>DMA2D Background Offset Register, Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2ad24a3135aa498ba6691f6a114a9826"/><section>
    <title>BGPFCCR</title>
<indexterm><primary>BGPFCCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BGPFCCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t BGPFCCR</computeroutput></para>
<para>DMA2D Background PFC Control Register, Address offset: 0x24 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga4808ec597e5a5fefd8a83a9127dd1aec"/><section>
    <title>BKP0R</title>
<indexterm><primary>BKP0R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP0R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP0R</computeroutput></para>
<para>RTC backup register 1, Address offset: 0x50 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaade2881a3e408bfd106b27f78bbbcfc9"/><section>
    <title>BKP10R</title>
<indexterm><primary>BKP10R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP10R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP10R</computeroutput></para>
<para>RTC backup register 10, Address offset: 0x78 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac66d5e2d3459cff89794c47dbc8f7228"/><section>
    <title>BKP11R</title>
<indexterm><primary>BKP11R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP11R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP11R</computeroutput></para>
<para>RTC backup register 11, Address offset: 0x7C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6f7eee5ae8a32c07f9c8fe14281bdaf3"/><section>
    <title>BKP12R</title>
<indexterm><primary>BKP12R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP12R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP12R</computeroutput></para>
<para>RTC backup register 12, Address offset: 0x80 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6ed4c3a0d4588a75078e9f8e376b4d06"/><section>
    <title>BKP13R</title>
<indexterm><primary>BKP13R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP13R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP13R</computeroutput></para>
<para>RTC backup register 13, Address offset: 0x84 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac60f13e6619724747e61cfbff55b9fab"/><section>
    <title>BKP14R</title>
<indexterm><primary>BKP14R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP14R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP14R</computeroutput></para>
<para>RTC backup register 14, Address offset: 0x88 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gafafaddc3a983eb71332b7526d82191ad"/><section>
    <title>BKP15R</title>
<indexterm><primary>BKP15R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP15R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP15R</computeroutput></para>
<para>RTC backup register 15, Address offset: 0x8C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gad2f2eb2fb4b93e21515b10e920e719b6"/><section>
    <title>BKP16R</title>
<indexterm><primary>BKP16R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP16R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP16R</computeroutput></para>
<para>RTC backup register 16, Address offset: 0x90 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2842aa523df62f3508316eb3b2e08f4e"/><section>
    <title>BKP17R</title>
<indexterm><primary>BKP17R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP17R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP17R</computeroutput></para>
<para>RTC backup register 17, Address offset: 0x94 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga640ccb2ccfb6316b88c070362dc29339"/><section>
    <title>BKP18R</title>
<indexterm><primary>BKP18R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP18R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP18R</computeroutput></para>
<para>RTC backup register 18, Address offset: 0x98 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga4ec1dd54d976989b7c9e59fb14d974fb"/><section>
    <title>BKP19R</title>
<indexterm><primary>BKP19R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP19R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP19R</computeroutput></para>
<para>RTC backup register 19, Address offset: 0x9C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf85290529fb82acef7c9fcea3718346c"/><section>
    <title>BKP1R</title>
<indexterm><primary>BKP1R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP1R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP1R</computeroutput></para>
<para>RTC backup register 1, Address offset: 0x54 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaaa251a80daa57ad0bd7db75cb3b9cdec"/><section>
    <title>BKP2R</title>
<indexterm><primary>BKP2R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP2R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP2R</computeroutput></para>
<para>RTC backup register 2, Address offset: 0x58 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga0b1eeda834c3cfd4d2c67f242f7b2a1c"/><section>
    <title>BKP3R</title>
<indexterm><primary>BKP3R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP3R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP3R</computeroutput></para>
<para>RTC backup register 3, Address offset: 0x5C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab13e106cc2eca92d1f4022df3bfdbcd7"/><section>
    <title>BKP4R</title>
<indexterm><primary>BKP4R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP4R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP4R</computeroutput></para>
<para>RTC backup register 4, Address offset: 0x60 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab6bed862c0d0476ff4f89f7b9bf3e130"/><section>
    <title>BKP5R</title>
<indexterm><primary>BKP5R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP5R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP5R</computeroutput></para>
<para>RTC backup register 5, Address offset: 0x64 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1d854d2d7f0452f4c90035952b92d2ba"/><section>
    <title>BKP6R</title>
<indexterm><primary>BKP6R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP6R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP6R</computeroutput></para>
<para>RTC backup register 6, Address offset: 0x68 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf"/><section>
    <title>BKP7R</title>
<indexterm><primary>BKP7R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP7R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP7R</computeroutput></para>
<para>RTC backup register 7, Address offset: 0x6C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac1085f6aae54b353c30871fe90c59851"/><section>
    <title>BKP8R</title>
<indexterm><primary>BKP8R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP8R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP8R</computeroutput></para>
<para>RTC backup register 8, Address offset: 0x70 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6c33564df6eaf97400e0457dde9b14ef"/><section>
    <title>BKP9R</title>
<indexterm><primary>BKP9R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BKP9R</secondary></indexterm>
<para><computeroutput>__IO uint32_t BKP9R</computeroutput></para>
<para>RTC backup register 9, Address offset: 0x74 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab954c16d70935a24b62aad461a664878"/><section>
    <title>BPCR</title>
<indexterm><primary>BPCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BPCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t BPCR</computeroutput></para>
<para>LTDC Back Porch Configuration Register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf0ba3d82d524fddbe0fb3309788e2954"/><section>
    <title>BRR</title>
<indexterm><primary>BRR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BRR</secondary></indexterm>
<para><computeroutput>__IO uint16_t BRR</computeroutput></para>
<para>USART Baud rate register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac25dd6b9e3d55e17589195b461c5ec80"/><section>
    <title>BSRR</title>
<indexterm><primary>BSRR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BSRR</secondary></indexterm>
<para><computeroutput>__IO uint32_t BSRR</computeroutput></para>
<para>GPIO port bit set/reset register, Address offset: 0x18 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga5c0fcd3e7b4c59ab1dd68f6bd8f74e07"/><section>
    <title>BTR</title>
<indexterm><primary>BTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>BTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t BTR</computeroutput></para>
<para>CAN bit timing register, Address offset: 0x1C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga47be8b57cf19a433c0682d91a0524463"/><section>
    <title>CACR</title>
<indexterm><primary>CACR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CACR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CACR</computeroutput></para>
<para>LTDC Layerx Constant Alpha Configuration Register Address offset: 0x98 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab97f3e9584dda705dc10a5f4c5f6e636"/><section>
    <title>CALIBR</title>
<indexterm><primary>CALIBR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CALIBR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CALIBR</computeroutput></para>
<para>RTC calibration register, Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2ce7c3842792c506635bb87a21588b58"/><section>
    <title>CALR</title>
<indexterm><primary>CALR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CALR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CALR</computeroutput></para>
<para>RTC calibration register, Address offset: 0x3C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab1da3e84848ed66e0577c87c199bfb6d"/><section>
    <title>CCER</title>
<indexterm><primary>CCER</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CCER</secondary></indexterm>
<para><computeroutput>__IO uint16_t CCER</computeroutput></para>
<para>TIM capture/compare enable register, Address offset: 0x20 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga90d89aec51d8012b8a565ef48333b24b"/><section>
    <title>CCMR1</title>
<indexterm><primary>CCMR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CCMR1</secondary></indexterm>
<para><computeroutput>__IO uint16_t CCMR1</computeroutput></para>
<para>TIM capture/compare mode register 1, Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga977b3cf310388b5ad02440d64d03810a"/><section>
    <title>CCMR2</title>
<indexterm><primary>CCMR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CCMR2</secondary></indexterm>
<para><computeroutput>__IO uint16_t CCMR2</computeroutput></para>
<para>TIM capture/compare mode register 2, Address offset: 0x1C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga5e1322e27c40bf91d172f9673f205c97"/><section>
    <title>CCR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>CCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CCR</computeroutput></para>
<para>ADC common control register, Address offset: ADC1 base address + 0x304 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7ac198788f460fa6379bceecab79c5f7"/><section>
    <title>CCR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>CCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CCR</secondary></indexterm>
<para><computeroutput>__IO uint16_t CCR</computeroutput></para>
<para>I2C Clock control register, Address offset: 0x1C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gadab1e24ef769bbcb3e3769feae192ffb"/><section>
    <title>CCR1</title>
<indexterm><primary>CCR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CCR1</secondary></indexterm>
<para><computeroutput>__IO uint32_t CCR1</computeroutput></para>
<para>TIM capture/compare register 1, Address offset: 0x34 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab90aa584f07eeeac364a67f5e05faa93"/><section>
    <title>CCR2</title>
<indexterm><primary>CCR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CCR2</secondary></indexterm>
<para><computeroutput>__IO uint32_t CCR2</computeroutput></para>
<para>TIM capture/compare register 2, Address offset: 0x38 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga27a478cc47a3dff478555ccb985b06a2"/><section>
    <title>CCR3</title>
<indexterm><primary>CCR3</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CCR3</secondary></indexterm>
<para><computeroutput>__IO uint32_t CCR3</computeroutput></para>
<para>TIM capture/compare register 3, Address offset: 0x3C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga85fdb75569bd7ea26fa48544786535be"/><section>
    <title>CCR4</title>
<indexterm><primary>CCR4</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CCR4</secondary></indexterm>
<para><computeroutput>__IO uint32_t CCR4</computeroutput></para>
<para>TIM capture/compare register 4, Address offset: 0x40 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga760f86a1a18dffffda54fc15a977979f"/><section>
    <title>CDR</title>
<indexterm><primary>CDR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CDR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CDR</computeroutput></para>
<para>ADC common regular data register for dual AND triple modes, Address offset: ADC1 base address + 0x308 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga5e235993884b3f8d42db5f51d9bd1942"/><section>
    <title>CDSR</title>
<indexterm><primary>CDSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CDSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CDSR</computeroutput></para>
<para>LTDC Current Display Status Register, Address offset: 0x48 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga11b37b8303d2ddad1ee962c362cad796"/><section>
    <title>CFBAR</title>
<indexterm><primary>CFBAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CFBAR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CFBAR</computeroutput></para>
<para>LTDC Layerx Color Frame Buffer Address Register Address offset: 0xAC </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gad94a5782e5cc67b071738f8096bb4855"/><section>
    <title>CFBLNR</title>
<indexterm><primary>CFBLNR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CFBLNR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CFBLNR</computeroutput></para>
<para>LTDC Layerx ColorFrame Buffer Line Number Register Address offset: 0xB4 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1c2a59fc9bb4101881c7ddc98b938a4f"/><section>
    <title>CFBLR</title>
<indexterm><primary>CFBLR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CFBLR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CFBLR</computeroutput></para>
<para>LTDC Layerx Color Frame Buffer Length Register Address offset: 0xB0 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga26f1e746ccbf9c9f67e7c60e61085ec1"/><section>
    <title>CFGR</title>
<indexterm><primary>CFGR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CFGR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CFGR</computeroutput></para>
<para>RCC clock configuration register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac011ddcfe531f8e16787ea851c1f3667"/><section>
    <title>CFR</title>
<indexterm><primary>CFR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CFR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CFR</computeroutput></para>
<para>WWDG Configuration register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga907d8154c80b7e385478943f90b17a3b"/><section>
    <title>CIR</title>
<indexterm><primary>CIR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CIR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CIR</computeroutput></para>
<para>RCC clock interrupt register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7651be3d835a984e908b0abb4a633811"/><section>
    <title>CKCR</title>
<indexterm><primary>CKCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CKCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CKCR</computeroutput></para>
<para>LTDC Layerx Color Keying Configuration Register Address offset: 0x90 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga968181c52f663e22dd22d2622deb2455"/><section>
    <title>CKGATENR</title>
<indexterm><primary>CKGATENR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CKGATENR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CKGATENR</computeroutput></para>
<para>RCC Clocks Gated Enable Register, Address offset: 0x90 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaa94197378e20fc739d269be49d9c5d40"/><section>
    <title>CLKCR</title>
<indexterm><primary>CLKCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CLKCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CLKCR</computeroutput></para>
<para>SDI clock control register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaa46ece753867049c7643819478b8330b"/><section>
    <title>CLRFR</title>
<indexterm><primary>CLRFR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CLRFR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CLRFR</computeroutput></para>
<para>SAI block x clear flag register, Address offset: 0x1C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga5ab25158531531e9b1cdb2bdbe66b67d"/><section>
    <title>CLUTWR</title>
<indexterm><primary>CLUTWR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CLUTWR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CLUTWR</computeroutput></para>
<para>LTDC Layerx CLUT Write Register Address offset: 0x144 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gadcf812cbe5147d300507d59d4a55935d"/><section>
    <title>CMD</title>
<indexterm><primary>CMD</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CMD</secondary></indexterm>
<para><computeroutput>__IO uint32_t CMD</computeroutput></para>
<para>SDIO command register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga08ddbac546fa9928256654d31255c8c3"/><section>
    <title>CMPCR</title>
<indexterm><primary>CMPCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CMPCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CMPCR</computeroutput></para>
<para>SYSCFG Compensation cell control register, Address offset: 0x20 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6095a27d764d06750fc0d642e08f8b2a"/><section>
    <title>CNT</title>
<indexterm><primary>CNT</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CNT</secondary></indexterm>
<para><computeroutput>__IO uint32_t CNT</computeroutput></para>
<para>TIM counter register, Address offset: 0x24 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga140588a82bafbf0bf0c983111aadb351"/><section>
    <title>CPSR</title>
<indexterm><primary>CPSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CPSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CPSR</computeroutput></para>
<para>LTDC Current Position Status Register, Address offset: 0x44 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>CRC Control register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>CRYP control register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>DAC control register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>Debug MCU configuration register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>DCMI control register 1, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>DMA2D Control Register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>DMA stream x configuration register <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>FLASH control register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>HASH control register, Address offset: 0x00 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>LTDC Layerx Control Register Address offset: 0x84 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>PWR power control register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>RCC clock control register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>RNG control register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>RTC control register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a"/><section>
    <title>CR<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>CR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR</computeroutput></para>
<para>WWDG Control register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab0ec7102960640751d44e92ddac994f0"/><section>
    <title>CR1<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR1</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR1</computeroutput></para>
<para>ADC control register 1, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga61400ce239355b62aa25c95fcc18a5e1"/><section>
    <title>CR1<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR1</secondary></indexterm>
<para><computeroutput>__IO uint16_t CR1</computeroutput></para>
<para>I2C Control register 1, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab0ec7102960640751d44e92ddac994f0"/><section>
    <title>CR1<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR1</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR1</computeroutput></para>
<para>SAI block x configuration register 1, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga61400ce239355b62aa25c95fcc18a5e1"/><section>
    <title>CR1<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR1</secondary></indexterm>
<para><computeroutput>__IO uint16_t CR1</computeroutput></para>
<para>SPI control register 1 (not used in I2S mode), Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga61400ce239355b62aa25c95fcc18a5e1"/><section>
    <title>CR1<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR1</secondary></indexterm>
<para><computeroutput>__IO uint16_t CR1</computeroutput></para>
<para>TIM control register 1, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga61400ce239355b62aa25c95fcc18a5e1"/><section>
    <title>CR1<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR1</secondary></indexterm>
<para><computeroutput>__IO uint16_t CR1</computeroutput></para>
<para>USART Control register 1, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gafdfa307571967afb1d97943e982b6586"/><section>
    <title>CR2<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>CR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR2</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR2</computeroutput></para>
<para>ADC control register 2, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2a3e81bd118d1bc52d24a0b0772e6a0c"/><section>
    <title>CR2<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>CR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR2</secondary></indexterm>
<para><computeroutput>__IO uint16_t CR2</computeroutput></para>
<para>I2C Control register 2, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gafdfa307571967afb1d97943e982b6586"/><section>
    <title>CR2<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>CR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR2</secondary></indexterm>
<para><computeroutput>__IO uint32_t CR2</computeroutput></para>
<para>SAI block x configuration register 2, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2a3e81bd118d1bc52d24a0b0772e6a0c"/><section>
    <title>CR2<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>CR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR2</secondary></indexterm>
<para><computeroutput>__IO uint16_t CR2</computeroutput></para>
<para>SPI control register 2, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2a3e81bd118d1bc52d24a0b0772e6a0c"/><section>
    <title>CR2<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>CR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR2</secondary></indexterm>
<para><computeroutput>__IO uint16_t CR2</computeroutput></para>
<para>TIM control register 2, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2a3e81bd118d1bc52d24a0b0772e6a0c"/><section>
    <title>CR2<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>CR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR2</secondary></indexterm>
<para><computeroutput>__IO uint16_t CR2</computeroutput></para>
<para>USART Control register 2, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga9651ce2df8eec57b9cab2f27f6dbf3e1"/><section>
    <title>CR3</title>
<indexterm><primary>CR3</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CR3</secondary></indexterm>
<para><computeroutput>__IO uint16_t CR3</computeroutput></para>
<para>USART Control register 3, Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga942ae09a7662bad70ef336f2bed43a19"/><section>
    <title>CRCPR</title>
<indexterm><primary>CRCPR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CRCPR</secondary></indexterm>
<para><computeroutput>__IO uint16_t CRCPR</computeroutput></para>
<para>SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga86cedb899090e8aef940416daf0a46f3"/><section>
    <title>CSGCM0R</title>
<indexterm><primary>CSGCM0R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCM0R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCM0R</computeroutput></para>
<para>CRYP GCM/GMAC context swap register 0, Address offset: 0x70 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga4d92778e6e002275a9b91b834c2d2c46"/><section>
    <title>CSGCM1R</title>
<indexterm><primary>CSGCM1R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCM1R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCM1R</computeroutput></para>
<para>CRYP GCM/GMAC context swap register 1, Address offset: 0x74 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gae3b1773a8fb146591fcbb48e32c1834a"/><section>
    <title>CSGCM2R</title>
<indexterm><primary>CSGCM2R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCM2R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCM2R</computeroutput></para>
<para>CRYP GCM/GMAC context swap register 2, Address offset: 0x78 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga13e161a9d71fc723979c06fe4e6e5bf5"/><section>
    <title>CSGCM3R</title>
<indexterm><primary>CSGCM3R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCM3R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCM3R</computeroutput></para>
<para>CRYP GCM/GMAC context swap register 3, Address offset: 0x7C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga63fc99181cf78d1f43270e79bcf787b5"/><section>
    <title>CSGCM4R</title>
<indexterm><primary>CSGCM4R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCM4R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCM4R</computeroutput></para>
<para>CRYP GCM/GMAC context swap register 4, Address offset: 0x80 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga470c323c7caa5d4362656cb0c8aa4528"/><section>
    <title>CSGCM5R</title>
<indexterm><primary>CSGCM5R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCM5R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCM5R</computeroutput></para>
<para>CRYP GCM/GMAC context swap register 5, Address offset: 0x84 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga8c2f4a1d321b61dc3b7833d209eb0ede"/><section>
    <title>CSGCM6R</title>
<indexterm><primary>CSGCM6R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCM6R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCM6R</computeroutput></para>
<para>CRYP GCM/GMAC context swap register 6, Address offset: 0x88 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga64151eda4e4e3370f4e264a2d9f61776"/><section>
    <title>CSGCM7R</title>
<indexterm><primary>CSGCM7R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCM7R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCM7R</computeroutput></para>
<para>CRYP GCM/GMAC context swap register 7, Address offset: 0x8C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga39e00067c0a87ebe4b0820ec414011b0"/><section>
    <title>CSGCMCCM0R</title>
<indexterm><primary>CSGCMCCM0R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCMCCM0R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCMCCM0R</computeroutput></para>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 0, Address offset: 0x50 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga9e5051604453703d76973463cdba6ef7"/><section>
    <title>CSGCMCCM1R</title>
<indexterm><primary>CSGCMCCM1R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCMCCM1R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCMCCM1R</computeroutput></para>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 1, Address offset: 0x54 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gad839981b06af83bb1d08dd3313922783"/><section>
    <title>CSGCMCCM2R</title>
<indexterm><primary>CSGCMCCM2R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCMCCM2R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCMCCM2R</computeroutput></para>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 2, Address offset: 0x58 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga146a0ff395793669bb88fbad8697fdff"/><section>
    <title>CSGCMCCM3R</title>
<indexterm><primary>CSGCMCCM3R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCMCCM3R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCMCCM3R</computeroutput></para>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 3, Address offset: 0x5C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga0701e3347dd3d6de80063b802bcf011f"/><section>
    <title>CSGCMCCM4R</title>
<indexterm><primary>CSGCMCCM4R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCMCCM4R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCMCCM4R</computeroutput></para>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 4, Address offset: 0x60 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga18e2b049f39ed894fc37ba092145a115"/><section>
    <title>CSGCMCCM5R</title>
<indexterm><primary>CSGCMCCM5R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCMCCM5R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCMCCM5R</computeroutput></para>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 5, Address offset: 0x64 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1062d56f4ea86ece15011e9ffc0e53c3"/><section>
    <title>CSGCMCCM6R</title>
<indexterm><primary>CSGCMCCM6R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCMCCM6R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCMCCM6R</computeroutput></para>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 6, Address offset: 0x68 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7cf7761ae30d9fa41c295c5add31b316"/><section>
    <title>CSGCMCCM7R</title>
<indexterm><primary>CSGCMCCM7R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSGCMCCM7R</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSGCMCCM7R</computeroutput></para>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 7, Address offset: 0x6C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga876dd0a8546697065f406b7543e27af2"/><section>
    <title>CSR<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>CSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSR</computeroutput></para>
<para>ADC Common status register, Address offset: ADC1 base address + 0x300 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaab1e7a35aa0ff9b6fa6ef2853ff995b1"/><section>
    <title>CSR<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>CSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSR[54]</computeroutput></para>
<para>HASH context swap registers, Address offset: 0x0F8-0x1CC </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga876dd0a8546697065f406b7543e27af2"/><section>
    <title>CSR<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>CSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSR</computeroutput></para>
<para>PWR power control/status register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga876dd0a8546697065f406b7543e27af2"/><section>
    <title>CSR<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>CSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CSR</computeroutput></para>
<para>RCC clock control &amp; status register, Address offset: 0x74 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaa3ccc5d081bbee3c61ae9aa5e0c83af9"/><section>
    <title>CWSIZER</title>
<indexterm><primary>CWSIZER</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CWSIZER</secondary></indexterm>
<para><computeroutput>__IO uint32_t CWSIZER</computeroutput></para>
<para>DCMI crop window size, Address offset: 0x24 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga919b70dd8762e44263a02dfbafc7b8ce"/><section>
    <title>CWSTRTR</title>
<indexterm><primary>CWSTRTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>CWSTRTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t CWSTRTR</computeroutput></para>
<para>DCMI crop window start, Address offset: 0x20 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga8aa219e1455869d3baf87a618586838d"/><section>
    <title>DCCR</title>
<indexterm><primary>DCCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DCCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DCCR</computeroutput></para>
<para>LTDC Layerx Default Color Configuration Register Address offset: 0x9C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga0a5d6d20b17d55b2e892a924b6e70296"/><section>
    <title>DCKCFGR</title>
<indexterm><primary>DCKCFGR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DCKCFGR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DCKCFGR</computeroutput></para>
<para>RCC Dedicated Clocks configuration register, Address offset: 0x8C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf5c08405ec6124981a61e07985ef3bc9"/><section>
    <title>DCKCFGR2</title>
<indexterm><primary>DCKCFGR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DCKCFGR2</secondary></indexterm>
<para><computeroutput>__IO uint32_t DCKCFGR2</computeroutput></para>
<para>RCC Dedicated Clocks configuration register 2, Address offset: 0x94 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga4273e2b5aeb7bdf1006909b1a2b59bc8"/><section>
    <title>DCOUNT</title>
<indexterm><primary>DCOUNT</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DCOUNT</secondary></indexterm>
<para><computeroutput>__I uint32_t DCOUNT</computeroutput></para>
<para>SDIO data counter register, Address offset: 0x30 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga0afd527a4ec64faf878f9957096102bf"/><section>
    <title>DCR</title>
<indexterm><primary>DCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DCR</secondary></indexterm>
<para><computeroutput>__IO uint16_t DCR</computeroutput></para>
<para>TIM DMA control register, Address offset: 0x48 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga96a3d1a050982fccc23c2e6dbe0de068"/><section>
    <title>DCTRL</title>
<indexterm><primary>DCTRL</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DCTRL</secondary></indexterm>
<para><computeroutput>__IO uint32_t DCTRL</computeroutput></para>
<para>SDIO data control register, Address offset: 0x2C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gae9028b8bcb5118b7073165fb50fcd559"/><section>
    <title>DHR12L1</title>
<indexterm><primary>DHR12L1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DHR12L1</secondary></indexterm>
<para><computeroutput>__IO uint32_t DHR12L1</computeroutput></para>
<para>DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2e45f9c9d67e384187b25334ba0a3e3d"/><section>
    <title>DHR12L2</title>
<indexterm><primary>DHR12L2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DHR12L2</secondary></indexterm>
<para><computeroutput>__IO uint32_t DHR12L2</computeroutput></para>
<para>DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gacc269320aff0a6482730224a4b641a59"/><section>
    <title>DHR12LD</title>
<indexterm><primary>DHR12LD</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DHR12LD</secondary></indexterm>
<para><computeroutput>__IO uint32_t DHR12LD</computeroutput></para>
<para>DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac2bb55b037b800a25852736afdd7a258"/><section>
    <title>DHR12R1</title>
<indexterm><primary>DHR12R1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DHR12R1</secondary></indexterm>
<para><computeroutput>__IO uint32_t DHR12R1</computeroutput></para>
<para>DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga804c7e15dbb587c7ea25511f6a7809f7"/><section>
    <title>DHR12R2</title>
<indexterm><primary>DHR12R2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DHR12R2</secondary></indexterm>
<para><computeroutput>__IO uint32_t DHR12R2</computeroutput></para>
<para>DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1590b77e57f17e75193da259da72095e"/><section>
    <title>DHR12RD</title>
<indexterm><primary>DHR12RD</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DHR12RD</secondary></indexterm>
<para><computeroutput>__IO uint32_t DHR12RD</computeroutput></para>
<para>Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gad0a200e12acad17a5c7d2059159ea7e1"/><section>
    <title>DHR8R1</title>
<indexterm><primary>DHR8R1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DHR8R1</secondary></indexterm>
<para><computeroutput>__IO uint32_t DHR8R1</computeroutput></para>
<para>DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga4c435f0e34ace4421241cd5c3ae87fc2"/><section>
    <title>DHR8R2</title>
<indexterm><primary>DHR8R2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DHR8R2</secondary></indexterm>
<para><computeroutput>__IO uint32_t DHR8R2</computeroutput></para>
<para>DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga9590269cba8412f1be96b0ddb846ef44"/><section>
    <title>DHR8RD</title>
<indexterm><primary>DHR8RD</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DHR8RD</secondary></indexterm>
<para><computeroutput>__IO uint32_t DHR8RD</computeroutput></para>
<para>DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1481b34cc41018c17e4ab592a1c8cb55"/><section>
    <title>DIER</title>
<indexterm><primary>DIER</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DIER</secondary></indexterm>
<para><computeroutput>__IO uint16_t DIER</computeroutput></para>
<para>TIM DMA/interrupt enable register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga445dd5529e7dc6a4fa2fec4f78da2692"/><section>
    <title>DIN</title>
<indexterm><primary>DIN</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DIN</secondary></indexterm>
<para><computeroutput>__IO uint32_t DIN</computeroutput></para>
<para>HASH data input register, Address offset: 0x04 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga612edc78d2fa6288392f8ea32c36f7fb"/><section>
    <title>DLEN</title>
<indexterm><primary>DLEN</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DLEN</secondary></indexterm>
<para><computeroutput>__IO uint32_t DLEN</computeroutput></para>
<para>SDIO data length register, Address offset: 0x28 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gad1e11eb1200e64e0563e3576bf258194"/><section>
    <title>DMABMR</title>
<indexterm><primary>DMABMR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMABMR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMABMR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gacf3f7ecbf774d8d505655ac7f24761fc"/><section>
    <title>DMACHRBAR</title>
<indexterm><primary>DMACHRBAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMACHRBAR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMACHRBAR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga9c49de2e699886d6604fd2b3d376a0e9"/><section>
    <title>DMACHRDR</title>
<indexterm><primary>DMACHRDR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMACHRDR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMACHRDR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga900f9f888342fbdd8ee07e3ee1d4b73c"/><section>
    <title>DMACHTBAR</title>
<indexterm><primary>DMACHTBAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMACHTBAR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMACHTBAR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gab5bb348210fdd9a5538eb57abc5a5673"/><section>
    <title>DMACHTDR</title>
<indexterm><primary>DMACHTDR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMACHTDR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMACHTDR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga082219a924d748e9c6092582aec06226"/><section>
    <title>DMACR</title>
<indexterm><primary>DMACR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMACR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMACR</computeroutput></para>
<para>CRYP DMA control register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gadd56f3652fd065c6797411e80477a064"/><section>
    <title>DMAIER</title>
<indexterm><primary>DMAIER</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMAIER</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMAIER</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga12eba1fc5d54aa50fdda201f7f9a84a3"/><section>
    <title>DMAMFBOCR</title>
<indexterm><primary>DMAMFBOCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMAMFBOCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMAMFBOCR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gaa15b972f30ee47f5df0d3ebc8866509d"/><section>
    <title>DMAOMR</title>
<indexterm><primary>DMAOMR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMAOMR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMAOMR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga30c2d8aa9c76dfba0b9a378b64700bda"/><section>
    <title>DMAR</title>
<indexterm><primary>DMAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMAR</secondary></indexterm>
<para><computeroutput>__IO uint16_t DMAR</computeroutput></para>
<para>TIM DMA address for full transfer, Address offset: 0x4C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga581ce491c035ce46db723260377c2032"/><section>
    <title>DMARDLAR</title>
<indexterm><primary>DMARDLAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMARDLAR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMARDLAR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gaad6309afe126da26921191697d7e5c43"/><section>
    <title>DMARPDR</title>
<indexterm><primary>DMARPDR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMARPDR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMARPDR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gac6fe9e194ed9d08bf6bd28ceb80ac4b0"/><section>
    <title>DMARSWTR</title>
<indexterm><primary>DMARSWTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMARSWTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMARSWTR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga9e7c3d04e4dcf975939eeaac246b25d0"/><section>
    <title>DMASR</title>
<indexterm><primary>DMASR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMASR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMASR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga7dba9527df73350f35683140d73a5f8d"/><section>
    <title>DMATDLAR</title>
<indexterm><primary>DMATDLAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMATDLAR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMATDLAR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gacf0114902a52b7ffcc343e06484b3623"/><section>
    <title>DMATPDR</title>
<indexterm><primary>DMATPDR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DMATPDR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DMATPDR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gaa710505be03a41981c35bacc7ce20746"/><section>
    <title>DOR1</title>
<indexterm><primary>DOR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DOR1</secondary></indexterm>
<para><computeroutput>__IO uint32_t DOR1</computeroutput></para>
<para>DAC channel1 data output register, Address offset: 0x2C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaba9fb810b0cf6cbc1280c5c63be2418b"/><section>
    <title>DOR2</title>
<indexterm><primary>DOR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DOR2</secondary></indexterm>
<para><computeroutput>__IO uint32_t DOR2</computeroutput></para>
<para>DAC channel2 data output register, Address offset: 0x30 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab8ba768d1dac54a845084bd07f4ef2b9"/><section>
    <title>DOUT</title>
<indexterm><primary>DOUT</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DOUT</secondary></indexterm>
<para><computeroutput>__IO uint32_t DOUT</computeroutput></para>
<para>CRYP data output register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94"/><section>
    <title>DR<computeroutput>[1/10]</computeroutput></title>
<indexterm><primary>DR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DR</computeroutput></para>
<para>ADC regular data register, Address offset: 0x4C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94"/><section>
    <title>DR<computeroutput>[2/10]</computeroutput></title>
<indexterm><primary>DR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DR</computeroutput></para>
<para>CRC Data register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94"/><section>
    <title>DR<computeroutput>[3/10]</computeroutput></title>
<indexterm><primary>DR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DR</computeroutput></para>
<para>CRYP data input register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94"/><section>
    <title>DR<computeroutput>[4/10]</computeroutput></title>
<indexterm><primary>DR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DR</computeroutput></para>
<para>DCMI data register, Address offset: 0x28 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga0a1acc0425516ff7969709d118b96a3b"/><section>
    <title>DR<computeroutput>[5/10]</computeroutput></title>
<indexterm><primary>DR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DR</secondary></indexterm>
<para><computeroutput>__IO uint16_t DR</computeroutput></para>
<para>I2C Data register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94"/><section>
    <title>DR<computeroutput>[6/10]</computeroutput></title>
<indexterm><primary>DR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DR</computeroutput></para>
<para>RNG data register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94"/><section>
    <title>DR<computeroutput>[7/10]</computeroutput></title>
<indexterm><primary>DR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DR</computeroutput></para>
<para>RTC date register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94"/><section>
    <title>DR<computeroutput>[8/10]</computeroutput></title>
<indexterm><primary>DR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DR</secondary></indexterm>
<para><computeroutput>__IO uint32_t DR</computeroutput></para>
<para>SAI block x data register, Address offset: 0x20 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga0a1acc0425516ff7969709d118b96a3b"/><section>
    <title>DR<computeroutput>[9/10]</computeroutput></title>
<indexterm><primary>DR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DR</secondary></indexterm>
<para><computeroutput>__IO uint16_t DR</computeroutput></para>
<para>SPI data register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga0a1acc0425516ff7969709d118b96a3b"/><section>
    <title>DR<computeroutput>[10/10]</computeroutput></title>
<indexterm><primary>DR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DR</secondary></indexterm>
<para><computeroutput>__IO uint16_t DR</computeroutput></para>
<para>USART Data register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1dd219eaeee8d9def822da843028bd02"/><section>
    <title>DTIMER</title>
<indexterm><primary>DTIMER</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>DTIMER</secondary></indexterm>
<para><computeroutput>__IO uint32_t DTIMER</computeroutput></para>
<para>SDIO data timer register, Address offset: 0x24 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga980df1a5752e36604de4d71ce14fbfa3"/><section>
    <title>EGR</title>
<indexterm><primary>EGR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>EGR</secondary></indexterm>
<para><computeroutput>__IO uint16_t EGR</computeroutput></para>
<para>TIM event generation register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6034c7458d8e6030f6dacecf0f1a3a89"/><section>
    <title>EMR</title>
<indexterm><primary>EMR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>EMR</secondary></indexterm>
<para><computeroutput>__IO uint32_t EMR</computeroutput></para>
<para>EXTI Event mask register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga9cc4ec74be864c929261e0810f2fd7f0"/><section>
    <title>ESCR</title>
<indexterm><primary>ESCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ESCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ESCR</computeroutput></para>
<para>DCMI embedded synchronization code register, Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2b39f943954e0e7d177b511d9074a0b7"/><section>
    <title>ESR</title>
<indexterm><primary>ESR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ESR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ESR</computeroutput></para>
<para>CAN error status register, Address offset: 0x18 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf751d49ef824c1636c78822ecae066f4"/><section>
    <title>ESUR</title>
<indexterm><primary>ESUR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ESUR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ESUR</computeroutput></para>
<para>DCMI embedded synchronization unmask register, Address offset: 0x1C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga52f7bf8003ba69d66a4e86dea6eeab65"/><section>
    <title>EXTICR</title>
<indexterm><primary>EXTICR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>EXTICR</secondary></indexterm>
<para><computeroutput>__IO uint32_t EXTICR[4]</computeroutput></para>
<para>SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaaf76271f4ab0b3deb3ceb6e2ac0d62d0"/><section>
    <title>FA1R</title>
<indexterm><primary>FA1R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FA1R</secondary></indexterm>
<para><computeroutput>__IO uint32_t FA1R</computeroutput></para>
<para>CAN filter activation register, Address offset: 0x21C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga5d5cc7f32884945503dd29f8f6cbb415"/><section>
    <title>FCR</title>
<indexterm><primary>FCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t FCR</computeroutput></para>
<para>DMA stream x FIFO control register <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf1405e594e39e5b34f9499f680157a25"/><section>
    <title>FFA1R</title>
<indexterm><primary>FFA1R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FFA1R</secondary></indexterm>
<para><computeroutput>__IO uint32_t FFA1R</computeroutput></para>
<para>CAN filter FIFO assignment register, Address offset: 0x214 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7ed3c45a71b6382890860bcd8f313d51"/><section>
    <title>FGCLUT</title>
<indexterm><primary>FGCLUT</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FGCLUT</secondary></indexterm>
<para><computeroutput>__IO uint32_t FGCLUT[256]</computeroutput></para>
<para>DMA2D Foreground CLUT, Address offset:400-7FF </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga27ad59cf99d0d0904958175238c40d8d"/><section>
    <title>FGCMAR</title>
<indexterm><primary>FGCMAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FGCMAR</secondary></indexterm>
<para><computeroutput>__IO uint32_t FGCMAR</computeroutput></para>
<para>DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3b7bcbbdcd4f728861babc3300a26f61"/><section>
    <title>FGCOLR</title>
<indexterm><primary>FGCOLR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FGCOLR</secondary></indexterm>
<para><computeroutput>__IO uint32_t FGCOLR</computeroutput></para>
<para>DMA2D Foreground Color Register, Address offset: 0x20 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga17e8aa3d2c6464eba518c8ccf28c173d"/><section>
    <title>FGMAR</title>
<indexterm><primary>FGMAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FGMAR</secondary></indexterm>
<para><computeroutput>__IO uint32_t FGMAR</computeroutput></para>
<para>DMA2D Foreground Memory Address Register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf3d84e911bbb2bf8cfa6d5e1dfe01afe"/><section>
    <title>FGOR</title>
<indexterm><primary>FGOR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FGOR</secondary></indexterm>
<para><computeroutput>__IO uint32_t FGOR</computeroutput></para>
<para>DMA2D Foreground Offset Register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gadd402fd3aa4845802f08f8df79a5a72a"/><section>
    <title>FGPFCCR</title>
<indexterm><primary>FGPFCCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FGPFCCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t FGPFCCR</computeroutput></para>
<para>DMA2D Foreground PFC Control Register, Address offset: 0x1C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga68bef1da5fd164cf0f884b4209670dc8"/><section>
    <title>FIFO</title>
<indexterm><primary>FIFO</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FIFO</secondary></indexterm>
<para><computeroutput>__IO uint32_t FIFO</computeroutput></para>
<para>SDIO data FIFO register, Address offset: 0x80 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab27b78e19f487c845437c29812eecca7"/><section>
    <title>FIFOCNT</title>
<indexterm><primary>FIFOCNT</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FIFOCNT</secondary></indexterm>
<para><computeroutput>__I uint32_t FIFOCNT</computeroutput></para>
<para>SDIO FIFO counter register, Address offset: 0x48 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaad6b61703dc65b8d1bf798a42108bec2"/><section>
    <title>FLTR</title>
<indexterm><primary>FLTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FLTR</secondary></indexterm>
<para><computeroutput>__IO uint16_t FLTR</computeroutput></para>
<para>I2C FLTR register, Address offset: 0x24 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaaa6f4cf1f16aaa6d17ec6c410db76acf"/><section>
    <title>FM1R</title>
<indexterm><primary>FM1R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FM1R</secondary></indexterm>
<para><computeroutput>__IO uint32_t FM1R</computeroutput></para>
<para>CAN filter mode register, Address offset: 0x204 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1cb734df34f6520a7204c4c70634ebba"/><section>
    <title>FMR</title>
<indexterm><primary>FMR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FMR</secondary></indexterm>
<para><computeroutput>__IO uint32_t FMR</computeroutput></para>
<para>CAN filter master register, Address offset: 0x200 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga92036953ac673803fe001d843fea508b"/><section>
    <title>FR1</title>
<indexterm><primary>FR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FR1</secondary></indexterm>
<para><computeroutput>__IO uint32_t FR1</computeroutput></para>
<para>CAN Filter bank register 1 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7f7d80b45b7574463d7030fc8a464582"/><section>
    <title>FR2</title>
<indexterm><primary>FR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FR2</secondary></indexterm>
<para><computeroutput>__IO uint32_t FR2</computeroutput></para>
<para>CAN Filter bank register 1 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gae307d5a553582e6c9717f50037245710"/><section>
    <title>FRCR</title>
<indexterm><primary>FRCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FRCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t FRCR</computeroutput></para>
<para>SAI block x frame configuration register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaae0256ae42106ee7f87fc7e5bdb779d4"/><section>
    <title>FS1R</title>
<indexterm><primary>FS1R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FS1R</secondary></indexterm>
<para><computeroutput>__IO uint32_t FS1R</computeroutput></para>
<para>CAN filter scale register, Address offset: 0x20C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaa0f7c828c46ae6f6bc9f66f11720bbe6"/><section>
    <title>FTSR</title>
<indexterm><primary>FTSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>FTSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t FTSR</computeroutput></para>
<para>EXTI Falling trigger selection register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaae092d9d07574afe1fbc79c8bf7f7c19"/><section>
    <title>GCR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>GCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>GCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t GCR</computeroutput></para>
<para>LTDC Global Control Register, Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaae092d9d07574afe1fbc79c8bf7f7c19"/><section>
    <title>GCR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>GCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>GCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t GCR</computeroutput></para>
<para>SAI global configuration register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga26f8b74978e03c8a4c99c9395a6a524d"/><section>
    <title>GTPR</title>
<indexterm><primary>GTPR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>GTPR</secondary></indexterm>
<para><computeroutput>__IO uint16_t GTPR</computeroutput></para>
<para>USART Guard time and prescaler register, Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac55c27aeea4107813c1e7da3fcf46961"/><section>
    <title>HIFCR</title>
<indexterm><primary>HIFCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>HIFCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t HIFCR</computeroutput></para>
<para>DMA high interrupt flag clear register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6fe40f7ac1a18c2726b328b5ec02b262"/><section>
    <title>HISR</title>
<indexterm><primary>HISR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>HISR</secondary></indexterm>
<para><computeroutput>__IO uint32_t HISR</computeroutput></para>
<para>DMA high interrupt status register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab041708966b192f819ac50b3cb369577"/><section>
    <title>HR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>HR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>HR</secondary></indexterm>
<para><computeroutput>__IO uint32_t HR[8]</computeroutput></para>
<para>HASH digest registers, Address offset: 0x310-0x32C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga02cdb629fbb2bfa63db818ac846847a1"/><section>
    <title>HR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>HR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>HR</secondary></indexterm>
<para><computeroutput>__IO uint32_t HR[5]</computeroutput></para>
<para>HASH digest registers, Address offset: 0x0C-0x1C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga24c3512abcc90ef75cf3e9145e5dbe9b"/><section>
    <title>HTR</title>
<indexterm><primary>HTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>HTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t HTR</computeroutput></para>
<para>ADC watchdog higher threshold register, Address offset: 0x24 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gacb40abca5ca4cd2b2855adf2186effe8"/><section>
    <title>I2SCFGR</title>
<indexterm><primary>I2SCFGR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>I2SCFGR</secondary></indexterm>
<para><computeroutput>__IO uint16_t I2SCFGR</computeroutput></para>
<para>SPI_I2S configuration register, Address offset: 0x1C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga02ce1ece243cc4ce1d66ebeca247fee1"/><section>
    <title>I2SPR</title>
<indexterm><primary>I2SPR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>I2SPR</secondary></indexterm>
<para><computeroutput>__IO uint16_t I2SPR</computeroutput></para>
<para>SPI_I2S prescaler register, Address offset: 0x20 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga0a8c8230846fd8ff154b9fde8dfa0399"/><section>
    <title>ICR<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>ICR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ICR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ICR</computeroutput></para>
<para>DCMI interrupt clear register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga0a8c8230846fd8ff154b9fde8dfa0399"/><section>
    <title>ICR<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>ICR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ICR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ICR</computeroutput></para>
<para>LTDC Interrupt Clear Register, Address offset: 0x3C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga0a8c8230846fd8ff154b9fde8dfa0399"/><section>
    <title>ICR<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>ICR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ICR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ICR</computeroutput></para>
<para>SDIO interrupt clear register, Address offset: 0x38 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga24df28d0e440321b21f6f07b3bb93dea"/><section>
    <title>IDCODE</title>
<indexterm><primary>IDCODE</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IDCODE</secondary></indexterm>
<para><computeroutput>__IO uint32_t IDCODE</computeroutput></para>
<para>MCU device ID code, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga601d7b0ba761c987db359b2d7173b7e0"/><section>
    <title>IDR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>IDR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IDR</secondary></indexterm>
<para><computeroutput>__IO uint8_t IDR</computeroutput></para>
<para>CRC Independent data register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga328d2fe9ef1d513c3a97d30f98f0047c"/><section>
    <title>IDR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>IDR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IDR</secondary></indexterm>
<para><computeroutput>__IO uint32_t IDR</computeroutput></para>
<para>GPIO port input data register, Address offset: 0x10 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6566f8cfbd1d8aa7e8db046aa35e77db"/><section>
    <title>IER<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>IER</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IER</secondary></indexterm>
<para><computeroutput>__IO uint32_t IER</computeroutput></para>
<para>CAN interrupt enable register, Address offset: 0x14 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6566f8cfbd1d8aa7e8db046aa35e77db"/><section>
    <title>IER<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>IER</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IER</secondary></indexterm>
<para><computeroutput>__IO uint32_t IER</computeroutput></para>
<para>DCMI interrupt enable register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6566f8cfbd1d8aa7e8db046aa35e77db"/><section>
    <title>IER<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>IER</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IER</secondary></indexterm>
<para><computeroutput>__IO uint32_t IER</computeroutput></para>
<para>LTDC Interrupt Enable Register, Address offset: 0x34 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac6f9d540fd6a21c0fbc7bfbbee9a8504"/><section>
    <title>IFCR</title>
<indexterm><primary>IFCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IFCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t IFCR</computeroutput></para>
<para>DMA2D Interrupt Flag Clear Register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gae845b86e973b4bf8a33c447c261633f6"/><section>
    <title>IMR<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>IMR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IMR</secondary></indexterm>
<para><computeroutput>__IO uint32_t IMR</computeroutput></para>
<para>EXTI Interrupt mask register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gae845b86e973b4bf8a33c447c261633f6"/><section>
    <title>IMR<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>IMR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IMR</secondary></indexterm>
<para><computeroutput>__IO uint32_t IMR</computeroutput></para>
<para>HASH interrupt enable register, Address offset: 0x20 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gae845b86e973b4bf8a33c447c261633f6"/><section>
    <title>IMR<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>IMR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IMR</secondary></indexterm>
<para><computeroutput>__IO uint32_t IMR</computeroutput></para>
<para>SAI block x interrupt mask register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gadcdd7c23a99f81c21dae2e9f989632e1"/><section>
    <title>IMSCR</title>
<indexterm><primary>IMSCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IMSCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t IMSCR</computeroutput></para>
<para>CRYP interrupt mask set/clear register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab3c49a96815fcbee63d95e1e74f20e75"/><section>
    <title>ISR<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ISR</computeroutput></para>
<para>DMA2D Interrupt Status Register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab3c49a96815fcbee63d95e1e74f20e75"/><section>
    <title>ISR<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ISR</computeroutput></para>
<para>LTDC Interrupt Status Register, Address offset: 0x38 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab3c49a96815fcbee63d95e1e74f20e75"/><section>
    <title>ISR<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>ISR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ISR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ISR</computeroutput></para>
<para>RTC initialization and status register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab1efba4cdf22c525fce804375961d567"/><section>
    <title>IV0LR</title>
<indexterm><primary>IV0LR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IV0LR</secondary></indexterm>
<para><computeroutput>__IO uint32_t IV0LR</computeroutput></para>
<para>CRYP initialization vector left-word register 0, Address offset: 0x40 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaeb1990f7c28e815a4962db3a861937bb"/><section>
    <title>IV0RR</title>
<indexterm><primary>IV0RR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IV0RR</secondary></indexterm>
<para><computeroutput>__IO uint32_t IV0RR</computeroutput></para>
<para>CRYP initialization vector right-word register 0, Address offset: 0x44 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaad2f43335b25a0065f3d327364610cbd"/><section>
    <title>IV1LR</title>
<indexterm><primary>IV1LR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IV1LR</secondary></indexterm>
<para><computeroutput>__IO uint32_t IV1LR</computeroutput></para>
<para>CRYP initialization vector left-word register 1, Address offset: 0x48 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga38a9f05c03174023fc6ac951c04eaeff"/><section>
    <title>IV1RR</title>
<indexterm><primary>IV1RR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>IV1RR</secondary></indexterm>
<para><computeroutput>__IO uint32_t IV1RR</computeroutput></para>
<para>CRYP initialization vector right-word register 1, Address offset: 0x4C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga22fa21352be442bd02f9c26a1013d598"/><section>
    <title>JDR1</title>
<indexterm><primary>JDR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>JDR1</secondary></indexterm>
<para><computeroutput>__IO uint32_t JDR1</computeroutput></para>
<para>ADC injected data register 1, Address offset: 0x3C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gae9156af81694b7a85923348be45a2167"/><section>
    <title>JDR2</title>
<indexterm><primary>JDR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>JDR2</secondary></indexterm>
<para><computeroutput>__IO uint32_t JDR2</computeroutput></para>
<para>ADC injected data register 2, Address offset: 0x40 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3a54028253a75a470fccf841178cba46"/><section>
    <title>JDR3</title>
<indexterm><primary>JDR3</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>JDR3</secondary></indexterm>
<para><computeroutput>__IO uint32_t JDR3</computeroutput></para>
<para>ADC injected data register 3, Address offset: 0x44 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga9274ceea3b2c6d5c1903d0a7abad91a1"/><section>
    <title>JDR4</title>
<indexterm><primary>JDR4</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>JDR4</secondary></indexterm>
<para><computeroutput>__IO uint32_t JDR4</computeroutput></para>
<para>ADC injected data register 4, Address offset: 0x48 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga427dda1678f254bd98b1f321d7194a3b"/><section>
    <title>JOFR1</title>
<indexterm><primary>JOFR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>JOFR1</secondary></indexterm>
<para><computeroutput>__IO uint32_t JOFR1</computeroutput></para>
<para>ADC injected channel data offset register 1, Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga11e65074b9f06b48c17cdfa5bea9f125"/><section>
    <title>JOFR2</title>
<indexterm><primary>JOFR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>JOFR2</secondary></indexterm>
<para><computeroutput>__IO uint32_t JOFR2</computeroutput></para>
<para>ADC injected channel data offset register 2, Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga613f6b76d20c1a513976b920ecd7f4f8"/><section>
    <title>JOFR3</title>
<indexterm><primary>JOFR3</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>JOFR3</secondary></indexterm>
<para><computeroutput>__IO uint32_t JOFR3</computeroutput></para>
<para>ADC injected channel data offset register 3, Address offset: 0x1C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2fd59854223e38158b4138ee8e913ab3"/><section>
    <title>JOFR4</title>
<indexterm><primary>JOFR4</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>JOFR4</secondary></indexterm>
<para><computeroutput>__IO uint32_t JOFR4</computeroutput></para>
<para>ADC injected channel data offset register 4, Address offset: 0x20 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga75e0cc079831adcc051df456737d3ae4"/><section>
    <title>JSQR</title>
<indexterm><primary>JSQR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>JSQR</secondary></indexterm>
<para><computeroutput>__IO uint32_t JSQR</computeroutput></para>
<para>ADC injected sequence register, Address offset: 0x38 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3ca109e86323625e5f56f92f999c3b05"/><section>
    <title>K0LR</title>
<indexterm><primary>K0LR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>K0LR</secondary></indexterm>
<para><computeroutput>__IO uint32_t K0LR</computeroutput></para>
<para>CRYP key left register 0, Address offset: 0x20 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gae6d97d339f0091d4a105001ea59086ae"/><section>
    <title>K0RR</title>
<indexterm><primary>K0RR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>K0RR</secondary></indexterm>
<para><computeroutput>__IO uint32_t K0RR</computeroutput></para>
<para>CRYP key right register 0, Address offset: 0x24 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga948ff2e2e97978287411fe725dd70a7f"/><section>
    <title>K1LR</title>
<indexterm><primary>K1LR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>K1LR</secondary></indexterm>
<para><computeroutput>__IO uint32_t K1LR</computeroutput></para>
<para>CRYP key left register 1, Address offset: 0x28 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7554383cff84540eb260a3fdf55cb934"/><section>
    <title>K1RR</title>
<indexterm><primary>K1RR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>K1RR</secondary></indexterm>
<para><computeroutput>__IO uint32_t K1RR</computeroutput></para>
<para>CRYP key right register 1, Address offset: 0x2C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga32210fb9ecbb0b4bd127e688f3f79802"/><section>
    <title>K2LR</title>
<indexterm><primary>K2LR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>K2LR</secondary></indexterm>
<para><computeroutput>__IO uint32_t K2LR</computeroutput></para>
<para>CRYP key left register 2, Address offset: 0x30 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga41a0448734e8ccbdd6fba98284815c6f"/><section>
    <title>K2RR</title>
<indexterm><primary>K2RR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>K2RR</secondary></indexterm>
<para><computeroutput>__IO uint32_t K2RR</computeroutput></para>
<para>CRYP key right register 2, Address offset: 0x34 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga516c328fcb53ec754384e584caf890f5"/><section>
    <title>K3LR</title>
<indexterm><primary>K3LR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>K3LR</secondary></indexterm>
<para><computeroutput>__IO uint32_t K3LR</computeroutput></para>
<para>CRYP key left register 3, Address offset: 0x38 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga8fe249258f1733ec155c3893375c7a21"/><section>
    <title>K3RR</title>
<indexterm><primary>K3RR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>K3RR</secondary></indexterm>
<para><computeroutput>__IO uint32_t K3RR</computeroutput></para>
<para>CRYP key right register 3, Address offset: 0x3C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga84c491be6c66b1d5b6a2efd0740b3d0c"/><section>
    <title>KEYR</title>
<indexterm><primary>KEYR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>KEYR</secondary></indexterm>
<para><computeroutput>__IO uint32_t KEYR</computeroutput></para>
<para>FLASH key register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2f692354bde770f2a5e3e1b294ec064b"/><section>
    <title>KR</title>
<indexterm><primary>KR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>KR</secondary></indexterm>
<para><computeroutput>__IO uint32_t KR</computeroutput></para>
<para>IWDG Key register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2612a0f4b3fbdbb6293f6dc70105e190"/><section>
    <title>LCKR</title>
<indexterm><primary>LCKR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>LCKR</secondary></indexterm>
<para><computeroutput>__IO uint32_t LCKR</computeroutput></para>
<para>GPIO port configuration lock register, Address offset: 0x1C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac4f7bf4cb172024bfc940c00167cd04e"/><section>
    <title>LIFCR</title>
<indexterm><primary>LIFCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>LIFCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t LIFCR</computeroutput></para>
<para>DMA low interrupt flag clear register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7d311d182e9cb4a5acd25f6bb3e1422d"/><section>
    <title>LIPCR</title>
<indexterm><primary>LIPCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>LIPCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t LIPCR</computeroutput></para>
<para>LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga5cdef358e9e95b570358e1f6a3a7f492"/><section>
    <title>LISR</title>
<indexterm><primary>LISR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>LISR</secondary></indexterm>
<para><computeroutput>__IO uint32_t LISR</computeroutput></para>
<para>DMA low interrupt status register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga9f8712dfef7125c0bb39db11f2b7416b"/><section>
    <title>LTR</title>
<indexterm><primary>LTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>LTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t LTR</computeroutput></para>
<para>ADC watchdog lower threshold register, Address offset: 0x28 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2fc2e30027d62fbf2ad32f911fbadeca"/><section>
    <title>LWR</title>
<indexterm><primary>LWR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>LWR</secondary></indexterm>
<para><computeroutput>__IO uint32_t LWR</computeroutput></para>
<para>DMA2D Line Watermark Register, Address offset: 0x48 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga63b4d166f4ab5024db6b493a7ab7b640"/><section>
    <title>M0AR</title>
<indexterm><primary>M0AR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>M0AR</secondary></indexterm>
<para><computeroutput>__IO uint32_t M0AR</computeroutput></para>
<para>DMA stream x memory 0 address register <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaee7782244ceb4791d9a3891804ac47ac"/><section>
    <title>M1AR</title>
<indexterm><primary>M1AR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>M1AR</secondary></indexterm>
<para><computeroutput>__IO uint32_t M1AR</computeroutput></para>
<para>DMA stream x memory 1 address register <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab8b4520c137846f0a128146144514419"/><section>
    <title>MACA0HR</title>
<indexterm><primary>MACA0HR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACA0HR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACA0HR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga45e8169adb601f00e411b840f9fbb5af"/><section>
    <title>MACA0LR</title>
<indexterm><primary>MACA0LR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACA0LR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACA0LR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga3a6cc81e1024f9a93ec7653d32f12dcb"/><section>
    <title>MACA1HR</title>
<indexterm><primary>MACA1HR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACA1HR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACA1HR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gaadfb486dd07e2fd02fb491733deffd9b"/><section>
    <title>MACA1LR</title>
<indexterm><primary>MACA1LR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACA1LR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACA1LR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga38f1ce04678d5141e115cfd6f7b803d1"/><section>
    <title>MACA2HR</title>
<indexterm><primary>MACA2HR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACA2HR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACA2HR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga423b12ab536a1c4fdb1ce63f645822a7"/><section>
    <title>MACA2LR</title>
<indexterm><primary>MACA2LR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACA2LR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACA2LR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gad02ff09f7ce33f093ad04b84fee2bdec"/><section>
    <title>MACA3HR</title>
<indexterm><primary>MACA3HR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACA3HR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACA3HR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga2ba9f73c7fa756305d54a8f80872c6df"/><section>
    <title>MACA3LR</title>
<indexterm><primary>MACA3LR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACA3LR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACA3LR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga20acbcac1c35f66de94c9ff0e2ddc7b0"/><section>
    <title>MACCR</title>
<indexterm><primary>MACCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACCR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga12f62d3d3b9ee30c20c324b146e72795"/><section>
    <title>MACFCR</title>
<indexterm><primary>MACFCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACFCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACFCR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga8ad4e3dbde1518ecde5d979c2a89a76a"/><section>
    <title>MACFFR</title>
<indexterm><primary>MACFFR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACFFR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACFFR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga121212bdb227106df681d24e5d896a4e"/><section>
    <title>MACHTHR</title>
<indexterm><primary>MACHTHR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACHTHR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACHTHR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga1d34ab8e5c2041c00ba9526b3958099d"/><section>
    <title>MACHTLR</title>
<indexterm><primary>MACHTLR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACHTLR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACHTLR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gac42b829c02429cb9363563f7eb9d58ed"/><section>
    <title>MACIMR</title>
<indexterm><primary>MACIMR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACIMR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACIMR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga9ea1e1c6615eb3bd70eb328dba65fc87"/><section>
    <title>MACMIIAR</title>
<indexterm><primary>MACMIIAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACMIIAR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACMIIAR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga87c7687c35332bf5ee86473043652146"/><section>
    <title>MACMIIDR</title>
<indexterm><primary>MACMIIDR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACMIIDR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACMIIDR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gabbb2f4f89e7d8c3242365b4506e43217"/><section>
    <title>MACPMTCSR</title>
<indexterm><primary>MACPMTCSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACPMTCSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACPMTCSR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga129dcc23d48588d5af7dd218b617933d"/><section>
    <title>MACRWUFFR</title>
<indexterm><primary>MACRWUFFR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACRWUFFR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACRWUFFR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga1173127526cca9128e409bc83c7729dc"/><section>
    <title>MACSR</title>
<indexterm><primary>MACSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACSR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga92ff1fe799bb33d13efbaa1195867781"/><section>
    <title>MACVLANTR</title>
<indexterm><primary>MACVLANTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MACVLANTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MACVLANTR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga5c955643593b4aedbe9f84f054d26522"/><section>
    <title>MASK</title>
<indexterm><primary>MASK</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MASK</secondary></indexterm>
<para><computeroutput>__IO uint32_t MASK</computeroutput></para>
<para>SDIO mask register, Address offset: 0x3C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga27af4e9f888f0b7b1e8da7e002d98798"/><section>
    <title>MCR</title>
<indexterm><primary>MCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MCR</computeroutput></para>
<para>CAN master control register, Address offset: 0x00 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab36c409d0a009e3ce5a89ac55d3ff194"/><section>
    <title>MEMRMP</title>
<indexterm><primary>MEMRMP</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MEMRMP</secondary></indexterm>
<para><computeroutput>__IO uint32_t MEMRMP</computeroutput></para>
<para>SYSCFG memory remap register, Address offset: 0x00 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga524e134cec519206cb41d0545e382978"/><section>
    <title>MISR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MISR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MISR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MISR</computeroutput></para>
<para>CRYP masked interrupt status register, Address offset: 0x1C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga524e134cec519206cb41d0545e382978"/><section>
    <title>MISR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MISR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MISR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MISR</computeroutput></para>
<para>DCMI masked interrupt status register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gad57490cb3a07132702f96d8b5d547c89"/><section>
    <title>MMCCR</title>
<indexterm><primary>MMCCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MMCCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MMCCR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga65bb525a3f4d3ee131f9a7ed899d5eef"/><section>
    <title>MMCRFAECR</title>
<indexterm><primary>MMCRFAECR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MMCRFAECR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MMCRFAECR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gaff6eeec1afa983f153ff0786c8902d43"/><section>
    <title>MMCRFCECR</title>
<indexterm><primary>MMCRFCECR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MMCRFCECR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MMCRFCECR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga6ff264b60a3b40f40d136288e5ec5ba8"/><section>
    <title>MMCRGUFCR</title>
<indexterm><primary>MMCRGUFCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MMCRGUFCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MMCRGUFCR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga63872a3017c14a869c647123573dd002"/><section>
    <title>MMCRIMR</title>
<indexterm><primary>MMCRIMR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MMCRIMR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MMCRIMR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gaea29ac183c979d0cb95ad3781fe9ed91"/><section>
    <title>MMCRIR</title>
<indexterm><primary>MMCRIR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MMCRIR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MMCRIR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga71d932b554a5548e5d85ed81e58c1ed0"/><section>
    <title>MMCTGFCR</title>
<indexterm><primary>MMCTGFCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MMCTGFCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MMCTGFCR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga50c8425cf8d27268b3272ace0a224a94"/><section>
    <title>MMCTGFMSCCR</title>
<indexterm><primary>MMCTGFMSCCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MMCTGFMSCCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MMCTGFMSCCR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga23970354d69354ab78165e76afd6c2f7"/><section>
    <title>MMCTGFSCCR</title>
<indexterm><primary>MMCTGFSCCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MMCTGFSCCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MMCTGFSCCR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga18e294dd2625a93ebf2aab9f2b3c4911"/><section>
    <title>MMCTIMR</title>
<indexterm><primary>MMCTIMR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MMCTIMR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MMCTIMR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga614e0b81fce7cf218a357f8a0a3de7b8"/><section>
    <title>MMCTIR</title>
<indexterm><primary>MMCTIR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MMCTIR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MMCTIR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga2b671a94c63a612f81e0e9de8152d01c"/><section>
    <title>MODER</title>
<indexterm><primary>MODER</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MODER</secondary></indexterm>
<para><computeroutput>__IO uint32_t MODER</computeroutput></para>
<para>GPIO port mode register, Address offset: 0x00 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gacdd4c1b5466be103fb2bb2a225b1d3a9"/><section>
    <title>MSR</title>
<indexterm><primary>MSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>MSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t MSR</computeroutput></para>
<para>CAN master status register, Address offset: 0x04 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf60258ad5a25addc1e8969665d0c1731"/><section>
    <title>NDTR</title>
<indexterm><primary>NDTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>NDTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t NDTR</computeroutput></para>
<para>DMA stream x number of data register <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1eef24a1df459c6e5dd17d516013c5fb"/><section>
    <title>NLR</title>
<indexterm><primary>NLR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>NLR</secondary></indexterm>
<para><computeroutput>__IO uint32_t NLR</computeroutput></para>
<para>DMA2D Number of Line Register, Address offset: 0x44 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaaab934113da0a8bcacd1ffa148046569"/><section>
    <title>OAR1</title>
<indexterm><primary>OAR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>OAR1</secondary></indexterm>
<para><computeroutput>__IO uint16_t OAR1</computeroutput></para>
<para>I2C Own address register 1, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga692c0f6e38cde9ec1c3c50c36aa79817"/><section>
    <title>OAR2</title>
<indexterm><primary>OAR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>OAR2</secondary></indexterm>
<para><computeroutput>__IO uint16_t OAR2</computeroutput></para>
<para>I2C Own address register 2, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga5ec0a83694c97af7786583ef37fb795c"/><section>
    <title>OCOLR</title>
<indexterm><primary>OCOLR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>OCOLR</secondary></indexterm>
<para><computeroutput>__IO uint32_t OCOLR</computeroutput></para>
<para>DMA2D Output Color Register, Address offset: 0x38 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gabff7fffd2b5a718715a130006590c75c"/><section>
    <title>ODR</title>
<indexterm><primary>ODR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>ODR</secondary></indexterm>
<para><computeroutput>__IO uint32_t ODR</computeroutput></para>
<para>GPIO port output data register, Address offset: 0x14 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab6be353d6107a8bb0641a438ac0eb93d"/><section>
    <title>OMAR</title>
<indexterm><primary>OMAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>OMAR</secondary></indexterm>
<para><computeroutput>__IO uint32_t OMAR</computeroutput></para>
<para>DMA2D Output Memory Address Register, Address offset: 0x3C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gafe934616b06edb746effd439206836a5"/><section>
    <title>OOR</title>
<indexterm><primary>OOR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>OOR</secondary></indexterm>
<para><computeroutput>__IO uint32_t OOR</computeroutput></para>
<para>DMA2D Output Offset Register, Address offset: 0x40 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga79db32535165c766c9de2374a27ed059"/><section>
    <title>OPFCCR</title>
<indexterm><primary>OPFCCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>OPFCCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t OPFCCR</computeroutput></para>
<para>DMA2D Output PFC Control Register, Address offset: 0x34 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gacfef9b6d7da4271943edc04d7dfdf595"/><section>
    <title>OPTCR</title>
<indexterm><primary>OPTCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>OPTCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t OPTCR</computeroutput></para>
<para>FLASH option control register , Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1dddf235f246a1d4e7e5084cd51e2dd0"/><section>
    <title>OPTCR1</title>
<indexterm><primary>OPTCR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>OPTCR1</secondary></indexterm>
<para><computeroutput>__IO uint32_t OPTCR1</computeroutput></para>
<para>FLASH option control register 1, Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gafc4900646681dfe1ca43133d376c4423"/><section>
    <title>OPTKEYR</title>
<indexterm><primary>OPTKEYR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>OPTKEYR</secondary></indexterm>
<para><computeroutput>__IO uint32_t OPTKEYR</computeroutput></para>
<para>FLASH option key register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga47766f433b160258ec05dbb6498fd271"/><section>
    <title>OR</title>
<indexterm><primary>OR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>OR</secondary></indexterm>
<para><computeroutput>__IO uint16_t OR</computeroutput></para>
<para>TIM option register, Address offset: 0x50 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga328d16cc6213783ede54e4059ffd50a3"/><section>
    <title>OSPEEDR</title>
<indexterm><primary>OSPEEDR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>OSPEEDR</secondary></indexterm>
<para><computeroutput>__IO uint32_t OSPEEDR</computeroutput></para>
<para>GPIO port output speed register, Address offset: 0x08 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga9543592bda60cb5261075594bdeedac9"/><section>
    <title>OTYPER</title>
<indexterm><primary>OTYPER</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>OTYPER</secondary></indexterm>
<para><computeroutput>__IO uint32_t OTYPER</computeroutput></para>
<para>GPIO port output type register, Address offset: 0x04 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaef55be3d948c22dd32a97e8d4f8761fd"/><section>
    <title>PAR</title>
<indexterm><primary>PAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PAR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PAR</computeroutput></para>
<para>DMA stream x peripheral address register </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga30f057fd86f8f793b6ab74bbe024b9d8"/><section>
    <title>PFCR</title>
<indexterm><primary>PFCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PFCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PFCR</computeroutput></para>
<para>LTDC Layerx Pixel Format Configuration Register Address offset: 0x94 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gae6ff257862eba6b4b367feea786bf1fd"/><section>
    <title>PLLCFGR</title>
<indexterm><primary>PLLCFGR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PLLCFGR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PLLCFGR</computeroutput></para>
<para>RCC PLL configuration register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2d08d5f995ed77228eb56741184a1bb6"/><section>
    <title>PLLI2SCFGR</title>
<indexterm><primary>PLLI2SCFGR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PLLI2SCFGR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PLLI2SCFGR</computeroutput></para>
<para>RCC PLLI2S configuration register, Address offset: 0x84 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac93962b2d41007abdda922a3f23d7ede"/><section>
    <title>PLLSAICFGR</title>
<indexterm><primary>PLLSAICFGR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PLLSAICFGR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PLLSAICFGR</computeroutput></para>
<para>RCC PLLSAI configuration register, Address offset: 0x88 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2130abf1fefb63ce4c4b138fd8c9822a"/><section>
    <title>PMC</title>
<indexterm><primary>PMC</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PMC</secondary></indexterm>
<para><computeroutput>__IO uint32_t PMC</computeroutput></para>
<para>SYSCFG peripheral mode configuration register, Address offset: 0x04 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga65bff76f3af24c37708a1006d54720c7"/><section>
    <title>POWER</title>
<indexterm><primary>POWER</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>POWER</secondary></indexterm>
<para><computeroutput>__IO uint32_t POWER</computeroutput></para>
<para>SDIO power control register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf8d25514079514d38c104402f46470af"/><section>
    <title>PR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PR</computeroutput></para>
<para>EXTI Pending register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf8d25514079514d38c104402f46470af"/><section>
    <title>PR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PR</computeroutput></para>
<para>IWDG Prescaler register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac9b4c6c5b29f3461ce3f875eea69f35b"/><section>
    <title>PRER</title>
<indexterm><primary>PRER</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PRER</secondary></indexterm>
<para><computeroutput>__IO uint32_t PRER</computeroutput></para>
<para>RTC prescaler register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaba5df4ecbb3ecb97b966b188c3681600"/><section>
    <title>PSC</title>
<indexterm><primary>PSC</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PSC</secondary></indexterm>
<para><computeroutput>__IO uint16_t PSC</computeroutput></para>
<para>TIM prescaler, Address offset: 0x28 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf34b7e8815984e272daa3f089014af4e"/><section>
    <title>PTPSSIR</title>
<indexterm><primary>PTPSSIR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PTPSSIR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PTPSSIR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga8f47c0f21e22b98bbc2c9f3b6342fbb8"/><section>
    <title>PTPTSAR</title>
<indexterm><primary>PTPTSAR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PTPTSAR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PTPTSAR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gaa657aa42398bc8294976632d778b6db4"/><section>
    <title>PTPTSCR</title>
<indexterm><primary>PTPTSCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PTPTSCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PTPTSCR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga1ebbda0d742e80ca3d53edfa3a95f627"/><section>
    <title>PTPTSHR</title>
<indexterm><primary>PTPTSHR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PTPTSHR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PTPTSHR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gae8e4ef158db1de28bfd759e40677ba4c"/><section>
    <title>PTPTSHUR</title>
<indexterm><primary>PTPTSHUR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PTPTSHUR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PTPTSHUR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga55c1058cd74dba0ed0cb8963684b9199"/><section>
    <title>PTPTSLR</title>
<indexterm><primary>PTPTSLR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PTPTSLR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PTPTSLR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga646bf44e807d10a09f980ace333d33ab"/><section>
    <title>PTPTSLUR</title>
<indexterm><primary>PTPTSLUR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PTPTSLUR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PTPTSLUR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gadca0624d09f2c72eee9807cea80a4d0c"/><section>
    <title>PTPTSSR</title>
<indexterm><primary>PTPTSSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PTPTSSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PTPTSSR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gaf90723c7aee9c32113a2667b0a5c69f1"/><section>
    <title>PTPTTHR</title>
<indexterm><primary>PTPTTHR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PTPTTHR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PTPTTHR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga28e7b0195ce457d20f585f6587fc1cb8"/><section>
    <title>PTPTTLR</title>
<indexterm><primary>PTPTTLR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PTPTTLR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PTPTTLR</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gabeed38529bd7b8de082e490e5d4f1727"/><section>
    <title>PUPDR</title>
<indexterm><primary>PUPDR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>PUPDR</secondary></indexterm>
<para><computeroutput>__IO uint32_t PUPDR</computeroutput></para>
<para>GPIO port pull-up/pull-down register, Address offset: 0x0C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaa0663aab6ed640b7594c8c6d32f6c1cd"/><section>
    <title>RCR</title>
<indexterm><primary>RCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RCR</secondary></indexterm>
<para><computeroutput>__IO uint16_t RCR</computeroutput></para>
<para>TIM repetition counter register, Address offset: 0x30 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7f11f42ba9d3bc5cd4a4f5ea0214608e"/><section>
    <title>RDHR</title>
<indexterm><primary>RDHR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RDHR</secondary></indexterm>
<para><computeroutput>__IO uint32_t RDHR</computeroutput></para>
<para>CAN receive FIFO mailbox data high register </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gae1c569688eedd49219cd505b9c22121b"/><section>
    <title>RDLR</title>
<indexterm><primary>RDLR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RDLR</secondary></indexterm>
<para><computeroutput>__IO uint32_t RDLR</computeroutput></para>
<para>CAN receive FIFO mailbox data low register </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga9563d8a88d0db403b8357331bea83a2e"/><section>
    <title>RDTR</title>
<indexterm><primary>RDTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RDTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t RDTR</computeroutput></para>
<para>CAN receive FIFO mailbox data length control and time stamp register </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaba866c9137d0c578b9344d88cfbe17f2"/><section>
    <title>RESERVED<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>RESERVED</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED[236]</computeroutput></para>
<para>Reserved, 0x50-0x3FF </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga31675cbea6dc1b5f7de162884a4bb6eb"/><section>
    <title>RESERVED<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>RESERVED</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED[52]</computeroutput></para>
<para>Reserved, 0x28-0xF4 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gafaf27b66c1edc60064db3fa6e693fb59"/><section>
    <title>RESERVED<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>RESERVED</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED[2]</computeroutput></para>
<para>Reserved, 0x18-0x1C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaae28ab86a4ae57ed057ed1ea89a6d34b"/><section>
    <title>RESERVED0<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0[88]</computeroutput></para>
<para>Reserved, 0x020 - 0x17F <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaa7d2bd5481ee985778c410a7e5826b71"/><section>
    <title>RESERVED0<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint8_t RESERVED0</computeroutput></para>
<para>Reserved, 0x05 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga8be676577db129a84a9a2689519a8502"/><section>
    <title>RESERVED0<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0[2]</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga149feba01f9c4a49570c6d88619f504f"/><section>
    <title>RESERVED0<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED0</computeroutput></para>
<para>Reserved, 0x02 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga8be676577db129a84a9a2689519a8502"/><section>
    <title>RESERVED0<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0[2]</computeroutput></para>
<para>Reserved </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga8be676577db129a84a9a2689519a8502"/><section>
    <title>RESERVED0<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0[2]</computeroutput></para>
<para>Reserved, 0x00-0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf86c61a5d38a4fc9cef942a12744486b"/><section>
    <title>RESERVED0<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0</computeroutput></para>
<para>Reserved, 0x1C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga8be676577db129a84a9a2689519a8502"/><section>
    <title>RESERVED0<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED0[2]</computeroutput></para>
<para>Reserved, 0x40-0x44 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga149feba01f9c4a49570c6d88619f504f"/><section>
    <title>RESERVED0<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED0</computeroutput></para>
<para>Reserved, 0x02 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga149feba01f9c4a49570c6d88619f504f"/><section>
    <title>RESERVED0<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED0</computeroutput></para>
<para>Reserved, 0x02 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga149feba01f9c4a49570c6d88619f504f"/><section>
    <title>RESERVED0<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>RESERVED0</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED0</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED0</computeroutput></para>
<para>Reserved, 0x02 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga4bb07a7828fbd5fe86f6a5a3545c177d"/><section>
    <title>RESERVED1<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1[12]</computeroutput></para>
<para>Reserved, 0x1D0 - 0x1FF <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30"/><section>
    <title>RESERVED1<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED1</computeroutput></para>
<para>Reserved, 0x06 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga28d88d9a08aab1adbebea61c42ef901e"/><section>
    <title>RESERVED1<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1[2]</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30"/><section>
    <title>RESERVED1<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED1</computeroutput></para>
<para>Reserved, 0x06 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3fbace6e037136ce066518ee2fade33d"/><section>
    <title>RESERVED1<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1[3]</computeroutput></para>
<para>Reserved </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga28d88d9a08aab1adbebea61c42ef901e"/><section>
    <title>RESERVED1<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1[2]</computeroutput></para>
<para>Reserved, 0x1C-0x20 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga28d88d9a08aab1adbebea61c42ef901e"/><section>
    <title>RESERVED1<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1[2]</computeroutput></para>
<para>Reserved, 0x28-0x2C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2d531df35272b1f3d787e5726ed5c52c"/><section>
    <title>RESERVED1<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED1[13]</computeroutput></para>
<para>Reserved, 0x4C-0x7C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30"/><section>
    <title>RESERVED1<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED1</computeroutput></para>
<para>Reserved, 0x06 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30"/><section>
    <title>RESERVED1<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED1</computeroutput></para>
<para>Reserved, 0x06 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30"/><section>
    <title>RESERVED1<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>RESERVED1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED1</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED1</computeroutput></para>
<para>Reserved, 0x06 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga57d552323802fb4dd0bac95a02e814f0"/><section>
    <title>RESERVED10<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>RESERVED10</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED10</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED10[8]</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gad68efe7a323ac2fcb823a26c0c51445b"/><section>
    <title>RESERVED10<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>RESERVED10</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED10</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED10</computeroutput></para>
<para>Reserved, 0x32 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga11e504ee49142f46dcc67740ae9235e5"/><section>
    <title>RESERVED11</title>
<indexterm><primary>RESERVED11</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED11</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED11</computeroutput></para>
<para>Reserved, 0x46 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2f133f27cf624e76a2ac1092ab5789f7"/><section>
    <title>RESERVED12</title>
<indexterm><primary>RESERVED12</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED12</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED12</computeroutput></para>
<para>Reserved, 0x4A <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga85b970173fe49d3959c0c7f7528dacf0"/><section>
    <title>RESERVED13</title>
<indexterm><primary>RESERVED13</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED13</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED13</computeroutput></para>
<para>Reserved, 0x4E <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1841fa0366924d522d6ac880fb14d766"/><section>
    <title>RESERVED14</title>
<indexterm><primary>RESERVED14</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED14</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED14</computeroutput></para>
<para>Reserved, 0x52 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga4c9b972a304c0e08ca27cbe57627c496"/><section>
    <title>RESERVED2<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>RESERVED2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED2</computeroutput></para>
<para>Reserved, 0x208 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1cf0d9299ef58b327f4e3d03da1c1aaf"/><section>
    <title>RESERVED2<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>RESERVED2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED2[40]</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga5573848497a716a9947fd87487709feb"/><section>
    <title>RESERVED2<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>RESERVED2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED2</computeroutput></para>
<para>Reserved, 0x0A <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga032c71ff46a97d2398e5c15a1b4fa50d"/><section>
    <title>RESERVED2<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>RESERVED2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED2[1]</computeroutput></para>
<para>Reserved, 0x28 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga4c9b972a304c0e08ca27cbe57627c496"/><section>
    <title>RESERVED2<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>RESERVED2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED2</computeroutput></para>
<para>Reserved, 0x3C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga5573848497a716a9947fd87487709feb"/><section>
    <title>RESERVED2<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>RESERVED2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED2</computeroutput></para>
<para>Reserved, 0x0A <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga5573848497a716a9947fd87487709feb"/><section>
    <title>RESERVED2<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>RESERVED2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED2</computeroutput></para>
<para>Reserved, 0x0A <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga5573848497a716a9947fd87487709feb"/><section>
    <title>RESERVED2<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>RESERVED2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED2</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED2</computeroutput></para>
<para>Reserved, 0x0A <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf2b40c5e36a5e861490988275499e158"/><section>
    <title>RESERVED3<computeroutput>[1/8]</computeroutput></title>
<indexterm><primary>RESERVED3</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED3</computeroutput></para>
<para>Reserved, 0x210 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf6446adf612691721c62fc68aff4fe39"/><section>
    <title>RESERVED3<computeroutput>[2/8]</computeroutput></title>
<indexterm><primary>RESERVED3</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED3[14]</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1ga6c3b31022e6f59b800e9f5cc2a89d54c"/><section>
    <title>RESERVED3<computeroutput>[3/8]</computeroutput></title>
<indexterm><primary>RESERVED3</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED3</computeroutput></para>
<para>Reserved, 0x0E <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gad4a213d23b6c7413d93b180984c5542c"/><section>
    <title>RESERVED3<computeroutput>[4/8]</computeroutput></title>
<indexterm><primary>RESERVED3</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED3[1]</computeroutput></para>
<para>Reserved, 0x30 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab6f0f833dbe064708de75d95c68c32fd"/><section>
    <title>RESERVED3<computeroutput>[5/8]</computeroutput></title>
<indexterm><primary>RESERVED3</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED3[2]</computeroutput></para>
<para>Reserved, 0x48-0x4C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6c3b31022e6f59b800e9f5cc2a89d54c"/><section>
    <title>RESERVED3<computeroutput>[6/8]</computeroutput></title>
<indexterm><primary>RESERVED3</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED3</computeroutput></para>
<para>Reserved, 0x0E <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6c3b31022e6f59b800e9f5cc2a89d54c"/><section>
    <title>RESERVED3<computeroutput>[7/8]</computeroutput></title>
<indexterm><primary>RESERVED3</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED3</computeroutput></para>
<para>Reserved, 0x0E <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6c3b31022e6f59b800e9f5cc2a89d54c"/><section>
    <title>RESERVED3<computeroutput>[8/8]</computeroutput></title>
<indexterm><primary>RESERVED3</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED3</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED3</computeroutput></para>
<para>Reserved, 0x0E <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac0018930ee9f18afda25b695b9a4ec16"/><section>
    <title>RESERVED4<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>RESERVED4</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED4</computeroutput></para>
<para>Reserved, 0x218 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gabca175d3acfbc2a0806452fd57ea5fc4"/><section>
    <title>RESERVED4<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>RESERVED4</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED4[5]</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gaa0223808025f5bf9c056185038c9d545"/><section>
    <title>RESERVED4<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>RESERVED4</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED4</computeroutput></para>
<para>Reserved, 0x12 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac0018930ee9f18afda25b695b9a4ec16"/><section>
    <title>RESERVED4<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>RESERVED4</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED4</computeroutput></para>
<para>Reserved, 0x5C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaa0223808025f5bf9c056185038c9d545"/><section>
    <title>RESERVED4<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>RESERVED4</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED4</computeroutput></para>
<para>Reserved, 0x12 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaa0223808025f5bf9c056185038c9d545"/><section>
    <title>RESERVED4<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>RESERVED4</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED4</computeroutput></para>
<para>Reserved, 0x12 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaa0223808025f5bf9c056185038c9d545"/><section>
    <title>RESERVED4<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>RESERVED4</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED4</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED4</computeroutput></para>
<para>Reserved, 0x12 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga269f31b91d0f38a48061b76ecc346f55"/><section>
    <title>RESERVED5<computeroutput>[1/7]</computeroutput></title>
<indexterm><primary>RESERVED5</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED5[8]</computeroutput></para>
<para>Reserved, 0x220-0x23F <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3c1a316c73bb5f0eae7fbe66177cbca6"/><section>
    <title>RESERVED5<computeroutput>[2/7]</computeroutput></title>
<indexterm><primary>RESERVED5</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED5[10]</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gabd36010ac282682d1f3c641b183b1b6f"/><section>
    <title>RESERVED5<computeroutput>[3/7]</computeroutput></title>
<indexterm><primary>RESERVED5</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED5</computeroutput></para>
<para>Reserved, 0x16 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac0eb05794aeee3b4ed69c8fe54c9be3b"/><section>
    <title>RESERVED5<computeroutput>[4/7]</computeroutput></title>
<indexterm><primary>RESERVED5</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED5[2]</computeroutput></para>
<para>Reserved, 0x68-0x6C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gabd36010ac282682d1f3c641b183b1b6f"/><section>
    <title>RESERVED5<computeroutput>[5/7]</computeroutput></title>
<indexterm><primary>RESERVED5</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED5</computeroutput></para>
<para>Reserved, 0x16 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gabd36010ac282682d1f3c641b183b1b6f"/><section>
    <title>RESERVED5<computeroutput>[6/7]</computeroutput></title>
<indexterm><primary>RESERVED5</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED5</computeroutput></para>
<para>Reserved, 0x16 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gabd36010ac282682d1f3c641b183b1b6f"/><section>
    <title>RESERVED5<computeroutput>[7/7]</computeroutput></title>
<indexterm><primary>RESERVED5</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED5</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED5</computeroutput></para>
<para>Reserved, 0x16 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7e9a9bba62d1d98e3058b29a892b3877"/><section>
    <title>RESERVED6<computeroutput>[1/6]</computeroutput></title>
<indexterm><primary>RESERVED6</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED6</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED6[10]</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gaab502dde158ab7da8e7823d1f8a06edb"/><section>
    <title>RESERVED6<computeroutput>[2/6]</computeroutput></title>
<indexterm><primary>RESERVED6</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED6</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED6</computeroutput></para>
<para>Reserved, 0x1A <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga10da398d74a1f88d5b42bd40718d9447"/><section>
    <title>RESERVED6<computeroutput>[3/6]</computeroutput></title>
<indexterm><primary>RESERVED6</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED6</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED6[2]</computeroutput></para>
<para>Reserved, 0x78-0x7C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaab502dde158ab7da8e7823d1f8a06edb"/><section>
    <title>RESERVED6<computeroutput>[4/6]</computeroutput></title>
<indexterm><primary>RESERVED6</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED6</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED6</computeroutput></para>
<para>Reserved, 0x1A <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaab502dde158ab7da8e7823d1f8a06edb"/><section>
    <title>RESERVED6<computeroutput>[5/6]</computeroutput></title>
<indexterm><primary>RESERVED6</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED6</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED6</computeroutput></para>
<para>Reserved, 0x1A <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaab502dde158ab7da8e7823d1f8a06edb"/><section>
    <title>RESERVED6<computeroutput>[6/6]</computeroutput></title>
<indexterm><primary>RESERVED6</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED6</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED6</computeroutput></para>
<para>Reserved, 0x1A <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab1b7eacec3f164ed04001e9c806f73f9"/><section>
    <title>RESERVED7<computeroutput>[1/5]</computeroutput></title>
<indexterm><primary>RESERVED7</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED7</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED7[334]</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gab1820c97e368d349f5f4121f015d9fab"/><section>
    <title>RESERVED7<computeroutput>[2/5]</computeroutput></title>
<indexterm><primary>RESERVED7</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED7</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED7</computeroutput></para>
<para>Reserved, 0x1E <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6be3d40baea405ecaf6b38462357dac0"/><section>
    <title>RESERVED7<computeroutput>[3/5]</computeroutput></title>
<indexterm><primary>RESERVED7</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED7</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED7</computeroutput></para>
<para>Reserved, 0x4C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab1820c97e368d349f5f4121f015d9fab"/><section>
    <title>RESERVED7<computeroutput>[4/5]</computeroutput></title>
<indexterm><primary>RESERVED7</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED7</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED7</computeroutput></para>
<para>Reserved, 0x1E <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gab1820c97e368d349f5f4121f015d9fab"/><section>
    <title>RESERVED7<computeroutput>[5/5]</computeroutput></title>
<indexterm><primary>RESERVED7</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED7</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED7</computeroutput></para>
<para>Reserved, 0x1E <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2e60bc2eefc18398fb2459d1b44453e5"/><section>
    <title>RESERVED8<computeroutput>[1/4]</computeroutput></title>
<indexterm><primary>RESERVED8</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED8</secondary></indexterm>
<para><computeroutput>__IO uint32_t RESERVED8</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gafc22764fbf9ee7ce28174d65d0260f18"/><section>
    <title>RESERVED8<computeroutput>[2/4]</computeroutput></title>
<indexterm><primary>RESERVED8</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED8</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED8</computeroutput></para>
<para>Reserved, 0x22 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gafc22764fbf9ee7ce28174d65d0260f18"/><section>
    <title>RESERVED8<computeroutput>[3/4]</computeroutput></title>
<indexterm><primary>RESERVED8</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED8</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED8</computeroutput></para>
<para>Reserved, 0x22 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gafc22764fbf9ee7ce28174d65d0260f18"/><section>
    <title>RESERVED8<computeroutput>[4/4]</computeroutput></title>
<indexterm><primary>RESERVED8</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED8</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED8</computeroutput></para>
<para>Reserved, 0x22 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gae62fffd7d8f9f69b15edacdea4ba27f2"/><section>
    <title>RESERVED9<computeroutput>[1/3]</computeroutput></title>
<indexterm><primary>RESERVED9</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED9</secondary></indexterm>
<para><computeroutput>uint32_t RESERVED9[565]</computeroutput></para></section>
<anchor xml:id="_group___c_m_s_i_s_1gad8b1fadb520f7a200ee0046e110edc79"/><section>
    <title>RESERVED9<computeroutput>[2/3]</computeroutput></title>
<indexterm><primary>RESERVED9</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED9</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED9</computeroutput></para>
<para>Reserved, 0x26 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gad8b1fadb520f7a200ee0046e110edc79"/><section>
    <title>RESERVED9<computeroutput>[3/3]</computeroutput></title>
<indexterm><primary>RESERVED9</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESERVED9</secondary></indexterm>
<para><computeroutput>uint16_t RESERVED9</computeroutput></para>
<para>Reserved, 0x2A <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7b0ee0dc541683266dfab6335abca891"/><section>
    <title>RESP1</title>
<indexterm><primary>RESP1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESP1</secondary></indexterm>
<para><computeroutput>__I uint32_t RESP1</computeroutput></para>
<para>SDIO response 1 register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga4d99c78dffdb6e81e8f6b7abec263419"/><section>
    <title>RESP2</title>
<indexterm><primary>RESP2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESP2</secondary></indexterm>
<para><computeroutput>__I uint32_t RESP2</computeroutput></para>
<para>SDIO response 2 register, Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3da04fbdd44f48a1840e5e0a6295f3cf"/><section>
    <title>RESP3</title>
<indexterm><primary>RESP3</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESP3</secondary></indexterm>
<para><computeroutput>__I uint32_t RESP3</computeroutput></para>
<para>SDIO response 3 register, Address offset: 0x1C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac760383de212de696f504e744c6fca7e"/><section>
    <title>RESP4</title>
<indexterm><primary>RESP4</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESP4</secondary></indexterm>
<para><computeroutput>__I uint32_t RESP4</computeroutput></para>
<para>SDIO response 4 register, Address offset: 0x20 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaad371db807e2db4a2edf05b3f2f4b6cd"/><section>
    <title>RESPCMD</title>
<indexterm><primary>RESPCMD</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RESPCMD</secondary></indexterm>
<para><computeroutput>__I uint32_t RESPCMD</computeroutput></para>
<para>SDIO command response register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaccf4141cee239380d0ad4634ee21dbf6"/><section>
    <title>RF0R</title>
<indexterm><primary>RF0R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RF0R</secondary></indexterm>
<para><computeroutput>__IO uint32_t RF0R</computeroutput></para>
<para>CAN receive FIFO 0 register, Address offset: 0x0C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga02b589bb589df4f39e549dca4d5abb08"/><section>
    <title>RF1R</title>
<indexterm><primary>RF1R</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RF1R</secondary></indexterm>
<para><computeroutput>__IO uint32_t RF1R</computeroutput></para>
<para>CAN receive FIFO 1 register, Address offset: 0x10 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga0acc8eb90b17bef5b9e03c7ddaacfb0b"/><section>
    <title>RIR</title>
<indexterm><primary>RIR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RIR</secondary></indexterm>
<para><computeroutput>__IO uint32_t RIR</computeroutput></para>
<para>CAN receive FIFO mailbox identifier register </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaa196fddf0ba7d6e3ce29bdb04eb38b94"/><section>
    <title>RISR<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>RISR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RISR</secondary></indexterm>
<para><computeroutput>__IO uint32_t RISR</computeroutput></para>
<para>CRYP raw interrupt status register, Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaa196fddf0ba7d6e3ce29bdb04eb38b94"/><section>
    <title>RISR<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>RISR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RISR</secondary></indexterm>
<para><computeroutput>__IO uint32_t RISR</computeroutput></para>
<para>DCMI raw interrupt status register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7015e1046dbd3ea8783b33dc11a69e52"/><section>
    <title>RLR</title>
<indexterm><primary>RLR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RLR</secondary></indexterm>
<para><computeroutput>__IO uint32_t RLR</computeroutput></para>
<para>IWDG Reload register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga0d952a17455687d6e9053730d028fa1d"/><section>
    <title>RTSR</title>
<indexterm><primary>RTSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RTSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t RTSR</computeroutput></para>
<para>EXTI Rising trigger selection register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7ad53aa3735ccdd785e3eec02faf5eb9"/><section>
    <title>RXCRCR</title>
<indexterm><primary>RXCRCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>RXCRCR</secondary></indexterm>
<para><computeroutput>__IO uint16_t RXCRCR</computeroutput></para>
<para>SPI RX CRC register (not used in I2S mode), Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga21b030b34e131f7ef6ea273416449fe4"/><section>
    <title>sFIFOMailBox</title>
<indexterm><primary>sFIFOMailBox</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>sFIFOMailBox</secondary></indexterm>
<para><computeroutput><link linkend="_struct_c_a_n___f_i_f_o_mail_box___type_def">CAN_FIFOMailBox_TypeDef</link> sFIFOMailBox[2]</computeroutput></para>
<para>CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga31bd74513e6e599319702ad34113bf59"/><section>
    <title>sFilterRegister</title>
<indexterm><primary>sFilterRegister</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>sFilterRegister</secondary></indexterm>
<para><computeroutput><link linkend="_struct_c_a_n___filter_register___type_def">CAN_FilterRegister_TypeDef</link> sFilterRegister[28]</computeroutput></para>
<para>CAN Filter Register, Address offset: 0x240-0x31C <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga2372c05a6c5508e0a9adada793f68b4f"/><section>
    <title>SHIFTR</title>
<indexterm><primary>SHIFTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SHIFTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SHIFTR</computeroutput></para>
<para>RTC shift control register, Address offset: 0x2C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gad30f20f612dacf85a5bb7f9f97cf0772"/><section>
    <title>SLOTR</title>
<indexterm><primary>SLOTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SLOTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SLOTR</computeroutput></para>
<para>SAI block x slot register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga02758713abfe580460dd5bcd8762702a"/><section>
    <title>SMCR</title>
<indexterm><primary>SMCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SMCR</secondary></indexterm>
<para><computeroutput>__IO uint16_t SMCR</computeroutput></para>
<para>TIM slave mode control register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf9d6c604e365c7d9d7601bf4ef373498"/><section>
    <title>SMPR1</title>
<indexterm><primary>SMPR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SMPR1</secondary></indexterm>
<para><computeroutput>__IO uint32_t SMPR1</computeroutput></para>
<para>ADC sample time register 1, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6ac83fae8377c7b7fcae50fa4211b0e8"/><section>
    <title>SMPR2</title>
<indexterm><primary>SMPR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SMPR2</secondary></indexterm>
<para><computeroutput>__IO uint32_t SMPR2</computeroutput></para>
<para>ADC sample time register 2, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3302e1bcfdfbbfeb58779d0761fb377c"/><section>
    <title>SQR1</title>
<indexterm><primary>SQR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SQR1</secondary></indexterm>
<para><computeroutput>__IO uint32_t SQR1</computeroutput></para>
<para>ADC regular sequence register 1, Address offset: 0x2C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaab440b0ad8631f5666dd32768a89cf60"/><section>
    <title>SQR2</title>
<indexterm><primary>SQR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SQR2</secondary></indexterm>
<para><computeroutput>__IO uint32_t SQR2</computeroutput></para>
<para>ADC regular sequence register 2, Address offset: 0x30 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga97e40d9928fa25a5628d6442f0aa6c0f"/><section>
    <title>SQR3</title>
<indexterm><primary>SQR3</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SQR3</secondary></indexterm>
<para><computeroutput>__IO uint32_t SQR3</computeroutput></para>
<para>ADC regular sequence register 3, Address offset: 0x34 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>SR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SR</computeroutput></para>
<para>ADC status register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>SR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SR</computeroutput></para>
<para>CRYP status register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>SR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SR</computeroutput></para>
<para>DAC status register, Address offset: 0x34 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>SR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SR</computeroutput></para>
<para>DCMI status register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>SR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SR</computeroutput></para>
<para>FLASH status register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>SR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SR</computeroutput></para>
<para>HASH status register, Address offset: 0x24 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>SR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SR</computeroutput></para>
<para>IWDG Status register, Address offset: 0x0C </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>SR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SR</computeroutput></para>
<para>RNG status register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>SR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SR</computeroutput></para>
<para>SAI block x status register, Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga44962ea5442d203bf4954035d1bfeb9d"/><section>
    <title>SR<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>SR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR</secondary></indexterm>
<para><computeroutput>__IO uint16_t SR</computeroutput></para>
<para>SPI status register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga44962ea5442d203bf4954035d1bfeb9d"/><section>
    <title>SR<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>SR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR</secondary></indexterm>
<para><computeroutput>__IO uint16_t SR</computeroutput></para>
<para>TIM status register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga44962ea5442d203bf4954035d1bfeb9d"/><section>
    <title>SR<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>SR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR</secondary></indexterm>
<para><computeroutput>__IO uint16_t SR</computeroutput></para>
<para>USART Status register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360"/><section>
    <title>SR<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>SR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SR</computeroutput></para>
<para>WWDG Status register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1e79a16729e8d1032d9fe552d50dce41"/><section>
    <title>SR1</title>
<indexterm><primary>SR1</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR1</secondary></indexterm>
<para><computeroutput>__IO uint16_t SR1</computeroutput></para>
<para>I2C Status register 1, Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga682809d3f8187cdefb9d615e89b67e65"/><section>
    <title>SR2</title>
<indexterm><primary>SR2</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SR2</secondary></indexterm>
<para><computeroutput>__IO uint16_t SR2</computeroutput></para>
<para>I2C Status register 2, Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga92af0fef30467bfce8d1408f81cfda6d"/><section>
    <title>SRCR</title>
<indexterm><primary>SRCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SRCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SRCR</computeroutput></para>
<para>LTDC Shadow Reload Configuration Register, Address offset: 0x24 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaaef3da59eaf7c6dfdf9a12fd60ce58a8"/><section>
    <title>SSCGR</title>
<indexterm><primary>SSCGR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SSCGR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SSCGR</computeroutput></para>
<para>RCC spread spectrum clock generation register, Address offset: 0x80 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga3aa8cb3b286c630b9fa126616a1f6498"/><section>
    <title>SSCR</title>
<indexterm><primary>SSCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SSCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SSCR</computeroutput></para>
<para>LTDC Synchronization Size Configuration Register, Address offset: 0x08 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga8a868e5e76b52ced04c536be3dee08ec"/><section>
    <title>SSR</title>
<indexterm><primary>SSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SSR</computeroutput></para>
<para>RTC sub second register, Address offset: 0x28 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7520cdf6f3df68c2f147bdd87fb8a96f"/><section>
    <title>STA</title>
<indexterm><primary>STA</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>STA</secondary></indexterm>
<para><computeroutput>__I uint32_t STA</computeroutput></para>
<para>SDIO status register, Address offset: 0x34 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7060ac1ed928ee931d7664650f2dcf75"/><section>
    <title>STR</title>
<indexterm><primary>STR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>STR</secondary></indexterm>
<para><computeroutput>__IO uint32_t STR</computeroutput></para>
<para>HASH start register, Address offset: 0x08 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gae37503ab1a7bbd29846f94cdadf0a9ef"/><section>
    <title>sTxMailBox</title>
<indexterm><primary>sTxMailBox</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>sTxMailBox</secondary></indexterm>
<para><computeroutput><link linkend="_struct_c_a_n___tx_mail_box___type_def">CAN_TxMailBox_TypeDef</link> sTxMailBox[3]</computeroutput></para>
<para>CAN Tx MailBox, Address offset: 0x180 - 0x1AC </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga9eae93b6cc13d4d25e12f2224e2369c9"/><section>
    <title>SWIER</title>
<indexterm><primary>SWIER</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SWIER</secondary></indexterm>
<para><computeroutput>__IO uint32_t SWIER</computeroutput></para>
<para>EXTI Software interrupt event register, Address offset: 0x10 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga896bbb7153af0b67ad772360feaceeb4"/><section>
    <title>SWTRIGR</title>
<indexterm><primary>SWTRIGR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>SWTRIGR</secondary></indexterm>
<para><computeroutput>__IO uint32_t SWTRIGR</computeroutput></para>
<para>DAC software trigger register, Address offset: 0x04 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga14d03244a7fda1d94b51ae9ed144ca12"/><section>
    <title>TAFCR</title>
<indexterm><primary>TAFCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>TAFCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t TAFCR</computeroutput></para>
<para>RTC tamper and alternate function configuration register, Address offset: 0x40 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga90f7c1cf22683459c632d6040366eddf"/><section>
    <title>TDHR</title>
<indexterm><primary>TDHR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>TDHR</secondary></indexterm>
<para><computeroutput>__IO uint32_t TDHR</computeroutput></para>
<para>CAN mailbox data high register </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaded1359e1a32512910bff534d57ade68"/><section>
    <title>TDLR</title>
<indexterm><primary>TDLR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>TDLR</secondary></indexterm>
<para><computeroutput>__IO uint32_t TDLR</computeroutput></para>
<para>CAN mailbox data low register </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaed87bed042dd9523ce086119a3bab0ea"/><section>
    <title>TDTR</title>
<indexterm><primary>TDTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>TDTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t TDTR</computeroutput></para>
<para>CAN mailbox data length control and time stamp register </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6921aa1c578a7d17c6e0eb33a73b6630"/><section>
    <title>TIR</title>
<indexterm><primary>TIR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>TIR</secondary></indexterm>
<para><computeroutput>__IO uint32_t TIR</computeroutput></para>
<para>CAN TX mailbox identifier register </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga63d179b7a36a715dce7203858d3be132"/><section>
    <title>TR</title>
<indexterm><primary>TR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>TR</secondary></indexterm>
<para><computeroutput>__IO uint32_t TR</computeroutput></para>
<para>RTC time register, Address offset: 0x00 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga7fbb70132ee565bb179078b6ee20cc2b"/><section>
    <title>TRISE</title>
<indexterm><primary>TRISE</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>TRISE</secondary></indexterm>
<para><computeroutput>__IO uint16_t TRISE</computeroutput></para>
<para>I2C TRISE register, Address offset: 0x20 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gabeb6fb580a8fd128182aa9ba2738ac2c"/><section>
    <title>TSDR</title>
<indexterm><primary>TSDR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>TSDR</secondary></indexterm>
<para><computeroutput>__IO uint32_t TSDR</computeroutput></para>
<para>RTC time stamp date register, Address offset: 0x34 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga87e3001757a0cd493785f1f3337dd0e8"/><section>
    <title>TSR</title>
<indexterm><primary>TSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>TSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t TSR</computeroutput></para>
<para>CAN transmit status register, Address offset: 0x08 <?linebreak?> </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga1d6c2bc4c067d6a64ef30d16a5925796"/><section>
    <title>TSSSR</title>
<indexterm><primary>TSSSR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>TSSSR</secondary></indexterm>
<para><computeroutput>__IO uint32_t TSSSR</computeroutput></para>
<para>RTC time-stamp sub second register, Address offset: 0x38 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga042059c8b4168681d6aecf30211dd7b8"/><section>
    <title>TSTR</title>
<indexterm><primary>TSTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>TSTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t TSTR</computeroutput></para>
<para>RTC time stamp time register, Address offset: 0x30 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gace97ea64f6db802fc5488601bb8558ab"/><section>
    <title>TWCR</title>
<indexterm><primary>TWCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>TWCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t TWCR</computeroutput></para>
<para>LTDC Total Width Configuration Register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga0238d40f977d03709c97033b8379f98f"/><section>
    <title>TXCRCR</title>
<indexterm><primary>TXCRCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>TXCRCR</secondary></indexterm>
<para><computeroutput>__IO uint16_t TXCRCR</computeroutput></para>
<para>SPI TX CRC register (not used in I2S mode), Address offset: 0x18 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga36bded5d2b6b499385e45660f4a3c867"/><section>
    <title>WHPCR</title>
<indexterm><primary>WHPCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>WHPCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t WHPCR</computeroutput></para>
<para>LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1ga6204786b050eb135fabb15784698e86e"/><section>
    <title>WPR</title>
<indexterm><primary>WPR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>WPR</secondary></indexterm>
<para><computeroutput>__IO uint32_t WPR</computeroutput></para>
<para>RTC write protection register, Address offset: 0x24 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gac5b3c8be61045a304d3076d4714d29f2"/><section>
    <title>WUTR</title>
<indexterm><primary>WUTR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>WUTR</secondary></indexterm>
<para><computeroutput>__IO uint32_t WUTR</computeroutput></para>
<para>RTC wakeup timer register, Address offset: 0x14 </para>
</section>
<anchor xml:id="_group___c_m_s_i_s_1gaafd5aea090b8ab4f7cbaee88503cb6a1"/><section>
    <title>WVPCR</title>
<indexterm><primary>WVPCR</primary><secondary>CMSIS</secondary></indexterm>
<indexterm><primary>CMSIS</primary><secondary>WVPCR</secondary></indexterm>
<para><computeroutput>__IO uint32_t WVPCR</computeroutput></para>
<para>LTDC Layerx Window Vertical Position Configuration Register Address offset: 0x8C </para>
</section>
</section>
    <xi:include href="group__stm32f4xx.xml" xmlns:xi="http://www.w3.org/2001/XInclude"/>
    <xi:include href="group__stm32f4xx__system.xml" xmlns:xi="http://www.w3.org/2001/XInclude"/>
</section>
