-----------------------------HAZARD---------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Hazard is
  port (clk: in std_logic;
		  FowardAE, FowardBE: out std_logic;
		  RegWriteE, RegWriteW: in std_logic;
		  WriteRegE, WriteRegW, RsD, RtD, RsE, RtE: in std_logic_vector(4 downto 0)
		);

end Hazard;

architecture struct of Hazard is

component