(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param10 = (+{{((8'haa) ? (8'ha7) : (8'hae))}}))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h3):(1'h0)] wire3;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire signed [(3'h4):(1'h0)] wire1;
  input wire signed [(4'ha):(1'h0)] wire0;
  wire [(4'ha):(1'h0)] wire9;
  wire [(3'h6):(1'h0)] wire8;
  wire [(4'h8):(1'h0)] wire7;
  wire signed [(4'h9):(1'h0)] wire6;
  wire signed [(2'h2):(1'h0)] wire5;
  wire [(4'h9):(1'h0)] wire4;
  assign y = {wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = $unsigned({$signed(wire1[(1'h1):(1'h1)])});
  assign wire5 = wire3[(2'h2):(1'h0)];
  assign wire6 = wire1[(2'h2):(2'h2)];
  assign wire7 = $signed($signed((wire0[(1'h1):(1'h1)] < (~&wire6))));
  assign wire8 = wire2;
  assign wire9 = (~(-(wire8 * $signed(wire8))));
endmodule