// Seed: 1783321906
module module_0 (
    output uwire id_0,
    input wire id_1,
    output tri1 id_2,
    input wor id_3,
    output tri id_4,
    output tri1 id_5,
    input wor id_6,
    output wire id_7,
    input wire id_8,
    input tri1 module_0,
    output supply1 id_10,
    output supply0 id_11,
    output wand id_12,
    input wand id_13,
    output tri id_14,
    input uwire id_15
);
  parameter id_17 = 1 ^ "";
  assign module_1.id_3 = 0;
  wire  id_18;
  logic id_19;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1
    , id_22,
    output tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    input uwire id_5,
    output supply0 id_6,
    output tri id_7,
    input wire id_8,
    input supply1 id_9,
    output supply1 id_10,
    output supply1 id_11,
    output wire id_12
    , id_23,
    input wire id_13,
    output uwire id_14,
    output tri id_15,
    output wire id_16,
    input tri id_17,
    output tri0 id_18,
    output supply1 id_19,
    output wor id_20
);
  generate
    assign id_11 = -1;
  endgenerate
  module_0 modCall_1 (
      id_20,
      id_0,
      id_19,
      id_3,
      id_11,
      id_2,
      id_13,
      id_19,
      id_5,
      id_9,
      id_14,
      id_15,
      id_7,
      id_8,
      id_6,
      id_0
  );
endmodule
