Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/College/Verilog/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto aacf7bb454e94a19aad0746c1f7d3bec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RateEncoder_behav xil_defaultlib.RateEncoder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.encoder(TIME_STEP=100)
Compiling module xil_defaultlib.RateEncoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot RateEncoder_behav
