Nina Amla , Xiaoqun Du , Andreas Kuehlmann , Robert P. Kurshan , Kenneth L. McMillan, An analysis of SAT-based model checking techniques in an industrial environment, Proceedings of the 13 IFIP WG 10.5 international conference on Correct Hardware Design and Verification Methods, October 03-06, 2005, Saarbrücken, Germany[doi>10.1007/11560548_20]
John D. Backes , Marc D. Riedel, Reduction of interpolants for logic synthesis, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
John Backes , Brian Fett , Marc D. Riedel, The analysis of cyclic circuits with Boolean satisfiability, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Backes, J., Fett, B., and Riedel, M. D.2011. The analysis and mapping of cyclic circuits with boolean satisfiability. InProceedings of the S. J. Satisf.(to appear).
Benchmarks. 2005. Benchmarks from the 2005 international workshop on logic synthesis. http://iwls.org/iwls2005/benchmarks.html.
Brayton, R. K., Hachtel, G. D., McMullen, C. T., and Sangiovanni-Vincentelli, A. L.1990. Multilevel logic synthesis.Proc. IEEE 78,2, 264--300.
R. E. Bryant, Boolean Analysis of MOS Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.6 n.4, p.634-649, November 2006[doi>10.1109/TCAD.1987.1270310]
Brzozowski, J. and Seger, C.-J.1995.Asynchronous Circuits. Springer.
Stephen A. Edwards, Making cyclic circuits acyclic, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775874]
Eén, N. and Sörensson, N.2003. An extensible SAT-solver. InSAT, E. Giunchiglia and A. Tacchella Eds., Lecture Notes in Computer Science, vol. 2919. Springer, 502--518.
J.-H. R. Jiang , A. Mishchenko , R. K. Brayton, On breakable cyclic definitions, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.411-418, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382610]
Randy H. Katz, Contemporary logic design, Benjamin-Cummings Publishing Co., Inc., Redwood City, CA, 1993
Yuji Kukimoto , Robert K. Brayton, Exact required time analysis via false path detection, Proceedings of the 34th annual Design Automation Conference, p.220-225, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266070]
T. Larrabee, Test pattern generation using Boolean satisfiability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.11 n.1, p.4-15, November 2006[doi>10.1109/43.108614]
Chih-Chun Lee , Jie-Hong R. Jiang , Chung-Yang (Ric) Huang , Alan Mishchenko, Scalable exploration of functional dependency by interpolation and incremental SAT solving, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
S. Malik, Analysis of cyclic combinational circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.13 n.7, p.950-956, November 2006[doi>10.1109/43.293952]
McMillan, K. L.2003. Interpolation and SAT-based model checking. InProceedings of the International Conference on Computer-Aided Verification. 1--13.
Mishchenko, A. et al.2007a. ABC: A system for sequential synthesis and verification. http://www.eecs.berkeley.edu/~alanmi/abc/abc.htm.
A. Mishchenko , S. Chatterjee , R. K. Brayton, Improvements to Technology Mapping for LUT-Based FPGAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.2, p.240-253, February 2007[doi>10.1109/TCAD.2006.887925]
O. Neiroukh , S. A. Edwards , Xiaoyu Song, Transforming Cyclic Circuits Into Acyclic Equivalents, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.10, p.1775-1787, October 2008[doi>10.1109/TCAD.2008.2003305]
Marc D. Riedel , Jehoshua Bruck, Cyclic combinational circuits, California Institute of Technology, Pasadena, CA, 2004
Marc D. Riedel , Jehoshua Bruck, The synthesis of cyclic combinational circuits, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775875]
Riedel, M. D. and Bruck, J.2004. Timing analysis of cyclic combinational circuits. InProceedings of the International Workshop on Logic and Synthesis.
Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., and Sangiovanni-Vincentelli, A.1992. SIS: A system for sequential circuit synthesis. Tech. rep., University of California, Berkeley.
Thomas Robert Shiple , Alberto Sangiovanni-Vincentelli, Formal analysis of synchronous circuits, University of California, Berkeley, 1996
Sörensson, N. and Een, N.2012. Minisat v1.13 -- A SAT solver with conflict-clause minimization. http://minisat.se/downloads/.
L. Stok, False loops through resource sharing, 1992 IEEE/ACM international conference proceedings on Computer-aided design, p.345-348, December 1992, Santa Clara, California, USA
Taiga Takata , Yusuke Matsunaga, An efficient cut enumeration for depth-optimum technology mapping for LUT-based FPGAs, Proceedings of the 19th ACM Great Lakes symposium on VLSI, May 10-12, 2009, Boston Area, MA, USA[doi>10.1145/1531542.1531622]
John F. Wakerly, Digital Design: Principles and Practices, Prentice-Hall, Inc., Upper Saddle River, NJ, 2000
Michael Yoeli , Shlomo Rinon, Application of Ternary Algebra to the Study of Static Hazards, Journal of the ACM (JACM), v.11 n.1, p.84-97, Jan. 1964[doi>10.1145/321203.321214]
