# è¯æ±‡è¡¨

!!! note "ğŸ™"
    è¯æ±‡è¡¨æ˜¯ cm è€å¸ˆæ•´ç†çš„ï¼Œè®©æˆ‘ä»¬è¯´ è°¢è°¢ cm ï¼


## 1)	Ch1.1-7

odometerï¼šé‡Œç¨‹è¡¨ï¼Œè®¡ç¨‹å™¨

signal conditioning: ä¿¡å·è°ƒç†ã€ä¿¡å·å¤„ç†

capacitorï¼šç”µå®¹å™¨ï¼Œe.g., capacitor chargeï¼Œç”µå®¹å™¨å……ç”µ

radixï¼šåŸºæ•°(= base)

radix pointï¼šå°æ•°ç‚¹

number = integer portion(æ•´æ•°éƒ¨åˆ†) + fraction portion(å°æ•°éƒ¨åˆ†)

power seriesï¼šå¹‚çº§æ•°

binaryï¼šäºŒè¿›åˆ¶ï¼Œoctalï¼šå…«è¿›åˆ¶ï¼Œdecimalï¼šåè¿›åˆ¶ï¼›hexadecimalï¼šåå…­è¿›åˆ¶

augendï¼šè¢«åŠ æ•°

addendï¼šåŠ æ•°

minuend: è¢«å‡æ•°

subtrahendï¼šå‡æ•°

paddingï¼šå¡«å……

weighted codeï¼šæœ‰æƒç 

arithmeticï¼šç®—æœ¯ã€å››åˆ™è¿ç®—

significant digitï¼šæœ‰æ•ˆä½

punched paperï¼šæ‰“å­”çº¸å¸¦

parityï¼šå¥‡å¶æ ¡éªŒ

evenï¼šå¶æ•°

oddï¼šå¥‡æ•°

source codingï¼šä¿¡æºç¼–ç 

channel codingï¼šä¿¡é“ç¼–ç 

optical Shaft Encoderï¼šå…‰è½´ç¼–ç å™¨

positional number systemï¼šæŒ‰ä½è®°æ•°åˆ¶



## 2)	Ch2.1-3

notation: æ ‡è®°æ³•

operatorï¼šè¿ç®—ç¬¦ã€ç®—å­ï¼Œe.g., logical operator é€»è¾‘è¿ç®—ç¬¦

operandï¼šæ“ä½œæ•°

identifierï¼šæ ‡è¯†ç¬¦=designatorï¼Œe.g., variable identifierï¼šå˜é‡æ ‡è¯†ç¬¦

overbar: ( Â¯ )ä¸Šæ¨ªçº¿

single quote mark (')ï¼šå•å¼•å·

normally-closed switchï¼šå¸¸é—­å¼€å…³,e.g. Normally-Open(NO), Normally-Closed(NC)

magnetic fieldï¼šç£åœº

energizing coilï¼šæ¿€åŠ±çº¿åœˆ

relayï¼šç»§ç”µå™¨

transistor: æ™¶ä½“ç®¡ã€ä¸‰æç®¡

precedenceï¼šä¼˜å…ˆæƒï¼Œe.g., Boolean Operator Precedence

parenthesisï¼šæ‹¬å·ï¼ˆå•æ•°å½¢å¼parenthesisï¼‰

leave outï¼šé—æ¼, e.g., If the meaning is unambiguous, we leave out the symbol  â€œÂ·â€.

idempotence: å¹‚ç­‰æ€§

involution: ä¹˜æ–¹

dualï¼šå¯¹å¶= dualityï¼Œe.g., The dual of an algebraic expression is obtained by interchanging + 
and Â· and interchanging 0â€™s and 1â€™s.

dual functionï¼šå¯¹å¶å‡½æ•°

complement function: è¡¥å‡½æ•°

canonical formï¼šè§„èŒƒå½¢å¼

standard formï¼šæ ‡å‡†å½¢å¼

designatorï¼šæ ‡è¯†ç¬¦= identifierï¼Œe.g., We drop the â€œmâ€ designatorsï¼šæˆ‘ä»¬åˆ é™¤äº†må˜é‡æ ‡è¯†ç¬¦

identity: åŒä¸€æ€§ï¼›ä¸€è‡´ï¼›ç›¸ç­‰ï¼›e.g., Prove the identity of each of the following Boolean 
equations, using algebraic manipulation.

indicesï¼šindexçš„å¤æ•°(=indexes) ä¸€èˆ¬åœ¨æ•°å­¦ï¼Œé‡‘èå’Œç›¸å…³é¢†åŸŸä½¿ç”¨

subscriptï¼šä¸‹æ ‡



## 3)	Ch2.4-7

Venn diagramï¼šç»´æ©å›¾

Implicantï¼šè•´æ¶µé¡¹ï¼›è•´å«é¡¹ï¼›éšå«æ•°

Prime implicant: ä¸»è•´å«é¡¹

essential prime implicantï¼šåŸºæœ¬ç´ è•´æ¶µ; å®è´¨æœ¬åŸè•´æ¶µ

Don't cares: æ— å…³æœ€å°é¡¹

degenerate: é€€åŒ–, e.g., A NAND gate with one input degenerates to an inverter.

Hi-Impedance Outputs: é«˜é˜»æ€è¾“å‡º



## 4)	ch3. 1-2

rudimentary:åŸºç¡€çš„ï¼›åŸºæœ¬çš„ï¼›æœªå……åˆ†å‘å±•çš„ï¼›åŸå§‹çš„

die: è£¸ç‰‡ã€èŠ¯ç‰‡

waferï¼šæ™¶åœ†

margin: è¾¹ç¼˜ã€å·®é¢ï¼Œe.g., noise marginï¼Œå™ªå£°å®¹é™

superimpose: v.ä½¿ï¼ˆç”²ï¼‰å æ˜ åœ¨ï¼ˆä¹™ï¼‰ä¸Šï¼›ä½¿é‡å , e.g., Noise margin refers to the maximum external 
noise voltage superimposed on a normal input value that will not cause an undesirable change 
in the circuit output

dissipation: n.æ¶ˆè€—ï¼›æ”¾è¡ï¼›æµªè´¹ï¼›e.g., power dissipation = power consumption

propagation delayï¼šä¼ æ’­å»¶è¿Ÿ

transition timeï¼šè½¬æ¢æ—¶é—´

transport delayï¼šä¼ è¾“å»¶è¿Ÿ

inertial delayï¼šæƒ¯æ€§å»¶è¿Ÿ

full custom: å®Œå…¨å®šåˆ¶

fabrication: åˆ¶é€ ã€åˆ¶ä½œ

cell libraryï¼šå…ƒä»¶åº“

schematicï¼šåŸç†å›¾ï¼Œç®€å›¾



## 5)	ch3. 3-9

decoderï¼šè¯‘ç å™¨

encoderï¼šç¼–ç å™¨

multiplexerï¼šå¤šè·¯å¤ç”¨å™¨ï¼ŒMultiplexer means many into one.

demultiplexerï¼šä¿¡å·åˆ†ç¦»å™¨ã€å¤šè·¯åˆ†é…å™¨ï¼ŒThe demultiplexer means one into many.

anode: é˜³æï¼Œæ­£æ

cathode: é˜´æï¼Œè´Ÿæ



## 6)	Ch3. 8-10

Iterative arrayï¼šè¿­ä»£é˜µåˆ—

Ripple Carry Adderï¼šè¡Œæ³¢è¿›ä½åŠ æ³•å™¨

Carry Look-ahead Adder: è¶…å‰è¿›ä½åŠ æ³•å™¨

bit-wise: ä»¥ä½ä¸ºæ“ä½œå¯¹è±¡çš„(wiseæ˜¯æ–¹å¼ä¹‹æ„),å¦‚bit-wise operators(ä½è¿ç®—ç¬¦), 2-input bit-wise 
addition functional block



## 7)	Ch3.11-12

1's Complementï¼šåç 

2's Complementï¼šè¡¥ç 

magnitudeï¼šæ•°å€¼

Signed-Magnitudeï¼šç¬¦å·â€”æ•°å€¼è¡¨ç¤ºæ³•

Signed-Complementï¼šç¬¦å·â€”è¡¥ç è¡¨ç¤ºæ³•

contractionï¼š(n.) æ”¶ç¼©ã€ç´§ç¼©ï¼›contractï¼š(v.) æ”¶ç¼©



## 8)	Ch5. 2

fuse intactï¼šç†”ä¸ä¿ç•™

fuse blownï¼šç†”ä¸ç†”æ–­

volatileï¼šæ˜“å¤±æ€§çš„

non-volatileï¼šéæ˜“å¤±æ€§çš„



## 9)	Ch4. 1-4

tractable: (adj.) æ˜“å¤„ç†çš„ï¼›æ˜“é©¾é©­çš„

oscillator: (n.) æŒ¯è¡å™¨

capacitors: (n.) ç”µå®¹å™¨

inductor: (n.) ç”µæ„Ÿå™¨

latchï¼šé”å­˜å™¨

flip-flopï¼šè§¦å‘å™¨

metastable stateï¼šäºšç¨³æ€

alternating clockï¼šäº¤æ›¿æ—¶é’Ÿ

disposable sampling = 1s catchingï¼šä¸€æ¬¡é‡‡æ ·

setup timeï¼šå»ºç«‹æ—¶é—´

hold timeï¼šä¿æŒæ—¶é—´

pulse-triggeringï¼šè„‰å†²è§¦å‘

level triggeringï¼šç”µå¹³è§¦å‘

edge triggeringï¼šè¾¹æ²¿è§¦å‘

self-recovery capabilityï¼šè‡ªæ¢å¤èƒ½åŠ›

equivalent stateï¼šç­‰ä»·çŠ¶æ€



## 10)	Ch6. 1-5

registerï¼šå¯„å­˜å™¨

register transfer operationï¼šå¯„å­˜å™¨ä¼ è¾“æ“ä½œ

microoperationï¼šå¾®æ“ä½œ

register transfer structureï¼šå¯„å­˜å™¨ä¼ è¾“ç»“æ„

busï¼šæ€»çº¿

lateral: (adj.) ä¾§é¢çš„ï¼›æ¨ªå‘çš„ï¼›å‘ä¾§é¢ç§»åŠ¨çš„

laterally: (adv.) ä¾§é¢åœ°ï¼›æ¨ªå‘åœ°ï¼›å‘ä¾§é¢ç§»åŠ¨åœ°

serial gatingï¼šä¸²è¡Œé—¨æ§

parallel gatingï¼šå¹¶è¡Œé—¨æ§

counterï¼šè®¡æ•°å™¨

data pathï¼šæ•°æ®é€šé“

control unitï¼šæ§åˆ¶å•å…ƒ



## 11)	Ch7. 1-7

strobeï¼šé€‰é€šï¼›é€‰é€šè„‰å†²ï¼›é—¸é—¨

SRAMï¼šé™æ€å†…å­˜

DRAMï¼šåŠ¨æ€å†…å­˜

coincident selectionï¼šé‡åˆé€‰æ‹©

word extensionï¼šå­—æ‰©å±•

bit extensionï¼šä½æ‰©å±•

address multiplexingï¼šåœ°å€å¤ç”¨ï¼ˆæŒ‡DRAMï¼‰

refreshï¼šåˆ·æ–°

synchronous DRAM(SDRAM)ï¼šåŒæ­¥DRAM

burst readï¼šçˆ†å‘æ¨¡å¼è¯»å–æ•°æ®

burst lengthï¼šçˆ†å‘æ¨¡å¼çš„æ•°æ®è¯»/å†™é•¿åº¦

memory bandwidthï¼šå†…å­˜å¸¦å®½