Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\Projects\C75\FPGA_board\Rev_PR1\FPGA_Project_c10gxllrf3p0_ethernet_sfp\ip\dpram\dpram_ram_2port_0.ip --block-symbol-file --output-directory=F:\Projects\C75\FPGA_board\Rev_PR1\FPGA_Project_c10gxllrf3p0_ethernet_sfp\ip\dpram\dpram_ram_2port_0 --family="Cyclone 10 GX" --part=10CX105YF672E5G
: dpram_ram_2port_0.ram_2port_0: Targeting device family: Cyclone 10 GX.
: dpram_ram_2port_0.ram_2port_0: Tab Output1 is unavailable while using 'Customize clocks for A and B ports'.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\Projects\C75\FPGA_board\Rev_PR1\FPGA_Project_c10gxllrf3p0_ethernet_sfp\ip\dpram\dpram_ram_2port_0.ip --synthesis=VHDL --output-directory=F:\Projects\C75\FPGA_board\Rev_PR1\FPGA_Project_c10gxllrf3p0_ethernet_sfp\ip\dpram\dpram_ram_2port_0 --family="Cyclone 10 GX" --part=10CX105YF672E5G
: dpram_ram_2port_0.ram_2port_0: Targeting device family: Cyclone 10 GX.
: dpram_ram_2port_0.ram_2port_0: Tab Output1 is unavailable while using 'Customize clocks for A and B ports'.
Info: dpram_ram_2port_0: "Transforming system: dpram_ram_2port_0"
Info: dpram_ram_2port_0: "Naming system components in system: dpram_ram_2port_0"
Info: dpram_ram_2port_0: "Processing generation queue"
Info: dpram_ram_2port_0: "Generating: dpram_ram_2port_0"
Info: dpram_ram_2port_0: "Generating: dpram_ram_2port_0_ram_2port_181_uup24si"
Info: dpram_ram_2port_0: Done "dpram_ram_2port_0" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in dpram_ram_2port_0. No files generated.
Info: Finished: Generate IP Core Documentation
