
JinM3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000586c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000308  08005980  08005980  00015980  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08005c88  08005c88  00015c88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08005c8c  08005c8c  00015c8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001dc  20000000  08005c90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000007c4  200001dc  08005e6c  000201dc  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200009a0  08005e6c  000209a0  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001580e  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002bb8  00000000  00000000  00035a13  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006232  00000000  00000000  000385cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000950  00000000  00000000  0003e800  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000c80  00000000  00000000  0003f150  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00005add  00000000  00000000  0003fdd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000039e6  00000000  00000000  000458ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00049293  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002ad0  00000000  00000000  00049310  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         00000084  00000000  00000000  0004bde0  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      00000117  00000000  00000000  0004be64  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08005964 	.word	0x08005964

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08005964 	.word	0x08005964

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_d2f>:
 8000a80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a84:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a88:	bf24      	itt	cs
 8000a8a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a8e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a92:	d90d      	bls.n	8000ab0 <__aeabi_d2f+0x30>
 8000a94:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a98:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a9c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa8:	bf08      	it	eq
 8000aaa:	f020 0001 	biceq.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab4:	d121      	bne.n	8000afa <__aeabi_d2f+0x7a>
 8000ab6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aba:	bfbc      	itt	lt
 8000abc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac0:	4770      	bxlt	lr
 8000ac2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ac6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aca:	f1c2 0218 	rsb	r2, r2, #24
 8000ace:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad6:	fa20 f002 	lsr.w	r0, r0, r2
 8000ada:	bf18      	it	ne
 8000adc:	f040 0001 	orrne.w	r0, r0, #1
 8000ae0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aec:	ea40 000c 	orr.w	r0, r0, ip
 8000af0:	fa23 f302 	lsr.w	r3, r3, r2
 8000af4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af8:	e7cc      	b.n	8000a94 <__aeabi_d2f+0x14>
 8000afa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afe:	d107      	bne.n	8000b10 <__aeabi_d2f+0x90>
 8000b00:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b04:	bf1e      	ittt	ne
 8000b06:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b0a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b0e:	4770      	bxne	lr
 8000b10:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop

08000b20 <__aeabi_frsub>:
 8000b20:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b24:	e002      	b.n	8000b2c <__addsf3>
 8000b26:	bf00      	nop

08000b28 <__aeabi_fsub>:
 8000b28:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b2c <__addsf3>:
 8000b2c:	0042      	lsls	r2, r0, #1
 8000b2e:	bf1f      	itttt	ne
 8000b30:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b34:	ea92 0f03 	teqne	r2, r3
 8000b38:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b3c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b40:	d06a      	beq.n	8000c18 <__addsf3+0xec>
 8000b42:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b46:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b4a:	bfc1      	itttt	gt
 8000b4c:	18d2      	addgt	r2, r2, r3
 8000b4e:	4041      	eorgt	r1, r0
 8000b50:	4048      	eorgt	r0, r1
 8000b52:	4041      	eorgt	r1, r0
 8000b54:	bfb8      	it	lt
 8000b56:	425b      	neglt	r3, r3
 8000b58:	2b19      	cmp	r3, #25
 8000b5a:	bf88      	it	hi
 8000b5c:	4770      	bxhi	lr
 8000b5e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b66:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b6a:	bf18      	it	ne
 8000b6c:	4240      	negne	r0, r0
 8000b6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b72:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b76:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b7a:	bf18      	it	ne
 8000b7c:	4249      	negne	r1, r1
 8000b7e:	ea92 0f03 	teq	r2, r3
 8000b82:	d03f      	beq.n	8000c04 <__addsf3+0xd8>
 8000b84:	f1a2 0201 	sub.w	r2, r2, #1
 8000b88:	fa41 fc03 	asr.w	ip, r1, r3
 8000b8c:	eb10 000c 	adds.w	r0, r0, ip
 8000b90:	f1c3 0320 	rsb	r3, r3, #32
 8000b94:	fa01 f103 	lsl.w	r1, r1, r3
 8000b98:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b9c:	d502      	bpl.n	8000ba4 <__addsf3+0x78>
 8000b9e:	4249      	negs	r1, r1
 8000ba0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ba4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba8:	d313      	bcc.n	8000bd2 <__addsf3+0xa6>
 8000baa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bae:	d306      	bcc.n	8000bbe <__addsf3+0x92>
 8000bb0:	0840      	lsrs	r0, r0, #1
 8000bb2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bb6:	f102 0201 	add.w	r2, r2, #1
 8000bba:	2afe      	cmp	r2, #254	; 0xfe
 8000bbc:	d251      	bcs.n	8000c62 <__addsf3+0x136>
 8000bbe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bc2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bc6:	bf08      	it	eq
 8000bc8:	f020 0001 	biceq.w	r0, r0, #1
 8000bcc:	ea40 0003 	orr.w	r0, r0, r3
 8000bd0:	4770      	bx	lr
 8000bd2:	0049      	lsls	r1, r1, #1
 8000bd4:	eb40 0000 	adc.w	r0, r0, r0
 8000bd8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bdc:	f1a2 0201 	sub.w	r2, r2, #1
 8000be0:	d1ed      	bne.n	8000bbe <__addsf3+0x92>
 8000be2:	fab0 fc80 	clz	ip, r0
 8000be6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bea:	ebb2 020c 	subs.w	r2, r2, ip
 8000bee:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bf2:	bfaa      	itet	ge
 8000bf4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf8:	4252      	neglt	r2, r2
 8000bfa:	4318      	orrge	r0, r3
 8000bfc:	bfbc      	itt	lt
 8000bfe:	40d0      	lsrlt	r0, r2
 8000c00:	4318      	orrlt	r0, r3
 8000c02:	4770      	bx	lr
 8000c04:	f092 0f00 	teq	r2, #0
 8000c08:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c0c:	bf06      	itte	eq
 8000c0e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c12:	3201      	addeq	r2, #1
 8000c14:	3b01      	subne	r3, #1
 8000c16:	e7b5      	b.n	8000b84 <__addsf3+0x58>
 8000c18:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c1c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c20:	bf18      	it	ne
 8000c22:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c26:	d021      	beq.n	8000c6c <__addsf3+0x140>
 8000c28:	ea92 0f03 	teq	r2, r3
 8000c2c:	d004      	beq.n	8000c38 <__addsf3+0x10c>
 8000c2e:	f092 0f00 	teq	r2, #0
 8000c32:	bf08      	it	eq
 8000c34:	4608      	moveq	r0, r1
 8000c36:	4770      	bx	lr
 8000c38:	ea90 0f01 	teq	r0, r1
 8000c3c:	bf1c      	itt	ne
 8000c3e:	2000      	movne	r0, #0
 8000c40:	4770      	bxne	lr
 8000c42:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c46:	d104      	bne.n	8000c52 <__addsf3+0x126>
 8000c48:	0040      	lsls	r0, r0, #1
 8000c4a:	bf28      	it	cs
 8000c4c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c50:	4770      	bx	lr
 8000c52:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c56:	bf3c      	itt	cc
 8000c58:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c5c:	4770      	bxcc	lr
 8000c5e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c62:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c66:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c6a:	4770      	bx	lr
 8000c6c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c70:	bf16      	itet	ne
 8000c72:	4608      	movne	r0, r1
 8000c74:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c78:	4601      	movne	r1, r0
 8000c7a:	0242      	lsls	r2, r0, #9
 8000c7c:	bf06      	itte	eq
 8000c7e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c82:	ea90 0f01 	teqeq	r0, r1
 8000c86:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c8a:	4770      	bx	lr

08000c8c <__aeabi_ui2f>:
 8000c8c:	f04f 0300 	mov.w	r3, #0
 8000c90:	e004      	b.n	8000c9c <__aeabi_i2f+0x8>
 8000c92:	bf00      	nop

08000c94 <__aeabi_i2f>:
 8000c94:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c98:	bf48      	it	mi
 8000c9a:	4240      	negmi	r0, r0
 8000c9c:	ea5f 0c00 	movs.w	ip, r0
 8000ca0:	bf08      	it	eq
 8000ca2:	4770      	bxeq	lr
 8000ca4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca8:	4601      	mov	r1, r0
 8000caa:	f04f 0000 	mov.w	r0, #0
 8000cae:	e01c      	b.n	8000cea <__aeabi_l2f+0x2a>

08000cb0 <__aeabi_ul2f>:
 8000cb0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cb4:	bf08      	it	eq
 8000cb6:	4770      	bxeq	lr
 8000cb8:	f04f 0300 	mov.w	r3, #0
 8000cbc:	e00a      	b.n	8000cd4 <__aeabi_l2f+0x14>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_l2f>:
 8000cc0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc4:	bf08      	it	eq
 8000cc6:	4770      	bxeq	lr
 8000cc8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ccc:	d502      	bpl.n	8000cd4 <__aeabi_l2f+0x14>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	ea5f 0c01 	movs.w	ip, r1
 8000cd8:	bf02      	ittt	eq
 8000cda:	4684      	moveq	ip, r0
 8000cdc:	4601      	moveq	r1, r0
 8000cde:	2000      	moveq	r0, #0
 8000ce0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000ce4:	bf08      	it	eq
 8000ce6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cea:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cee:	fabc f28c 	clz	r2, ip
 8000cf2:	3a08      	subs	r2, #8
 8000cf4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf8:	db10      	blt.n	8000d1c <__aeabi_l2f+0x5c>
 8000cfa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cfe:	4463      	add	r3, ip
 8000d00:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d04:	f1c2 0220 	rsb	r2, r2, #32
 8000d08:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d0c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d10:	eb43 0002 	adc.w	r0, r3, r2
 8000d14:	bf08      	it	eq
 8000d16:	f020 0001 	biceq.w	r0, r0, #1
 8000d1a:	4770      	bx	lr
 8000d1c:	f102 0220 	add.w	r2, r2, #32
 8000d20:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d2c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_fmul>:
 8000d3c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d40:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d44:	bf1e      	ittt	ne
 8000d46:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d4a:	ea92 0f0c 	teqne	r2, ip
 8000d4e:	ea93 0f0c 	teqne	r3, ip
 8000d52:	d06f      	beq.n	8000e34 <__aeabi_fmul+0xf8>
 8000d54:	441a      	add	r2, r3
 8000d56:	ea80 0c01 	eor.w	ip, r0, r1
 8000d5a:	0240      	lsls	r0, r0, #9
 8000d5c:	bf18      	it	ne
 8000d5e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d62:	d01e      	beq.n	8000da2 <__aeabi_fmul+0x66>
 8000d64:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d68:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d6c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d70:	fba0 3101 	umull	r3, r1, r0, r1
 8000d74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d78:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d7c:	bf3e      	ittt	cc
 8000d7e:	0049      	lslcc	r1, r1, #1
 8000d80:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d84:	005b      	lslcc	r3, r3, #1
 8000d86:	ea40 0001 	orr.w	r0, r0, r1
 8000d8a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d8e:	2afd      	cmp	r2, #253	; 0xfd
 8000d90:	d81d      	bhi.n	8000dce <__aeabi_fmul+0x92>
 8000d92:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d96:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9a:	bf08      	it	eq
 8000d9c:	f020 0001 	biceq.w	r0, r0, #1
 8000da0:	4770      	bx	lr
 8000da2:	f090 0f00 	teq	r0, #0
 8000da6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000daa:	bf08      	it	eq
 8000dac:	0249      	lsleq	r1, r1, #9
 8000dae:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000db6:	3a7f      	subs	r2, #127	; 0x7f
 8000db8:	bfc2      	ittt	gt
 8000dba:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dbe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dc2:	4770      	bxgt	lr
 8000dc4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc8:	f04f 0300 	mov.w	r3, #0
 8000dcc:	3a01      	subs	r2, #1
 8000dce:	dc5d      	bgt.n	8000e8c <__aeabi_fmul+0x150>
 8000dd0:	f112 0f19 	cmn.w	r2, #25
 8000dd4:	bfdc      	itt	le
 8000dd6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dda:	4770      	bxle	lr
 8000ddc:	f1c2 0200 	rsb	r2, r2, #0
 8000de0:	0041      	lsls	r1, r0, #1
 8000de2:	fa21 f102 	lsr.w	r1, r1, r2
 8000de6:	f1c2 0220 	rsb	r2, r2, #32
 8000dea:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dee:	ea5f 0031 	movs.w	r0, r1, rrx
 8000df2:	f140 0000 	adc.w	r0, r0, #0
 8000df6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dfa:	bf08      	it	eq
 8000dfc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e00:	4770      	bx	lr
 8000e02:	f092 0f00 	teq	r2, #0
 8000e06:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e0a:	bf02      	ittt	eq
 8000e0c:	0040      	lsleq	r0, r0, #1
 8000e0e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e12:	3a01      	subeq	r2, #1
 8000e14:	d0f9      	beq.n	8000e0a <__aeabi_fmul+0xce>
 8000e16:	ea40 000c 	orr.w	r0, r0, ip
 8000e1a:	f093 0f00 	teq	r3, #0
 8000e1e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e22:	bf02      	ittt	eq
 8000e24:	0049      	lsleq	r1, r1, #1
 8000e26:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e2a:	3b01      	subeq	r3, #1
 8000e2c:	d0f9      	beq.n	8000e22 <__aeabi_fmul+0xe6>
 8000e2e:	ea41 010c 	orr.w	r1, r1, ip
 8000e32:	e78f      	b.n	8000d54 <__aeabi_fmul+0x18>
 8000e34:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e38:	ea92 0f0c 	teq	r2, ip
 8000e3c:	bf18      	it	ne
 8000e3e:	ea93 0f0c 	teqne	r3, ip
 8000e42:	d00a      	beq.n	8000e5a <__aeabi_fmul+0x11e>
 8000e44:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e48:	bf18      	it	ne
 8000e4a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e4e:	d1d8      	bne.n	8000e02 <__aeabi_fmul+0xc6>
 8000e50:	ea80 0001 	eor.w	r0, r0, r1
 8000e54:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e58:	4770      	bx	lr
 8000e5a:	f090 0f00 	teq	r0, #0
 8000e5e:	bf17      	itett	ne
 8000e60:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e64:	4608      	moveq	r0, r1
 8000e66:	f091 0f00 	teqne	r1, #0
 8000e6a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e6e:	d014      	beq.n	8000e9a <__aeabi_fmul+0x15e>
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	d101      	bne.n	8000e7a <__aeabi_fmul+0x13e>
 8000e76:	0242      	lsls	r2, r0, #9
 8000e78:	d10f      	bne.n	8000e9a <__aeabi_fmul+0x15e>
 8000e7a:	ea93 0f0c 	teq	r3, ip
 8000e7e:	d103      	bne.n	8000e88 <__aeabi_fmul+0x14c>
 8000e80:	024b      	lsls	r3, r1, #9
 8000e82:	bf18      	it	ne
 8000e84:	4608      	movne	r0, r1
 8000e86:	d108      	bne.n	8000e9a <__aeabi_fmul+0x15e>
 8000e88:	ea80 0001 	eor.w	r0, r0, r1
 8000e8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e98:	4770      	bx	lr
 8000e9a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_fdiv>:
 8000ea4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eac:	bf1e      	ittt	ne
 8000eae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eb2:	ea92 0f0c 	teqne	r2, ip
 8000eb6:	ea93 0f0c 	teqne	r3, ip
 8000eba:	d069      	beq.n	8000f90 <__aeabi_fdiv+0xec>
 8000ebc:	eba2 0203 	sub.w	r2, r2, r3
 8000ec0:	ea80 0c01 	eor.w	ip, r0, r1
 8000ec4:	0249      	lsls	r1, r1, #9
 8000ec6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000eca:	d037      	beq.n	8000f3c <__aeabi_fdiv+0x98>
 8000ecc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ed4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000edc:	428b      	cmp	r3, r1
 8000ede:	bf38      	it	cc
 8000ee0:	005b      	lslcc	r3, r3, #1
 8000ee2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ee6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000eea:	428b      	cmp	r3, r1
 8000eec:	bf24      	itt	cs
 8000eee:	1a5b      	subcs	r3, r3, r1
 8000ef0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ef4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef8:	bf24      	itt	cs
 8000efa:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000efe:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f02:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f06:	bf24      	itt	cs
 8000f08:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f10:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f1a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f1e:	011b      	lsls	r3, r3, #4
 8000f20:	bf18      	it	ne
 8000f22:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f26:	d1e0      	bne.n	8000eea <__aeabi_fdiv+0x46>
 8000f28:	2afd      	cmp	r2, #253	; 0xfd
 8000f2a:	f63f af50 	bhi.w	8000dce <__aeabi_fmul+0x92>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f34:	bf08      	it	eq
 8000f36:	f020 0001 	biceq.w	r0, r0, #1
 8000f3a:	4770      	bx	lr
 8000f3c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f40:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f44:	327f      	adds	r2, #127	; 0x7f
 8000f46:	bfc2      	ittt	gt
 8000f48:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f4c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f50:	4770      	bxgt	lr
 8000f52:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f56:	f04f 0300 	mov.w	r3, #0
 8000f5a:	3a01      	subs	r2, #1
 8000f5c:	e737      	b.n	8000dce <__aeabi_fmul+0x92>
 8000f5e:	f092 0f00 	teq	r2, #0
 8000f62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f66:	bf02      	ittt	eq
 8000f68:	0040      	lsleq	r0, r0, #1
 8000f6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f6e:	3a01      	subeq	r2, #1
 8000f70:	d0f9      	beq.n	8000f66 <__aeabi_fdiv+0xc2>
 8000f72:	ea40 000c 	orr.w	r0, r0, ip
 8000f76:	f093 0f00 	teq	r3, #0
 8000f7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f7e:	bf02      	ittt	eq
 8000f80:	0049      	lsleq	r1, r1, #1
 8000f82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f86:	3b01      	subeq	r3, #1
 8000f88:	d0f9      	beq.n	8000f7e <__aeabi_fdiv+0xda>
 8000f8a:	ea41 010c 	orr.w	r1, r1, ip
 8000f8e:	e795      	b.n	8000ebc <__aeabi_fdiv+0x18>
 8000f90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f94:	ea92 0f0c 	teq	r2, ip
 8000f98:	d108      	bne.n	8000fac <__aeabi_fdiv+0x108>
 8000f9a:	0242      	lsls	r2, r0, #9
 8000f9c:	f47f af7d 	bne.w	8000e9a <__aeabi_fmul+0x15e>
 8000fa0:	ea93 0f0c 	teq	r3, ip
 8000fa4:	f47f af70 	bne.w	8000e88 <__aeabi_fmul+0x14c>
 8000fa8:	4608      	mov	r0, r1
 8000faa:	e776      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fac:	ea93 0f0c 	teq	r3, ip
 8000fb0:	d104      	bne.n	8000fbc <__aeabi_fdiv+0x118>
 8000fb2:	024b      	lsls	r3, r1, #9
 8000fb4:	f43f af4c 	beq.w	8000e50 <__aeabi_fmul+0x114>
 8000fb8:	4608      	mov	r0, r1
 8000fba:	e76e      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fbc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc0:	bf18      	it	ne
 8000fc2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	d1ca      	bne.n	8000f5e <__aeabi_fdiv+0xba>
 8000fc8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fcc:	f47f af5c 	bne.w	8000e88 <__aeabi_fmul+0x14c>
 8000fd0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fd4:	f47f af3c 	bne.w	8000e50 <__aeabi_fmul+0x114>
 8000fd8:	e75f      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fda:	bf00      	nop

08000fdc <__gesf2>:
 8000fdc:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe0:	e006      	b.n	8000ff0 <__cmpsf2+0x4>
 8000fe2:	bf00      	nop

08000fe4 <__lesf2>:
 8000fe4:	f04f 0c01 	mov.w	ip, #1
 8000fe8:	e002      	b.n	8000ff0 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__cmpsf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ff4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ff8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ffc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001000:	bf18      	it	ne
 8001002:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001006:	d011      	beq.n	800102c <__cmpsf2+0x40>
 8001008:	b001      	add	sp, #4
 800100a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800100e:	bf18      	it	ne
 8001010:	ea90 0f01 	teqne	r0, r1
 8001014:	bf58      	it	pl
 8001016:	ebb2 0003 	subspl.w	r0, r2, r3
 800101a:	bf88      	it	hi
 800101c:	17c8      	asrhi	r0, r1, #31
 800101e:	bf38      	it	cc
 8001020:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001024:	bf18      	it	ne
 8001026:	f040 0001 	orrne.w	r0, r0, #1
 800102a:	4770      	bx	lr
 800102c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001030:	d102      	bne.n	8001038 <__cmpsf2+0x4c>
 8001032:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001036:	d105      	bne.n	8001044 <__cmpsf2+0x58>
 8001038:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800103c:	d1e4      	bne.n	8001008 <__cmpsf2+0x1c>
 800103e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001042:	d0e1      	beq.n	8001008 <__cmpsf2+0x1c>
 8001044:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop

0800104c <__aeabi_cfrcmple>:
 800104c:	4684      	mov	ip, r0
 800104e:	4608      	mov	r0, r1
 8001050:	4661      	mov	r1, ip
 8001052:	e7ff      	b.n	8001054 <__aeabi_cfcmpeq>

08001054 <__aeabi_cfcmpeq>:
 8001054:	b50f      	push	{r0, r1, r2, r3, lr}
 8001056:	f7ff ffc9 	bl	8000fec <__cmpsf2>
 800105a:	2800      	cmp	r0, #0
 800105c:	bf48      	it	mi
 800105e:	f110 0f00 	cmnmi.w	r0, #0
 8001062:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001064 <__aeabi_fcmpeq>:
 8001064:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001068:	f7ff fff4 	bl	8001054 <__aeabi_cfcmpeq>
 800106c:	bf0c      	ite	eq
 800106e:	2001      	moveq	r0, #1
 8001070:	2000      	movne	r0, #0
 8001072:	f85d fb08 	ldr.w	pc, [sp], #8
 8001076:	bf00      	nop

08001078 <__aeabi_fcmplt>:
 8001078:	f84d ed08 	str.w	lr, [sp, #-8]!
 800107c:	f7ff ffea 	bl	8001054 <__aeabi_cfcmpeq>
 8001080:	bf34      	ite	cc
 8001082:	2001      	movcc	r0, #1
 8001084:	2000      	movcs	r0, #0
 8001086:	f85d fb08 	ldr.w	pc, [sp], #8
 800108a:	bf00      	nop

0800108c <__aeabi_fcmple>:
 800108c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001090:	f7ff ffe0 	bl	8001054 <__aeabi_cfcmpeq>
 8001094:	bf94      	ite	ls
 8001096:	2001      	movls	r0, #1
 8001098:	2000      	movhi	r0, #0
 800109a:	f85d fb08 	ldr.w	pc, [sp], #8
 800109e:	bf00      	nop

080010a0 <__aeabi_fcmpge>:
 80010a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a4:	f7ff ffd2 	bl	800104c <__aeabi_cfrcmple>
 80010a8:	bf94      	ite	ls
 80010aa:	2001      	movls	r0, #1
 80010ac:	2000      	movhi	r0, #0
 80010ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b2:	bf00      	nop

080010b4 <__aeabi_fcmpgt>:
 80010b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b8:	f7ff ffc8 	bl	800104c <__aeabi_cfrcmple>
 80010bc:	bf34      	ite	cc
 80010be:	2001      	movcc	r0, #1
 80010c0:	2000      	movcs	r0, #0
 80010c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010c6:	bf00      	nop

080010c8 <__aeabi_f2uiz>:
 80010c8:	0042      	lsls	r2, r0, #1
 80010ca:	d20e      	bcs.n	80010ea <__aeabi_f2uiz+0x22>
 80010cc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d0:	d30b      	bcc.n	80010ea <__aeabi_f2uiz+0x22>
 80010d2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010d6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010da:	d409      	bmi.n	80010f0 <__aeabi_f2uiz+0x28>
 80010dc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010e4:	fa23 f002 	lsr.w	r0, r3, r2
 80010e8:	4770      	bx	lr
 80010ea:	f04f 0000 	mov.w	r0, #0
 80010ee:	4770      	bx	lr
 80010f0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010f4:	d101      	bne.n	80010fa <__aeabi_f2uiz+0x32>
 80010f6:	0242      	lsls	r2, r0, #9
 80010f8:	d102      	bne.n	8001100 <__aeabi_f2uiz+0x38>
 80010fa:	f04f 30ff 	mov.w	r0, #4294967295
 80010fe:	4770      	bx	lr
 8001100:	f04f 0000 	mov.w	r0, #0
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop

08001108 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001108:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800110a:	4b0e      	ldr	r3, [pc, #56]	; (8001144 <HAL_InitTick+0x3c>)
{
 800110c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800110e:	7818      	ldrb	r0, [r3, #0]
 8001110:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001114:	fbb3 f3f0 	udiv	r3, r3, r0
 8001118:	4a0b      	ldr	r2, [pc, #44]	; (8001148 <HAL_InitTick+0x40>)
 800111a:	6810      	ldr	r0, [r2, #0]
 800111c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001120:	f000 f89e 	bl	8001260 <HAL_SYSTICK_Config>
 8001124:	4604      	mov	r4, r0
 8001126:	b958      	cbnz	r0, 8001140 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001128:	2d0f      	cmp	r5, #15
 800112a:	d809      	bhi.n	8001140 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800112c:	4602      	mov	r2, r0
 800112e:	4629      	mov	r1, r5
 8001130:	f04f 30ff 	mov.w	r0, #4294967295
 8001134:	f000 f854 	bl	80011e0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001138:	4b04      	ldr	r3, [pc, #16]	; (800114c <HAL_InitTick+0x44>)
 800113a:	4620      	mov	r0, r4
 800113c:	601d      	str	r5, [r3, #0]
 800113e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001140:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001142:	bd38      	pop	{r3, r4, r5, pc}
 8001144:	20000000 	.word	0x20000000
 8001148:	20000008 	.word	0x20000008
 800114c:	20000004 	.word	0x20000004

08001150 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001150:	4a07      	ldr	r2, [pc, #28]	; (8001170 <HAL_Init+0x20>)
{
 8001152:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001154:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001156:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001158:	f043 0310 	orr.w	r3, r3, #16
 800115c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800115e:	f000 f82d 	bl	80011bc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001162:	2000      	movs	r0, #0
 8001164:	f7ff ffd0 	bl	8001108 <HAL_InitTick>
  HAL_MspInit();
 8001168:	f001 fdbc 	bl	8002ce4 <HAL_MspInit>
}
 800116c:	2000      	movs	r0, #0
 800116e:	bd08      	pop	{r3, pc}
 8001170:	40022000 	.word	0x40022000

08001174 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001174:	4a03      	ldr	r2, [pc, #12]	; (8001184 <HAL_IncTick+0x10>)
 8001176:	4b04      	ldr	r3, [pc, #16]	; (8001188 <HAL_IncTick+0x14>)
 8001178:	6811      	ldr	r1, [r2, #0]
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	440b      	add	r3, r1
 800117e:	6013      	str	r3, [r2, #0]
 8001180:	4770      	bx	lr
 8001182:	bf00      	nop
 8001184:	20000204 	.word	0x20000204
 8001188:	20000000 	.word	0x20000000

0800118c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800118c:	4b01      	ldr	r3, [pc, #4]	; (8001194 <HAL_GetTick+0x8>)
 800118e:	6818      	ldr	r0, [r3, #0]
}
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	20000204 	.word	0x20000204

08001198 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001198:	b538      	push	{r3, r4, r5, lr}
 800119a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800119c:	f7ff fff6 	bl	800118c <HAL_GetTick>
 80011a0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011a2:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80011a4:	bf1e      	ittt	ne
 80011a6:	4b04      	ldrne	r3, [pc, #16]	; (80011b8 <HAL_Delay+0x20>)
 80011a8:	781b      	ldrbne	r3, [r3, #0]
 80011aa:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011ac:	f7ff ffee 	bl	800118c <HAL_GetTick>
 80011b0:	1b40      	subs	r0, r0, r5
 80011b2:	4284      	cmp	r4, r0
 80011b4:	d8fa      	bhi.n	80011ac <HAL_Delay+0x14>
  {
  }
}
 80011b6:	bd38      	pop	{r3, r4, r5, pc}
 80011b8:	20000000 	.word	0x20000000

080011bc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011bc:	4a07      	ldr	r2, [pc, #28]	; (80011dc <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80011be:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c0:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80011c2:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011c6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011ca:	041b      	lsls	r3, r3, #16
 80011cc:	0c1b      	lsrs	r3, r3, #16
 80011ce:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80011d6:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80011d8:	60d3      	str	r3, [r2, #12]
 80011da:	4770      	bx	lr
 80011dc:	e000ed00 	.word	0xe000ed00

080011e0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011e0:	4b17      	ldr	r3, [pc, #92]	; (8001240 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011e2:	b530      	push	{r4, r5, lr}
 80011e4:	68dc      	ldr	r4, [r3, #12]
 80011e6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011ea:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ee:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011f0:	2b04      	cmp	r3, #4
 80011f2:	bf28      	it	cs
 80011f4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011f6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011f8:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011fc:	bf98      	it	ls
 80011fe:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001200:	fa05 f303 	lsl.w	r3, r5, r3
 8001204:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001208:	bf88      	it	hi
 800120a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800120c:	4019      	ands	r1, r3
 800120e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001210:	fa05 f404 	lsl.w	r4, r5, r4
 8001214:	3c01      	subs	r4, #1
 8001216:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8001218:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800121a:	ea42 0201 	orr.w	r2, r2, r1
 800121e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001222:	bfaf      	iteee	ge
 8001224:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001228:	4b06      	ldrlt	r3, [pc, #24]	; (8001244 <HAL_NVIC_SetPriority+0x64>)
 800122a:	f000 000f 	andlt.w	r0, r0, #15
 800122e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001230:	bfa5      	ittet	ge
 8001232:	b2d2      	uxtbge	r2, r2
 8001234:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001238:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123a:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800123e:	bd30      	pop	{r4, r5, pc}
 8001240:	e000ed00 	.word	0xe000ed00
 8001244:	e000ed14 	.word	0xe000ed14

08001248 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001248:	2301      	movs	r3, #1
 800124a:	0942      	lsrs	r2, r0, #5
 800124c:	f000 001f 	and.w	r0, r0, #31
 8001250:	fa03 f000 	lsl.w	r0, r3, r0
 8001254:	4b01      	ldr	r3, [pc, #4]	; (800125c <HAL_NVIC_EnableIRQ+0x14>)
 8001256:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800125a:	4770      	bx	lr
 800125c:	e000e100 	.word	0xe000e100

08001260 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001260:	3801      	subs	r0, #1
 8001262:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001266:	d20a      	bcs.n	800127e <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001268:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800126a:	4b06      	ldr	r3, [pc, #24]	; (8001284 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800126c:	4a06      	ldr	r2, [pc, #24]	; (8001288 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800126e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001270:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001274:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001276:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001278:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800127e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	e000e010 	.word	0xe000e010
 8001288:	e000ed00 	.word	0xe000ed00

0800128c <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800128c:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8001290:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001292:	2b02      	cmp	r3, #2
 8001294:	d003      	beq.n	800129e <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001296:	2304      	movs	r3, #4
 8001298:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 800129a:	2001      	movs	r0, #1
 800129c:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800129e:	6803      	ldr	r3, [r0, #0]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	f022 020e 	bic.w	r2, r2, #14
 80012a6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	f022 0201 	bic.w	r2, r2, #1
 80012ae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012b0:	4a18      	ldr	r2, [pc, #96]	; (8001314 <HAL_DMA_Abort_IT+0x88>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d01f      	beq.n	80012f6 <HAL_DMA_Abort_IT+0x6a>
 80012b6:	3214      	adds	r2, #20
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d01e      	beq.n	80012fa <HAL_DMA_Abort_IT+0x6e>
 80012bc:	3214      	adds	r2, #20
 80012be:	4293      	cmp	r3, r2
 80012c0:	d01d      	beq.n	80012fe <HAL_DMA_Abort_IT+0x72>
 80012c2:	3214      	adds	r2, #20
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d01d      	beq.n	8001304 <HAL_DMA_Abort_IT+0x78>
 80012c8:	3214      	adds	r2, #20
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d01d      	beq.n	800130a <HAL_DMA_Abort_IT+0x7e>
 80012ce:	3214      	adds	r2, #20
 80012d0:	4293      	cmp	r3, r2
 80012d2:	bf0c      	ite	eq
 80012d4:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 80012d8:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 80012dc:	4a0e      	ldr	r2, [pc, #56]	; (8001318 <HAL_DMA_Abort_IT+0x8c>)

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012de:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012e0:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80012e2:	2301      	movs	r3, #1
 80012e4:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80012e8:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80012ea:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80012ee:	b17b      	cbz	r3, 8001310 <HAL_DMA_Abort_IT+0x84>
    {
      hdma->XferAbortCallback(hdma);
 80012f0:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80012f2:	4620      	mov	r0, r4
 80012f4:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80012f6:	2301      	movs	r3, #1
 80012f8:	e7f0      	b.n	80012dc <HAL_DMA_Abort_IT+0x50>
 80012fa:	2310      	movs	r3, #16
 80012fc:	e7ee      	b.n	80012dc <HAL_DMA_Abort_IT+0x50>
 80012fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001302:	e7eb      	b.n	80012dc <HAL_DMA_Abort_IT+0x50>
 8001304:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001308:	e7e8      	b.n	80012dc <HAL_DMA_Abort_IT+0x50>
 800130a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800130e:	e7e5      	b.n	80012dc <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8001310:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 8001312:	bd10      	pop	{r4, pc}
 8001314:	40020008 	.word	0x40020008
 8001318:	40020000 	.word	0x40020000

0800131c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800131c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8001320:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001322:	4616      	mov	r6, r2
 8001324:	4b65      	ldr	r3, [pc, #404]	; (80014bc <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001326:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80014cc <HAL_GPIO_Init+0x1b0>
 800132a:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80014d0 <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 800132e:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001332:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8001334:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001338:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 800133c:	45a0      	cmp	r8, r4
 800133e:	d17f      	bne.n	8001440 <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 8001340:	684d      	ldr	r5, [r1, #4]
 8001342:	2d12      	cmp	r5, #18
 8001344:	f000 80af 	beq.w	80014a6 <HAL_GPIO_Init+0x18a>
 8001348:	f200 8088 	bhi.w	800145c <HAL_GPIO_Init+0x140>
 800134c:	2d02      	cmp	r5, #2
 800134e:	f000 80a7 	beq.w	80014a0 <HAL_GPIO_Init+0x184>
 8001352:	d87c      	bhi.n	800144e <HAL_GPIO_Init+0x132>
 8001354:	2d00      	cmp	r5, #0
 8001356:	f000 808e 	beq.w	8001476 <HAL_GPIO_Init+0x15a>
 800135a:	2d01      	cmp	r5, #1
 800135c:	f000 809e 	beq.w	800149c <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001360:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001364:	2cff      	cmp	r4, #255	; 0xff
 8001366:	bf93      	iteet	ls
 8001368:	4682      	movls	sl, r0
 800136a:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800136e:	3d08      	subhi	r5, #8
 8001370:	f8d0 b000 	ldrls.w	fp, [r0]
 8001374:	bf92      	itee	ls
 8001376:	00b5      	lslls	r5, r6, #2
 8001378:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 800137c:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800137e:	fa09 f805 	lsl.w	r8, r9, r5
 8001382:	ea2b 0808 	bic.w	r8, fp, r8
 8001386:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800138a:	bf88      	it	hi
 800138c:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001390:	ea48 0505 	orr.w	r5, r8, r5
 8001394:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001398:	f8d1 a004 	ldr.w	sl, [r1, #4]
 800139c:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80013a0:	d04e      	beq.n	8001440 <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80013a2:	4d47      	ldr	r5, [pc, #284]	; (80014c0 <HAL_GPIO_Init+0x1a4>)
 80013a4:	4f46      	ldr	r7, [pc, #280]	; (80014c0 <HAL_GPIO_Init+0x1a4>)
 80013a6:	69ad      	ldr	r5, [r5, #24]
 80013a8:	f026 0803 	bic.w	r8, r6, #3
 80013ac:	f045 0501 	orr.w	r5, r5, #1
 80013b0:	61bd      	str	r5, [r7, #24]
 80013b2:	69bd      	ldr	r5, [r7, #24]
 80013b4:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80013b8:	f005 0501 	and.w	r5, r5, #1
 80013bc:	9501      	str	r5, [sp, #4]
 80013be:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80013c2:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80013c6:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80013c8:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80013cc:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80013d0:	fa09 f90b 	lsl.w	r9, r9, fp
 80013d4:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80013d8:	4d3a      	ldr	r5, [pc, #232]	; (80014c4 <HAL_GPIO_Init+0x1a8>)
 80013da:	42a8      	cmp	r0, r5
 80013dc:	d068      	beq.n	80014b0 <HAL_GPIO_Init+0x194>
 80013de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80013e2:	42a8      	cmp	r0, r5
 80013e4:	d066      	beq.n	80014b4 <HAL_GPIO_Init+0x198>
 80013e6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80013ea:	42a8      	cmp	r0, r5
 80013ec:	d064      	beq.n	80014b8 <HAL_GPIO_Init+0x19c>
 80013ee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80013f2:	42a8      	cmp	r0, r5
 80013f4:	bf0c      	ite	eq
 80013f6:	2503      	moveq	r5, #3
 80013f8:	2504      	movne	r5, #4
 80013fa:	fa05 f50b 	lsl.w	r5, r5, fp
 80013fe:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8001402:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001406:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001408:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 800140c:	bf14      	ite	ne
 800140e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001410:	43a5      	biceq	r5, r4
 8001412:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001414:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001416:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800141a:	bf14      	ite	ne
 800141c:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800141e:	43a5      	biceq	r5, r4
 8001420:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001422:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001424:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8001428:	bf14      	ite	ne
 800142a:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800142c:	43a5      	biceq	r5, r4
 800142e:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001430:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001432:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8001436:	bf14      	ite	ne
 8001438:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800143a:	ea25 0404 	biceq.w	r4, r5, r4
 800143e:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001440:	3601      	adds	r6, #1
 8001442:	2e10      	cmp	r6, #16
 8001444:	f47f af73 	bne.w	800132e <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8001448:	b003      	add	sp, #12
 800144a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 800144e:	2d03      	cmp	r5, #3
 8001450:	d022      	beq.n	8001498 <HAL_GPIO_Init+0x17c>
 8001452:	2d11      	cmp	r5, #17
 8001454:	d184      	bne.n	8001360 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001456:	68ca      	ldr	r2, [r1, #12]
 8001458:	3204      	adds	r2, #4
          break;
 800145a:	e781      	b.n	8001360 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800145c:	4f1a      	ldr	r7, [pc, #104]	; (80014c8 <HAL_GPIO_Init+0x1ac>)
 800145e:	42bd      	cmp	r5, r7
 8001460:	d009      	beq.n	8001476 <HAL_GPIO_Init+0x15a>
 8001462:	d812      	bhi.n	800148a <HAL_GPIO_Init+0x16e>
 8001464:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80014d4 <HAL_GPIO_Init+0x1b8>
 8001468:	454d      	cmp	r5, r9
 800146a:	d004      	beq.n	8001476 <HAL_GPIO_Init+0x15a>
 800146c:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 8001470:	454d      	cmp	r5, r9
 8001472:	f47f af75 	bne.w	8001360 <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001476:	688a      	ldr	r2, [r1, #8]
 8001478:	b1c2      	cbz	r2, 80014ac <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800147a:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 800147c:	bf0c      	ite	eq
 800147e:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 8001482:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001486:	2208      	movs	r2, #8
 8001488:	e76a      	b.n	8001360 <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 800148a:	4575      	cmp	r5, lr
 800148c:	d0f3      	beq.n	8001476 <HAL_GPIO_Init+0x15a>
 800148e:	4565      	cmp	r5, ip
 8001490:	d0f1      	beq.n	8001476 <HAL_GPIO_Init+0x15a>
 8001492:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80014d8 <HAL_GPIO_Init+0x1bc>
 8001496:	e7eb      	b.n	8001470 <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001498:	2200      	movs	r2, #0
 800149a:	e761      	b.n	8001360 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800149c:	68ca      	ldr	r2, [r1, #12]
          break;
 800149e:	e75f      	b.n	8001360 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014a0:	68ca      	ldr	r2, [r1, #12]
 80014a2:	3208      	adds	r2, #8
          break;
 80014a4:	e75c      	b.n	8001360 <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014a6:	68ca      	ldr	r2, [r1, #12]
 80014a8:	320c      	adds	r2, #12
          break;
 80014aa:	e759      	b.n	8001360 <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014ac:	2204      	movs	r2, #4
 80014ae:	e757      	b.n	8001360 <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014b0:	2500      	movs	r5, #0
 80014b2:	e7a2      	b.n	80013fa <HAL_GPIO_Init+0xde>
 80014b4:	2501      	movs	r5, #1
 80014b6:	e7a0      	b.n	80013fa <HAL_GPIO_Init+0xde>
 80014b8:	2502      	movs	r5, #2
 80014ba:	e79e      	b.n	80013fa <HAL_GPIO_Init+0xde>
 80014bc:	40010400 	.word	0x40010400
 80014c0:	40021000 	.word	0x40021000
 80014c4:	40010800 	.word	0x40010800
 80014c8:	10210000 	.word	0x10210000
 80014cc:	10310000 	.word	0x10310000
 80014d0:	10320000 	.word	0x10320000
 80014d4:	10110000 	.word	0x10110000
 80014d8:	10220000 	.word	0x10220000

080014dc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014dc:	b10a      	cbz	r2, 80014e2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014de:	6101      	str	r1, [r0, #16]
 80014e0:	4770      	bx	lr
 80014e2:	0409      	lsls	r1, r1, #16
 80014e4:	e7fb      	b.n	80014de <HAL_GPIO_WritePin+0x2>

080014e6 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80014e6:	68c3      	ldr	r3, [r0, #12]
 80014e8:	4059      	eors	r1, r3
 80014ea:	60c1      	str	r1, [r0, #12]
 80014ec:	4770      	bx	lr
	...

080014f0 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014f0:	6803      	ldr	r3, [r0, #0]
{
 80014f2:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014f6:	07db      	lsls	r3, r3, #31
{
 80014f8:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014fa:	d410      	bmi.n	800151e <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014fc:	682b      	ldr	r3, [r5, #0]
 80014fe:	079f      	lsls	r7, r3, #30
 8001500:	d45e      	bmi.n	80015c0 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001502:	682b      	ldr	r3, [r5, #0]
 8001504:	0719      	lsls	r1, r3, #28
 8001506:	f100 8095 	bmi.w	8001634 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800150a:	682b      	ldr	r3, [r5, #0]
 800150c:	075a      	lsls	r2, r3, #29
 800150e:	f100 80bf 	bmi.w	8001690 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001512:	69ea      	ldr	r2, [r5, #28]
 8001514:	2a00      	cmp	r2, #0
 8001516:	f040 812d 	bne.w	8001774 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800151a:	2000      	movs	r0, #0
 800151c:	e014      	b.n	8001548 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800151e:	4c90      	ldr	r4, [pc, #576]	; (8001760 <HAL_RCC_OscConfig+0x270>)
 8001520:	6863      	ldr	r3, [r4, #4]
 8001522:	f003 030c 	and.w	r3, r3, #12
 8001526:	2b04      	cmp	r3, #4
 8001528:	d007      	beq.n	800153a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800152a:	6863      	ldr	r3, [r4, #4]
 800152c:	f003 030c 	and.w	r3, r3, #12
 8001530:	2b08      	cmp	r3, #8
 8001532:	d10c      	bne.n	800154e <HAL_RCC_OscConfig+0x5e>
 8001534:	6863      	ldr	r3, [r4, #4]
 8001536:	03de      	lsls	r6, r3, #15
 8001538:	d509      	bpl.n	800154e <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800153a:	6823      	ldr	r3, [r4, #0]
 800153c:	039c      	lsls	r4, r3, #14
 800153e:	d5dd      	bpl.n	80014fc <HAL_RCC_OscConfig+0xc>
 8001540:	686b      	ldr	r3, [r5, #4]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d1da      	bne.n	80014fc <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001546:	2001      	movs	r0, #1
}
 8001548:	b002      	add	sp, #8
 800154a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800154e:	686b      	ldr	r3, [r5, #4]
 8001550:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001554:	d110      	bne.n	8001578 <HAL_RCC_OscConfig+0x88>
 8001556:	6823      	ldr	r3, [r4, #0]
 8001558:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800155c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800155e:	f7ff fe15 	bl	800118c <HAL_GetTick>
 8001562:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001564:	6823      	ldr	r3, [r4, #0]
 8001566:	0398      	lsls	r0, r3, #14
 8001568:	d4c8      	bmi.n	80014fc <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800156a:	f7ff fe0f 	bl	800118c <HAL_GetTick>
 800156e:	1b80      	subs	r0, r0, r6
 8001570:	2864      	cmp	r0, #100	; 0x64
 8001572:	d9f7      	bls.n	8001564 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001574:	2003      	movs	r0, #3
 8001576:	e7e7      	b.n	8001548 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001578:	b99b      	cbnz	r3, 80015a2 <HAL_RCC_OscConfig+0xb2>
 800157a:	6823      	ldr	r3, [r4, #0]
 800157c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001580:	6023      	str	r3, [r4, #0]
 8001582:	6823      	ldr	r3, [r4, #0]
 8001584:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001588:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800158a:	f7ff fdff 	bl	800118c <HAL_GetTick>
 800158e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001590:	6823      	ldr	r3, [r4, #0]
 8001592:	0399      	lsls	r1, r3, #14
 8001594:	d5b2      	bpl.n	80014fc <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001596:	f7ff fdf9 	bl	800118c <HAL_GetTick>
 800159a:	1b80      	subs	r0, r0, r6
 800159c:	2864      	cmp	r0, #100	; 0x64
 800159e:	d9f7      	bls.n	8001590 <HAL_RCC_OscConfig+0xa0>
 80015a0:	e7e8      	b.n	8001574 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015a2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015a6:	6823      	ldr	r3, [r4, #0]
 80015a8:	d103      	bne.n	80015b2 <HAL_RCC_OscConfig+0xc2>
 80015aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015ae:	6023      	str	r3, [r4, #0]
 80015b0:	e7d1      	b.n	8001556 <HAL_RCC_OscConfig+0x66>
 80015b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015b6:	6023      	str	r3, [r4, #0]
 80015b8:	6823      	ldr	r3, [r4, #0]
 80015ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015be:	e7cd      	b.n	800155c <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80015c0:	4c67      	ldr	r4, [pc, #412]	; (8001760 <HAL_RCC_OscConfig+0x270>)
 80015c2:	6863      	ldr	r3, [r4, #4]
 80015c4:	f013 0f0c 	tst.w	r3, #12
 80015c8:	d007      	beq.n	80015da <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015ca:	6863      	ldr	r3, [r4, #4]
 80015cc:	f003 030c 	and.w	r3, r3, #12
 80015d0:	2b08      	cmp	r3, #8
 80015d2:	d110      	bne.n	80015f6 <HAL_RCC_OscConfig+0x106>
 80015d4:	6863      	ldr	r3, [r4, #4]
 80015d6:	03da      	lsls	r2, r3, #15
 80015d8:	d40d      	bmi.n	80015f6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015da:	6823      	ldr	r3, [r4, #0]
 80015dc:	079b      	lsls	r3, r3, #30
 80015de:	d502      	bpl.n	80015e6 <HAL_RCC_OscConfig+0xf6>
 80015e0:	692b      	ldr	r3, [r5, #16]
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d1af      	bne.n	8001546 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e6:	6823      	ldr	r3, [r4, #0]
 80015e8:	696a      	ldr	r2, [r5, #20]
 80015ea:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80015ee:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80015f2:	6023      	str	r3, [r4, #0]
 80015f4:	e785      	b.n	8001502 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015f6:	692a      	ldr	r2, [r5, #16]
 80015f8:	4b5a      	ldr	r3, [pc, #360]	; (8001764 <HAL_RCC_OscConfig+0x274>)
 80015fa:	b16a      	cbz	r2, 8001618 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 80015fc:	2201      	movs	r2, #1
 80015fe:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001600:	f7ff fdc4 	bl	800118c <HAL_GetTick>
 8001604:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001606:	6823      	ldr	r3, [r4, #0]
 8001608:	079f      	lsls	r7, r3, #30
 800160a:	d4ec      	bmi.n	80015e6 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800160c:	f7ff fdbe 	bl	800118c <HAL_GetTick>
 8001610:	1b80      	subs	r0, r0, r6
 8001612:	2802      	cmp	r0, #2
 8001614:	d9f7      	bls.n	8001606 <HAL_RCC_OscConfig+0x116>
 8001616:	e7ad      	b.n	8001574 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001618:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800161a:	f7ff fdb7 	bl	800118c <HAL_GetTick>
 800161e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001620:	6823      	ldr	r3, [r4, #0]
 8001622:	0798      	lsls	r0, r3, #30
 8001624:	f57f af6d 	bpl.w	8001502 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001628:	f7ff fdb0 	bl	800118c <HAL_GetTick>
 800162c:	1b80      	subs	r0, r0, r6
 800162e:	2802      	cmp	r0, #2
 8001630:	d9f6      	bls.n	8001620 <HAL_RCC_OscConfig+0x130>
 8001632:	e79f      	b.n	8001574 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001634:	69aa      	ldr	r2, [r5, #24]
 8001636:	4c4a      	ldr	r4, [pc, #296]	; (8001760 <HAL_RCC_OscConfig+0x270>)
 8001638:	4b4b      	ldr	r3, [pc, #300]	; (8001768 <HAL_RCC_OscConfig+0x278>)
 800163a:	b1da      	cbz	r2, 8001674 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 800163c:	2201      	movs	r2, #1
 800163e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001640:	f7ff fda4 	bl	800118c <HAL_GetTick>
 8001644:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001646:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001648:	079b      	lsls	r3, r3, #30
 800164a:	d50d      	bpl.n	8001668 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800164c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001650:	4b46      	ldr	r3, [pc, #280]	; (800176c <HAL_RCC_OscConfig+0x27c>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	fbb3 f3f2 	udiv	r3, r3, r2
 8001658:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800165a:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 800165c:	9b01      	ldr	r3, [sp, #4]
 800165e:	1e5a      	subs	r2, r3, #1
 8001660:	9201      	str	r2, [sp, #4]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1f9      	bne.n	800165a <HAL_RCC_OscConfig+0x16a>
 8001666:	e750      	b.n	800150a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001668:	f7ff fd90 	bl	800118c <HAL_GetTick>
 800166c:	1b80      	subs	r0, r0, r6
 800166e:	2802      	cmp	r0, #2
 8001670:	d9e9      	bls.n	8001646 <HAL_RCC_OscConfig+0x156>
 8001672:	e77f      	b.n	8001574 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8001674:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001676:	f7ff fd89 	bl	800118c <HAL_GetTick>
 800167a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800167c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800167e:	079f      	lsls	r7, r3, #30
 8001680:	f57f af43 	bpl.w	800150a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001684:	f7ff fd82 	bl	800118c <HAL_GetTick>
 8001688:	1b80      	subs	r0, r0, r6
 800168a:	2802      	cmp	r0, #2
 800168c:	d9f6      	bls.n	800167c <HAL_RCC_OscConfig+0x18c>
 800168e:	e771      	b.n	8001574 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001690:	4c33      	ldr	r4, [pc, #204]	; (8001760 <HAL_RCC_OscConfig+0x270>)
 8001692:	69e3      	ldr	r3, [r4, #28]
 8001694:	00d8      	lsls	r0, r3, #3
 8001696:	d424      	bmi.n	80016e2 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 8001698:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800169a:	69e3      	ldr	r3, [r4, #28]
 800169c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016a0:	61e3      	str	r3, [r4, #28]
 80016a2:	69e3      	ldr	r3, [r4, #28]
 80016a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a8:	9300      	str	r3, [sp, #0]
 80016aa:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ac:	4e30      	ldr	r6, [pc, #192]	; (8001770 <HAL_RCC_OscConfig+0x280>)
 80016ae:	6833      	ldr	r3, [r6, #0]
 80016b0:	05d9      	lsls	r1, r3, #23
 80016b2:	d518      	bpl.n	80016e6 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016b4:	68eb      	ldr	r3, [r5, #12]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d126      	bne.n	8001708 <HAL_RCC_OscConfig+0x218>
 80016ba:	6a23      	ldr	r3, [r4, #32]
 80016bc:	f043 0301 	orr.w	r3, r3, #1
 80016c0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80016c2:	f7ff fd63 	bl	800118c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016c6:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80016ca:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016cc:	6a23      	ldr	r3, [r4, #32]
 80016ce:	079b      	lsls	r3, r3, #30
 80016d0:	d53f      	bpl.n	8001752 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 80016d2:	2f00      	cmp	r7, #0
 80016d4:	f43f af1d 	beq.w	8001512 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 80016d8:	69e3      	ldr	r3, [r4, #28]
 80016da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80016de:	61e3      	str	r3, [r4, #28]
 80016e0:	e717      	b.n	8001512 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 80016e2:	2700      	movs	r7, #0
 80016e4:	e7e2      	b.n	80016ac <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016e6:	6833      	ldr	r3, [r6, #0]
 80016e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016ec:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80016ee:	f7ff fd4d 	bl	800118c <HAL_GetTick>
 80016f2:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016f4:	6833      	ldr	r3, [r6, #0]
 80016f6:	05da      	lsls	r2, r3, #23
 80016f8:	d4dc      	bmi.n	80016b4 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016fa:	f7ff fd47 	bl	800118c <HAL_GetTick>
 80016fe:	eba0 0008 	sub.w	r0, r0, r8
 8001702:	2864      	cmp	r0, #100	; 0x64
 8001704:	d9f6      	bls.n	80016f4 <HAL_RCC_OscConfig+0x204>
 8001706:	e735      	b.n	8001574 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001708:	b9ab      	cbnz	r3, 8001736 <HAL_RCC_OscConfig+0x246>
 800170a:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800170c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001710:	f023 0301 	bic.w	r3, r3, #1
 8001714:	6223      	str	r3, [r4, #32]
 8001716:	6a23      	ldr	r3, [r4, #32]
 8001718:	f023 0304 	bic.w	r3, r3, #4
 800171c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800171e:	f7ff fd35 	bl	800118c <HAL_GetTick>
 8001722:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001724:	6a23      	ldr	r3, [r4, #32]
 8001726:	0798      	lsls	r0, r3, #30
 8001728:	d5d3      	bpl.n	80016d2 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800172a:	f7ff fd2f 	bl	800118c <HAL_GetTick>
 800172e:	1b80      	subs	r0, r0, r6
 8001730:	4540      	cmp	r0, r8
 8001732:	d9f7      	bls.n	8001724 <HAL_RCC_OscConfig+0x234>
 8001734:	e71e      	b.n	8001574 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001736:	2b05      	cmp	r3, #5
 8001738:	6a23      	ldr	r3, [r4, #32]
 800173a:	d103      	bne.n	8001744 <HAL_RCC_OscConfig+0x254>
 800173c:	f043 0304 	orr.w	r3, r3, #4
 8001740:	6223      	str	r3, [r4, #32]
 8001742:	e7ba      	b.n	80016ba <HAL_RCC_OscConfig+0x1ca>
 8001744:	f023 0301 	bic.w	r3, r3, #1
 8001748:	6223      	str	r3, [r4, #32]
 800174a:	6a23      	ldr	r3, [r4, #32]
 800174c:	f023 0304 	bic.w	r3, r3, #4
 8001750:	e7b6      	b.n	80016c0 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001752:	f7ff fd1b 	bl	800118c <HAL_GetTick>
 8001756:	eba0 0008 	sub.w	r0, r0, r8
 800175a:	42b0      	cmp	r0, r6
 800175c:	d9b6      	bls.n	80016cc <HAL_RCC_OscConfig+0x1dc>
 800175e:	e709      	b.n	8001574 <HAL_RCC_OscConfig+0x84>
 8001760:	40021000 	.word	0x40021000
 8001764:	42420000 	.word	0x42420000
 8001768:	42420480 	.word	0x42420480
 800176c:	20000008 	.word	0x20000008
 8001770:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001774:	4c22      	ldr	r4, [pc, #136]	; (8001800 <HAL_RCC_OscConfig+0x310>)
 8001776:	6863      	ldr	r3, [r4, #4]
 8001778:	f003 030c 	and.w	r3, r3, #12
 800177c:	2b08      	cmp	r3, #8
 800177e:	f43f aee2 	beq.w	8001546 <HAL_RCC_OscConfig+0x56>
 8001782:	2300      	movs	r3, #0
 8001784:	4e1f      	ldr	r6, [pc, #124]	; (8001804 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001786:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001788:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800178a:	d12b      	bne.n	80017e4 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 800178c:	f7ff fcfe 	bl	800118c <HAL_GetTick>
 8001790:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001792:	6823      	ldr	r3, [r4, #0]
 8001794:	0199      	lsls	r1, r3, #6
 8001796:	d41f      	bmi.n	80017d8 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001798:	6a2b      	ldr	r3, [r5, #32]
 800179a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800179e:	d105      	bne.n	80017ac <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017a0:	6862      	ldr	r2, [r4, #4]
 80017a2:	68a9      	ldr	r1, [r5, #8]
 80017a4:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80017a8:	430a      	orrs	r2, r1
 80017aa:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017ac:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80017ae:	6862      	ldr	r2, [r4, #4]
 80017b0:	430b      	orrs	r3, r1
 80017b2:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80017b6:	4313      	orrs	r3, r2
 80017b8:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80017ba:	2301      	movs	r3, #1
 80017bc:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80017be:	f7ff fce5 	bl	800118c <HAL_GetTick>
 80017c2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017c4:	6823      	ldr	r3, [r4, #0]
 80017c6:	019a      	lsls	r2, r3, #6
 80017c8:	f53f aea7 	bmi.w	800151a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017cc:	f7ff fcde 	bl	800118c <HAL_GetTick>
 80017d0:	1b40      	subs	r0, r0, r5
 80017d2:	2802      	cmp	r0, #2
 80017d4:	d9f6      	bls.n	80017c4 <HAL_RCC_OscConfig+0x2d4>
 80017d6:	e6cd      	b.n	8001574 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017d8:	f7ff fcd8 	bl	800118c <HAL_GetTick>
 80017dc:	1bc0      	subs	r0, r0, r7
 80017de:	2802      	cmp	r0, #2
 80017e0:	d9d7      	bls.n	8001792 <HAL_RCC_OscConfig+0x2a2>
 80017e2:	e6c7      	b.n	8001574 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 80017e4:	f7ff fcd2 	bl	800118c <HAL_GetTick>
 80017e8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ea:	6823      	ldr	r3, [r4, #0]
 80017ec:	019b      	lsls	r3, r3, #6
 80017ee:	f57f ae94 	bpl.w	800151a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017f2:	f7ff fccb 	bl	800118c <HAL_GetTick>
 80017f6:	1b40      	subs	r0, r0, r5
 80017f8:	2802      	cmp	r0, #2
 80017fa:	d9f6      	bls.n	80017ea <HAL_RCC_OscConfig+0x2fa>
 80017fc:	e6ba      	b.n	8001574 <HAL_RCC_OscConfig+0x84>
 80017fe:	bf00      	nop
 8001800:	40021000 	.word	0x40021000
 8001804:	42420060 	.word	0x42420060

08001808 <HAL_RCC_GetSysClockFreq>:
{
 8001808:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800180a:	4b19      	ldr	r3, [pc, #100]	; (8001870 <HAL_RCC_GetSysClockFreq+0x68>)
{
 800180c:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800180e:	ac02      	add	r4, sp, #8
 8001810:	f103 0510 	add.w	r5, r3, #16
 8001814:	4622      	mov	r2, r4
 8001816:	6818      	ldr	r0, [r3, #0]
 8001818:	6859      	ldr	r1, [r3, #4]
 800181a:	3308      	adds	r3, #8
 800181c:	c203      	stmia	r2!, {r0, r1}
 800181e:	42ab      	cmp	r3, r5
 8001820:	4614      	mov	r4, r2
 8001822:	d1f7      	bne.n	8001814 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001824:	2301      	movs	r3, #1
 8001826:	f88d 3004 	strb.w	r3, [sp, #4]
 800182a:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 800182c:	4911      	ldr	r1, [pc, #68]	; (8001874 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800182e:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8001832:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001834:	f003 020c 	and.w	r2, r3, #12
 8001838:	2a08      	cmp	r2, #8
 800183a:	d117      	bne.n	800186c <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800183c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001840:	a806      	add	r0, sp, #24
 8001842:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001844:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001846:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800184a:	d50c      	bpl.n	8001866 <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800184c:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800184e:	480a      	ldr	r0, [pc, #40]	; (8001878 <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001850:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001854:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001856:	aa06      	add	r2, sp, #24
 8001858:	4413      	add	r3, r2
 800185a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800185e:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8001862:	b007      	add	sp, #28
 8001864:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001866:	4805      	ldr	r0, [pc, #20]	; (800187c <HAL_RCC_GetSysClockFreq+0x74>)
 8001868:	4350      	muls	r0, r2
 800186a:	e7fa      	b.n	8001862 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 800186c:	4802      	ldr	r0, [pc, #8]	; (8001878 <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 800186e:	e7f8      	b.n	8001862 <HAL_RCC_GetSysClockFreq+0x5a>
 8001870:	08005980 	.word	0x08005980
 8001874:	40021000 	.word	0x40021000
 8001878:	007a1200 	.word	0x007a1200
 800187c:	003d0900 	.word	0x003d0900

08001880 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001880:	4a54      	ldr	r2, [pc, #336]	; (80019d4 <HAL_RCC_ClockConfig+0x154>)
{
 8001882:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001886:	6813      	ldr	r3, [r2, #0]
{
 8001888:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	428b      	cmp	r3, r1
{
 8001890:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001892:	d32a      	bcc.n	80018ea <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001894:	6829      	ldr	r1, [r5, #0]
 8001896:	078c      	lsls	r4, r1, #30
 8001898:	d434      	bmi.n	8001904 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800189a:	07ca      	lsls	r2, r1, #31
 800189c:	d447      	bmi.n	800192e <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800189e:	4a4d      	ldr	r2, [pc, #308]	; (80019d4 <HAL_RCC_ClockConfig+0x154>)
 80018a0:	6813      	ldr	r3, [r2, #0]
 80018a2:	f003 0307 	and.w	r3, r3, #7
 80018a6:	429e      	cmp	r6, r3
 80018a8:	f0c0 8082 	bcc.w	80019b0 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018ac:	682a      	ldr	r2, [r5, #0]
 80018ae:	4c4a      	ldr	r4, [pc, #296]	; (80019d8 <HAL_RCC_ClockConfig+0x158>)
 80018b0:	f012 0f04 	tst.w	r2, #4
 80018b4:	f040 8087 	bne.w	80019c6 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018b8:	0713      	lsls	r3, r2, #28
 80018ba:	d506      	bpl.n	80018ca <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80018bc:	6863      	ldr	r3, [r4, #4]
 80018be:	692a      	ldr	r2, [r5, #16]
 80018c0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80018c4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80018c8:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018ca:	f7ff ff9d 	bl	8001808 <HAL_RCC_GetSysClockFreq>
 80018ce:	6863      	ldr	r3, [r4, #4]
 80018d0:	4a42      	ldr	r2, [pc, #264]	; (80019dc <HAL_RCC_ClockConfig+0x15c>)
 80018d2:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80018d6:	5cd3      	ldrb	r3, [r2, r3]
 80018d8:	40d8      	lsrs	r0, r3
 80018da:	4b41      	ldr	r3, [pc, #260]	; (80019e0 <HAL_RCC_ClockConfig+0x160>)
 80018dc:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80018de:	2000      	movs	r0, #0
 80018e0:	f7ff fc12 	bl	8001108 <HAL_InitTick>
  return HAL_OK;
 80018e4:	2000      	movs	r0, #0
}
 80018e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ea:	6813      	ldr	r3, [r2, #0]
 80018ec:	f023 0307 	bic.w	r3, r3, #7
 80018f0:	430b      	orrs	r3, r1
 80018f2:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018f4:	6813      	ldr	r3, [r2, #0]
 80018f6:	f003 0307 	and.w	r3, r3, #7
 80018fa:	4299      	cmp	r1, r3
 80018fc:	d0ca      	beq.n	8001894 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80018fe:	2001      	movs	r0, #1
 8001900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001904:	4b34      	ldr	r3, [pc, #208]	; (80019d8 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001906:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800190a:	bf1e      	ittt	ne
 800190c:	685a      	ldrne	r2, [r3, #4]
 800190e:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8001912:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001914:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001916:	bf42      	ittt	mi
 8001918:	685a      	ldrmi	r2, [r3, #4]
 800191a:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 800191e:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001920:	685a      	ldr	r2, [r3, #4]
 8001922:	68a8      	ldr	r0, [r5, #8]
 8001924:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001928:	4302      	orrs	r2, r0
 800192a:	605a      	str	r2, [r3, #4]
 800192c:	e7b5      	b.n	800189a <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800192e:	686a      	ldr	r2, [r5, #4]
 8001930:	4c29      	ldr	r4, [pc, #164]	; (80019d8 <HAL_RCC_ClockConfig+0x158>)
 8001932:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001934:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001936:	d11c      	bne.n	8001972 <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001938:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800193c:	d0df      	beq.n	80018fe <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800193e:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001940:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001944:	f023 0303 	bic.w	r3, r3, #3
 8001948:	4313      	orrs	r3, r2
 800194a:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 800194c:	f7ff fc1e 	bl	800118c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001950:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8001952:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001954:	2b01      	cmp	r3, #1
 8001956:	d114      	bne.n	8001982 <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001958:	6863      	ldr	r3, [r4, #4]
 800195a:	f003 030c 	and.w	r3, r3, #12
 800195e:	2b04      	cmp	r3, #4
 8001960:	d09d      	beq.n	800189e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001962:	f7ff fc13 	bl	800118c <HAL_GetTick>
 8001966:	1bc0      	subs	r0, r0, r7
 8001968:	4540      	cmp	r0, r8
 800196a:	d9f5      	bls.n	8001958 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 800196c:	2003      	movs	r0, #3
 800196e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001972:	2a02      	cmp	r2, #2
 8001974:	d102      	bne.n	800197c <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001976:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800197a:	e7df      	b.n	800193c <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800197c:	f013 0f02 	tst.w	r3, #2
 8001980:	e7dc      	b.n	800193c <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001982:	2b02      	cmp	r3, #2
 8001984:	d10f      	bne.n	80019a6 <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001986:	6863      	ldr	r3, [r4, #4]
 8001988:	f003 030c 	and.w	r3, r3, #12
 800198c:	2b08      	cmp	r3, #8
 800198e:	d086      	beq.n	800189e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001990:	f7ff fbfc 	bl	800118c <HAL_GetTick>
 8001994:	1bc0      	subs	r0, r0, r7
 8001996:	4540      	cmp	r0, r8
 8001998:	d9f5      	bls.n	8001986 <HAL_RCC_ClockConfig+0x106>
 800199a:	e7e7      	b.n	800196c <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800199c:	f7ff fbf6 	bl	800118c <HAL_GetTick>
 80019a0:	1bc0      	subs	r0, r0, r7
 80019a2:	4540      	cmp	r0, r8
 80019a4:	d8e2      	bhi.n	800196c <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80019a6:	6863      	ldr	r3, [r4, #4]
 80019a8:	f013 0f0c 	tst.w	r3, #12
 80019ac:	d1f6      	bne.n	800199c <HAL_RCC_ClockConfig+0x11c>
 80019ae:	e776      	b.n	800189e <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019b0:	6813      	ldr	r3, [r2, #0]
 80019b2:	f023 0307 	bic.w	r3, r3, #7
 80019b6:	4333      	orrs	r3, r6
 80019b8:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019ba:	6813      	ldr	r3, [r2, #0]
 80019bc:	f003 0307 	and.w	r3, r3, #7
 80019c0:	429e      	cmp	r6, r3
 80019c2:	d19c      	bne.n	80018fe <HAL_RCC_ClockConfig+0x7e>
 80019c4:	e772      	b.n	80018ac <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019c6:	6863      	ldr	r3, [r4, #4]
 80019c8:	68e9      	ldr	r1, [r5, #12]
 80019ca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80019ce:	430b      	orrs	r3, r1
 80019d0:	6063      	str	r3, [r4, #4]
 80019d2:	e771      	b.n	80018b8 <HAL_RCC_ClockConfig+0x38>
 80019d4:	40022000 	.word	0x40022000
 80019d8:	40021000 	.word	0x40021000
 80019dc:	080059b1 	.word	0x080059b1
 80019e0:	20000008 	.word	0x20000008

080019e4 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80019e4:	4b04      	ldr	r3, [pc, #16]	; (80019f8 <HAL_RCC_GetPCLK1Freq+0x14>)
 80019e6:	4a05      	ldr	r2, [pc, #20]	; (80019fc <HAL_RCC_GetPCLK1Freq+0x18>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80019ee:	5cd3      	ldrb	r3, [r2, r3]
 80019f0:	4a03      	ldr	r2, [pc, #12]	; (8001a00 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80019f2:	6810      	ldr	r0, [r2, #0]
}    
 80019f4:	40d8      	lsrs	r0, r3
 80019f6:	4770      	bx	lr
 80019f8:	40021000 	.word	0x40021000
 80019fc:	080059c1 	.word	0x080059c1
 8001a00:	20000008 	.word	0x20000008

08001a04 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a04:	4b04      	ldr	r3, [pc, #16]	; (8001a18 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001a06:	4a05      	ldr	r2, [pc, #20]	; (8001a1c <HAL_RCC_GetPCLK2Freq+0x18>)
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001a0e:	5cd3      	ldrb	r3, [r2, r3]
 8001a10:	4a03      	ldr	r2, [pc, #12]	; (8001a20 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001a12:	6810      	ldr	r0, [r2, #0]
} 
 8001a14:	40d8      	lsrs	r0, r3
 8001a16:	4770      	bx	lr
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	080059c1 	.word	0x080059c1
 8001a20:	20000008 	.word	0x20000008

08001a24 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a24:	6a03      	ldr	r3, [r0, #32]
{
 8001a26:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a28:	f023 0301 	bic.w	r3, r3, #1
 8001a2c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a2e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a30:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001a32:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001a34:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001a36:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001a3a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001a3c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8001a3e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8001a42:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001a44:	4d0a      	ldr	r5, [pc, #40]	; (8001a70 <TIM_OC1_SetConfig+0x4c>)
 8001a46:	42a8      	cmp	r0, r5
 8001a48:	d10b      	bne.n	8001a62 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001a4a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8001a4c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001a50:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a52:	698e      	ldr	r6, [r1, #24]
 8001a54:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001a56:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a5a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8001a5c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8001a60:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001a62:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001a64:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001a66:	684a      	ldr	r2, [r1, #4]
 8001a68:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001a6a:	6203      	str	r3, [r0, #32]
 8001a6c:	bd70      	pop	{r4, r5, r6, pc}
 8001a6e:	bf00      	nop
 8001a70:	40012c00 	.word	0x40012c00

08001a74 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001a74:	6a03      	ldr	r3, [r0, #32]
{
 8001a76:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001a78:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001a7c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001a7e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001a80:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001a82:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001a84:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001a86:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8001a8a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001a8c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8001a8e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001a92:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001a96:	4d0b      	ldr	r5, [pc, #44]	; (8001ac4 <TIM_OC3_SetConfig+0x50>)
 8001a98:	42a8      	cmp	r0, r5
 8001a9a:	d10d      	bne.n	8001ab8 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001a9c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001a9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001aa2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001aa6:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001aa8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001aaa:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001aae:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8001ab0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001ab4:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ab8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001aba:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001abc:	684a      	ldr	r2, [r1, #4]
 8001abe:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ac0:	6203      	str	r3, [r0, #32]
 8001ac2:	bd70      	pop	{r4, r5, r6, pc}
 8001ac4:	40012c00 	.word	0x40012c00

08001ac8 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001ac8:	6a03      	ldr	r3, [r0, #32]
{
 8001aca:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001acc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001ad0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ad2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ad4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001ad6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ad8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001ada:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001ade:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001ae2:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8001ae4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001ae8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001aec:	4d06      	ldr	r5, [pc, #24]	; (8001b08 <TIM_OC4_SetConfig+0x40>)
 8001aee:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001af0:	bf02      	ittt	eq
 8001af2:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001af4:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001af8:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001afc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001afe:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001b00:	684a      	ldr	r2, [r1, #4]
 8001b02:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001b04:	6203      	str	r3, [r0, #32]
 8001b06:	bd30      	pop	{r4, r5, pc}
 8001b08:	40012c00 	.word	0x40012c00

08001b0c <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b0c:	6803      	ldr	r3, [r0, #0]
}
 8001b0e:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b10:	68da      	ldr	r2, [r3, #12]
 8001b12:	f042 0201 	orr.w	r2, r2, #1
 8001b16:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	f042 0201 	orr.w	r2, r2, #1
 8001b1e:	601a      	str	r2, [r3, #0]
}
 8001b20:	4770      	bx	lr

08001b22 <HAL_TIM_PWM_MspInit>:
 8001b22:	4770      	bx	lr

08001b24 <HAL_TIM_Encoder_Start>:
{
 8001b24:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 8001b26:	b189      	cbz	r1, 8001b4c <HAL_TIM_Encoder_Start+0x28>
 8001b28:	2904      	cmp	r1, #4
 8001b2a:	d007      	beq.n	8001b3c <HAL_TIM_Encoder_Start+0x18>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001b2c:	6a1a      	ldr	r2, [r3, #32]
 8001b2e:	f022 0201 	bic.w	r2, r2, #1
 8001b32:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001b34:	6a1a      	ldr	r2, [r3, #32]
 8001b36:	f042 0201 	orr.w	r2, r2, #1
 8001b3a:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 8001b3c:	6a1a      	ldr	r2, [r3, #32]
 8001b3e:	f022 0210 	bic.w	r2, r2, #16
 8001b42:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001b44:	6a1a      	ldr	r2, [r3, #32]
 8001b46:	f042 0210 	orr.w	r2, r2, #16
 8001b4a:	e006      	b.n	8001b5a <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 8001b4c:	6a1a      	ldr	r2, [r3, #32]
 8001b4e:	f022 0201 	bic.w	r2, r2, #1
 8001b52:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8001b54:	6a1a      	ldr	r2, [r3, #32]
 8001b56:	f042 0201 	orr.w	r2, r2, #1
 8001b5a:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8001b5c:	681a      	ldr	r2, [r3, #0]
}
 8001b5e:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8001b60:	f042 0201 	orr.w	r2, r2, #1
 8001b64:	601a      	str	r2, [r3, #0]
}
 8001b66:	4770      	bx	lr

08001b68 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001b68:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001b6c:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	f04f 0302 	mov.w	r3, #2
 8001b74:	d01c      	beq.n	8001bb0 <HAL_TIM_ConfigClockSource+0x48>
 8001b76:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001b78:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001b7c:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8001b7e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8001b82:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001b84:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001b88:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001b8c:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8001b8e:	680a      	ldr	r2, [r1, #0]
 8001b90:	2a40      	cmp	r2, #64	; 0x40
 8001b92:	d079      	beq.n	8001c88 <HAL_TIM_ConfigClockSource+0x120>
 8001b94:	d819      	bhi.n	8001bca <HAL_TIM_ConfigClockSource+0x62>
 8001b96:	2a10      	cmp	r2, #16
 8001b98:	f000 8093 	beq.w	8001cc2 <HAL_TIM_ConfigClockSource+0x15a>
 8001b9c:	d80a      	bhi.n	8001bb4 <HAL_TIM_ConfigClockSource+0x4c>
 8001b9e:	2a00      	cmp	r2, #0
 8001ba0:	f000 8089 	beq.w	8001cb6 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001baa:	2300      	movs	r3, #0
 8001bac:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8001bb0:	4618      	mov	r0, r3
}
 8001bb2:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8001bb4:	2a20      	cmp	r2, #32
 8001bb6:	f000 808a 	beq.w	8001cce <HAL_TIM_ConfigClockSource+0x166>
 8001bba:	2a30      	cmp	r2, #48	; 0x30
 8001bbc:	d1f2      	bne.n	8001ba4 <HAL_TIM_ConfigClockSource+0x3c>
   tmpsmcr = TIMx->SMCR;
 8001bbe:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001bc0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001bc4:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8001bc8:	e036      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001bca:	2a70      	cmp	r2, #112	; 0x70
 8001bcc:	d036      	beq.n	8001c3c <HAL_TIM_ConfigClockSource+0xd4>
 8001bce:	d81b      	bhi.n	8001c08 <HAL_TIM_ConfigClockSource+0xa0>
 8001bd0:	2a50      	cmp	r2, #80	; 0x50
 8001bd2:	d042      	beq.n	8001c5a <HAL_TIM_ConfigClockSource+0xf2>
 8001bd4:	2a60      	cmp	r2, #96	; 0x60
 8001bd6:	d1e5      	bne.n	8001ba4 <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001bd8:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001bda:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001bdc:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001be0:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001be2:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001be4:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8001be6:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001be8:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001bec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001bf0:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001bf4:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8001bf8:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8001bfa:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001bfc:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001bfe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001c02:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8001c06:	e017      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8001c08:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001c0c:	d011      	beq.n	8001c32 <HAL_TIM_ConfigClockSource+0xca>
 8001c0e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001c12:	d1c7      	bne.n	8001ba4 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001c14:	688a      	ldr	r2, [r1, #8]
 8001c16:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001c18:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001c1a:	68c9      	ldr	r1, [r1, #12]
 8001c1c:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c1e:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001c22:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001c26:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001c28:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001c30:	e002      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001c32:	689a      	ldr	r2, [r3, #8]
 8001c34:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8001c38:	609a      	str	r2, [r3, #8]
 8001c3a:	e7b3      	b.n	8001ba4 <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001c3c:	688a      	ldr	r2, [r1, #8]
 8001c3e:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8001c40:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001c42:	68c9      	ldr	r1, [r1, #12]
 8001c44:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c46:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001c4a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001c4e:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8001c50:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8001c52:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001c54:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8001c58:	e7ee      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c5a:	684c      	ldr	r4, [r1, #4]
 8001c5c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001c5e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c60:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001c62:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c66:	f025 0501 	bic.w	r5, r5, #1
 8001c6a:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c6c:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001c6e:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c70:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001c74:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001c78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c7a:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001c7c:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001c7e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001c82:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8001c86:	e7d7      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c88:	684c      	ldr	r4, [r1, #4]
 8001c8a:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8001c8c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c8e:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001c90:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c94:	f025 0501 	bic.w	r5, r5, #1
 8001c98:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c9a:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8001c9c:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c9e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001ca2:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8001ca6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001ca8:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8001caa:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001cac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001cb0:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8001cb4:	e7c0      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001cb6:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001cb8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001cbc:	f042 0207 	orr.w	r2, r2, #7
 8001cc0:	e7ba      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001cc2:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001cc4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001cc8:	f042 0217 	orr.w	r2, r2, #23
 8001ccc:	e7b4      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8001cce:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8001cd0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001cd4:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8001cd8:	e7ae      	b.n	8001c38 <HAL_TIM_ConfigClockSource+0xd0>

08001cda <HAL_TIM_OC_DelayElapsedCallback>:
 8001cda:	4770      	bx	lr

08001cdc <HAL_TIM_IC_CaptureCallback>:
 8001cdc:	4770      	bx	lr

08001cde <HAL_TIM_PWM_PulseFinishedCallback>:
 8001cde:	4770      	bx	lr

08001ce0 <HAL_TIM_TriggerCallback>:
 8001ce0:	4770      	bx	lr

08001ce2 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ce2:	6803      	ldr	r3, [r0, #0]
{
 8001ce4:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ce6:	691a      	ldr	r2, [r3, #16]
{
 8001ce8:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001cea:	0791      	lsls	r1, r2, #30
 8001cec:	d50e      	bpl.n	8001d0c <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001cee:	68da      	ldr	r2, [r3, #12]
 8001cf0:	0792      	lsls	r2, r2, #30
 8001cf2:	d50b      	bpl.n	8001d0c <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001cf4:	f06f 0202 	mvn.w	r2, #2
 8001cf8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cfa:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001cfc:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001cfe:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d00:	079b      	lsls	r3, r3, #30
 8001d02:	d077      	beq.n	8001df4 <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 8001d04:	f7ff ffea 	bl	8001cdc <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001d0c:	6823      	ldr	r3, [r4, #0]
 8001d0e:	691a      	ldr	r2, [r3, #16]
 8001d10:	0750      	lsls	r0, r2, #29
 8001d12:	d510      	bpl.n	8001d36 <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001d14:	68da      	ldr	r2, [r3, #12]
 8001d16:	0751      	lsls	r1, r2, #29
 8001d18:	d50d      	bpl.n	8001d36 <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001d1a:	f06f 0204 	mvn.w	r2, #4
 8001d1e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d20:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d22:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001d24:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d26:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001d2a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001d2c:	d068      	beq.n	8001e00 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d2e:	f7ff ffd5 	bl	8001cdc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d32:	2300      	movs	r3, #0
 8001d34:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d36:	6823      	ldr	r3, [r4, #0]
 8001d38:	691a      	ldr	r2, [r3, #16]
 8001d3a:	0712      	lsls	r2, r2, #28
 8001d3c:	d50f      	bpl.n	8001d5e <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001d3e:	68da      	ldr	r2, [r3, #12]
 8001d40:	0710      	lsls	r0, r2, #28
 8001d42:	d50c      	bpl.n	8001d5e <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d44:	f06f 0208 	mvn.w	r2, #8
 8001d48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d4a:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d4c:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d4e:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d50:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8001d52:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d54:	d05a      	beq.n	8001e0c <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d56:	f7ff ffc1 	bl	8001cdc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d5e:	6823      	ldr	r3, [r4, #0]
 8001d60:	691a      	ldr	r2, [r3, #16]
 8001d62:	06d2      	lsls	r2, r2, #27
 8001d64:	d510      	bpl.n	8001d88 <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001d66:	68da      	ldr	r2, [r3, #12]
 8001d68:	06d0      	lsls	r0, r2, #27
 8001d6a:	d50d      	bpl.n	8001d88 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d6c:	f06f 0210 	mvn.w	r2, #16
 8001d70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d72:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d74:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d76:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d78:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8001d7c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d7e:	d04b      	beq.n	8001e18 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8001d80:	f7ff ffac 	bl	8001cdc <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d84:	2300      	movs	r3, #0
 8001d86:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d88:	6823      	ldr	r3, [r4, #0]
 8001d8a:	691a      	ldr	r2, [r3, #16]
 8001d8c:	07d1      	lsls	r1, r2, #31
 8001d8e:	d508      	bpl.n	8001da2 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001d90:	68da      	ldr	r2, [r3, #12]
 8001d92:	07d2      	lsls	r2, r2, #31
 8001d94:	d505      	bpl.n	8001da2 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d96:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d9a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d9c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d9e:	f000 fdf3 	bl	8002988 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001da2:	6823      	ldr	r3, [r4, #0]
 8001da4:	691a      	ldr	r2, [r3, #16]
 8001da6:	0610      	lsls	r0, r2, #24
 8001da8:	d508      	bpl.n	8001dbc <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001daa:	68da      	ldr	r2, [r3, #12]
 8001dac:	0611      	lsls	r1, r2, #24
 8001dae:	d505      	bpl.n	8001dbc <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001db0:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 8001db4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001db6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001db8:	f000 f9bf 	bl	800213a <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001dbc:	6823      	ldr	r3, [r4, #0]
 8001dbe:	691a      	ldr	r2, [r3, #16]
 8001dc0:	0652      	lsls	r2, r2, #25
 8001dc2:	d508      	bpl.n	8001dd6 <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001dc4:	68da      	ldr	r2, [r3, #12]
 8001dc6:	0650      	lsls	r0, r2, #25
 8001dc8:	d505      	bpl.n	8001dd6 <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001dca:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 8001dce:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001dd0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001dd2:	f7ff ff85 	bl	8001ce0 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001dd6:	6823      	ldr	r3, [r4, #0]
 8001dd8:	691a      	ldr	r2, [r3, #16]
 8001dda:	0691      	lsls	r1, r2, #26
 8001ddc:	d522      	bpl.n	8001e24 <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001dde:	68da      	ldr	r2, [r3, #12]
 8001de0:	0692      	lsls	r2, r2, #26
 8001de2:	d51f      	bpl.n	8001e24 <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001de4:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001de8:	4620      	mov	r0, r4
}
 8001dea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001dee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8001df0:	f000 b9a2 	b.w	8002138 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001df4:	f7ff ff71 	bl	8001cda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001df8:	4620      	mov	r0, r4
 8001dfa:	f7ff ff70 	bl	8001cde <HAL_TIM_PWM_PulseFinishedCallback>
 8001dfe:	e783      	b.n	8001d08 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e00:	f7ff ff6b 	bl	8001cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e04:	4620      	mov	r0, r4
 8001e06:	f7ff ff6a 	bl	8001cde <HAL_TIM_PWM_PulseFinishedCallback>
 8001e0a:	e792      	b.n	8001d32 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e0c:	f7ff ff65 	bl	8001cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e10:	4620      	mov	r0, r4
 8001e12:	f7ff ff64 	bl	8001cde <HAL_TIM_PWM_PulseFinishedCallback>
 8001e16:	e7a0      	b.n	8001d5a <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e18:	f7ff ff5f 	bl	8001cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e1c:	4620      	mov	r0, r4
 8001e1e:	f7ff ff5e 	bl	8001cde <HAL_TIM_PWM_PulseFinishedCallback>
 8001e22:	e7af      	b.n	8001d84 <HAL_TIM_IRQHandler+0xa2>
 8001e24:	bd10      	pop	{r4, pc}
	...

08001e28 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e28:	4a1a      	ldr	r2, [pc, #104]	; (8001e94 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8001e2a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e2c:	4290      	cmp	r0, r2
 8001e2e:	d00a      	beq.n	8001e46 <TIM_Base_SetConfig+0x1e>
 8001e30:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001e34:	d007      	beq.n	8001e46 <TIM_Base_SetConfig+0x1e>
 8001e36:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001e3a:	4290      	cmp	r0, r2
 8001e3c:	d003      	beq.n	8001e46 <TIM_Base_SetConfig+0x1e>
 8001e3e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e42:	4290      	cmp	r0, r2
 8001e44:	d115      	bne.n	8001e72 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8001e46:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001e4c:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e4e:	4a11      	ldr	r2, [pc, #68]	; (8001e94 <TIM_Base_SetConfig+0x6c>)
 8001e50:	4290      	cmp	r0, r2
 8001e52:	d00a      	beq.n	8001e6a <TIM_Base_SetConfig+0x42>
 8001e54:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001e58:	d007      	beq.n	8001e6a <TIM_Base_SetConfig+0x42>
 8001e5a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8001e5e:	4290      	cmp	r0, r2
 8001e60:	d003      	beq.n	8001e6a <TIM_Base_SetConfig+0x42>
 8001e62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e66:	4290      	cmp	r0, r2
 8001e68:	d103      	bne.n	8001e72 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e6a:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e70:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001e72:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8001e74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8001e78:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001e7a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e7c:	688b      	ldr	r3, [r1, #8]
 8001e7e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001e80:	680b      	ldr	r3, [r1, #0]
 8001e82:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e84:	4b03      	ldr	r3, [pc, #12]	; (8001e94 <TIM_Base_SetConfig+0x6c>)
 8001e86:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8001e88:	bf04      	itt	eq
 8001e8a:	690b      	ldreq	r3, [r1, #16]
 8001e8c:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	6143      	str	r3, [r0, #20]
 8001e92:	4770      	bx	lr
 8001e94:	40012c00 	.word	0x40012c00

08001e98 <HAL_TIM_Base_Init>:
{
 8001e98:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001e9a:	4604      	mov	r4, r0
 8001e9c:	b1a0      	cbz	r0, 8001ec8 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001e9e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001ea2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ea6:	b91b      	cbnz	r3, 8001eb0 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001ea8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001eac:	f001 f80e 	bl	8002ecc <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001eb0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eb2:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001eb4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eb8:	1d21      	adds	r1, r4, #4
 8001eba:	f7ff ffb5 	bl	8001e28 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001ebe:	2301      	movs	r3, #1
  return HAL_OK;
 8001ec0:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001ec2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001ec6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001ec8:	2001      	movs	r0, #1
}
 8001eca:	bd10      	pop	{r4, pc}

08001ecc <HAL_TIM_PWM_Init>:
{
 8001ecc:	b510      	push	{r4, lr}
  if(htim == NULL)
 8001ece:	4604      	mov	r4, r0
 8001ed0:	b1a0      	cbz	r0, 8001efc <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001ed2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001ed6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001eda:	b91b      	cbnz	r3, 8001ee4 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001edc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001ee0:	f7ff fe1f 	bl	8001b22 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8001ee4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ee6:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001ee8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eec:	1d21      	adds	r1, r4, #4
 8001eee:	f7ff ff9b 	bl	8001e28 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8001ef2:	2301      	movs	r3, #1
  return HAL_OK;
 8001ef4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8001ef6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001efa:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001efc:	2001      	movs	r0, #1
}
 8001efe:	bd10      	pop	{r4, pc}

08001f00 <HAL_TIM_Encoder_Init>:
{
 8001f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f02:	460c      	mov	r4, r1
  if(htim == NULL)
 8001f04:	4605      	mov	r5, r0
 8001f06:	2800      	cmp	r0, #0
 8001f08:	d041      	beq.n	8001f8e <HAL_TIM_Encoder_Init+0x8e>
  if(htim->State == HAL_TIM_STATE_RESET)
 8001f0a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001f0e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001f12:	b91b      	cbnz	r3, 8001f1c <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 8001f14:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8001f18:	f000 ffae 	bl	8002e78 <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001f1c:	4629      	mov	r1, r5
  htim->State= HAL_TIM_STATE_BUSY;
 8001f1e:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001f20:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State= HAL_TIM_STATE_BUSY;
 8001f24:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001f28:	6883      	ldr	r3, [r0, #8]
 8001f2a:	f023 0307 	bic.w	r3, r3, #7
 8001f2e:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f30:	f7ff ff7a 	bl	8001e28 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8001f34:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8001f36:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 8001f38:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8001f3a:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001f3c:	68a1      	ldr	r1, [r4, #8]
  tmpsmcr |= sConfig->EncoderMode;
 8001f3e:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001f40:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001f42:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001f46:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001f4a:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8001f4e:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001f50:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001f54:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8001f56:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001f58:	011b      	lsls	r3, r3, #4
 8001f5a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001f5e:	68e1      	ldr	r1, [r4, #12]
  tmpccer = htim->Instance->CCER;
 8001f60:	6a07      	ldr	r7, [r0, #32]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001f62:	430b      	orrs	r3, r1
 8001f64:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001f66:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001f6a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8001f6e:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001f70:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8001f72:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001f76:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 8001f78:	6086      	str	r6, [r0, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8001f7a:	6183      	str	r3, [r0, #24]
  htim->State= HAL_TIM_STATE_READY;
 8001f7c:	2301      	movs	r3, #1
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001f7e:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
 8001f82:	4317      	orrs	r7, r2
  htim->Instance->CCER = tmpccer;
 8001f84:	6207      	str	r7, [r0, #32]
  htim->State= HAL_TIM_STATE_READY;
 8001f86:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 8001f8a:	2000      	movs	r0, #0
 8001f8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8001f8e:	2001      	movs	r0, #1
}
 8001f90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001f94 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f94:	6a03      	ldr	r3, [r0, #32]
{
 8001f96:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f98:	f023 0310 	bic.w	r3, r3, #16
 8001f9c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8001f9e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001fa0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001fa2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001fa4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001fa6:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001faa:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001fae:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8001fb0:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001fb4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001fb8:	4d0b      	ldr	r5, [pc, #44]	; (8001fe8 <TIM_OC2_SetConfig+0x54>)
 8001fba:	42a8      	cmp	r0, r5
 8001fbc:	d10d      	bne.n	8001fda <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001fbe:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001fc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001fc4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001fc8:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8001fca:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001fcc:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001fd0:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001fd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8001fd6:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8001fda:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001fdc:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001fde:	684a      	ldr	r2, [r1, #4]
 8001fe0:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001fe2:	6203      	str	r3, [r0, #32]
 8001fe4:	bd70      	pop	{r4, r5, r6, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40012c00 	.word	0x40012c00

08001fec <HAL_TIM_PWM_ConfigChannel>:
{
 8001fec:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8001fee:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8001ff2:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	f04f 0002 	mov.w	r0, #2
 8001ffa:	d025      	beq.n	8002048 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8001ffc:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001ffe:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8002002:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8002006:	2a0c      	cmp	r2, #12
 8002008:	d818      	bhi.n	800203c <HAL_TIM_PWM_ConfigChannel+0x50>
 800200a:	e8df f002 	tbb	[pc, r2]
 800200e:	1707      	.short	0x1707
 8002010:	171e1717 	.word	0x171e1717
 8002014:	172f1717 	.word	0x172f1717
 8002018:	1717      	.short	0x1717
 800201a:	40          	.byte	0x40
 800201b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800201c:	6820      	ldr	r0, [r4, #0]
 800201e:	f7ff fd01 	bl	8001a24 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002022:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002024:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002026:	699a      	ldr	r2, [r3, #24]
 8002028:	f042 0208 	orr.w	r2, r2, #8
 800202c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800202e:	699a      	ldr	r2, [r3, #24]
 8002030:	f022 0204 	bic.w	r2, r2, #4
 8002034:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002036:	699a      	ldr	r2, [r3, #24]
 8002038:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800203a:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 800203c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800203e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002040:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002044:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002048:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800204a:	6820      	ldr	r0, [r4, #0]
 800204c:	f7ff ffa2 	bl	8001f94 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002050:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002052:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002054:	699a      	ldr	r2, [r3, #24]
 8002056:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800205a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800205c:	699a      	ldr	r2, [r3, #24]
 800205e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002062:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8002064:	699a      	ldr	r2, [r3, #24]
 8002066:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800206a:	e7e6      	b.n	800203a <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800206c:	6820      	ldr	r0, [r4, #0]
 800206e:	f7ff fd01 	bl	8001a74 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002072:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002074:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002076:	69da      	ldr	r2, [r3, #28]
 8002078:	f042 0208 	orr.w	r2, r2, #8
 800207c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800207e:	69da      	ldr	r2, [r3, #28]
 8002080:	f022 0204 	bic.w	r2, r2, #4
 8002084:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002086:	69da      	ldr	r2, [r3, #28]
 8002088:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800208a:	61da      	str	r2, [r3, #28]
    break;
 800208c:	e7d6      	b.n	800203c <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800208e:	6820      	ldr	r0, [r4, #0]
 8002090:	f7ff fd1a 	bl	8001ac8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002094:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8002096:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002098:	69da      	ldr	r2, [r3, #28]
 800209a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800209e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80020a0:	69da      	ldr	r2, [r3, #28]
 80020a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020a6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80020a8:	69da      	ldr	r2, [r3, #28]
 80020aa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80020ae:	e7ec      	b.n	800208a <HAL_TIM_PWM_ConfigChannel+0x9e>

080020b0 <TIM_CCxChannelCmd>:
{
 80020b0:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << Channel;
 80020b2:	2401      	movs	r4, #1
  TIMx->CCER &= ~tmp;
 80020b4:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 80020b6:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 80020b8:	ea23 0304 	bic.w	r3, r3, r4
 80020bc:	6203      	str	r3, [r0, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80020be:	6a03      	ldr	r3, [r0, #32]
 80020c0:	408a      	lsls	r2, r1
 80020c2:	431a      	orrs	r2, r3
 80020c4:	6202      	str	r2, [r0, #32]
 80020c6:	bd10      	pop	{r4, pc}

080020c8 <HAL_TIM_PWM_Start>:
{
 80020c8:	b510      	push	{r4, lr}
 80020ca:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80020cc:	2201      	movs	r2, #1
 80020ce:	6800      	ldr	r0, [r0, #0]
 80020d0:	f7ff ffee 	bl	80020b0 <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80020d4:	6823      	ldr	r3, [r4, #0]
 80020d6:	4a06      	ldr	r2, [pc, #24]	; (80020f0 <HAL_TIM_PWM_Start+0x28>)
}
 80020d8:	2000      	movs	r0, #0
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80020da:	4293      	cmp	r3, r2
    __HAL_TIM_MOE_ENABLE(htim);
 80020dc:	bf02      	ittt	eq
 80020de:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 80020e0:	f442 4200 	orreq.w	r2, r2, #32768	; 0x8000
 80020e4:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	f042 0201 	orr.w	r2, r2, #1
 80020ec:	601a      	str	r2, [r3, #0]
}
 80020ee:	bd10      	pop	{r4, pc}
 80020f0:	40012c00 	.word	0x40012c00

080020f4 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80020f4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80020f8:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	f04f 0302 	mov.w	r3, #2
 8002100:	d018      	beq.n	8002134 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8002102:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8002106:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002108:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800210a:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800210c:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800210e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002112:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002114:	685a      	ldr	r2, [r3, #4]
 8002116:	4322      	orrs	r2, r4
 8002118:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800211a:	689a      	ldr	r2, [r3, #8]
 800211c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002120:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8002122:	689a      	ldr	r2, [r3, #8]
 8002124:	430a      	orrs	r2, r1
 8002126:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002128:	2301      	movs	r3, #1
 800212a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800212e:	2300      	movs	r3, #0
 8002130:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002134:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002136:	bd10      	pop	{r4, pc}

08002138 <HAL_TIMEx_CommutationCallback>:
 8002138:	4770      	bx	lr

0800213a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800213a:	4770      	bx	lr

0800213c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800213c:	6803      	ldr	r3, [r0, #0]
 800213e:	68da      	ldr	r2, [r3, #12]
 8002140:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002144:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002146:	695a      	ldr	r2, [r3, #20]
 8002148:	f022 0201 	bic.w	r2, r2, #1
 800214c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800214e:	2320      	movs	r3, #32
 8002150:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002154:	4770      	bx	lr
	...

08002158 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800215c:	6805      	ldr	r5, [r0, #0]
 800215e:	68c2      	ldr	r2, [r0, #12]
 8002160:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002162:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002164:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002168:	4313      	orrs	r3, r2
 800216a:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800216c:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 800216e:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002170:	430b      	orrs	r3, r1
 8002172:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8002174:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8002178:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800217c:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 800217e:	4313      	orrs	r3, r2
 8002180:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002182:	696b      	ldr	r3, [r5, #20]
 8002184:	6982      	ldr	r2, [r0, #24]
 8002186:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800218a:	4313      	orrs	r3, r2
 800218c:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800218e:	4b40      	ldr	r3, [pc, #256]	; (8002290 <UART_SetConfig+0x138>)
{
 8002190:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8002192:	429d      	cmp	r5, r3
 8002194:	f04f 0419 	mov.w	r4, #25
 8002198:	d146      	bne.n	8002228 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800219a:	f7ff fc33 	bl	8001a04 <HAL_RCC_GetPCLK2Freq>
 800219e:	fb04 f300 	mul.w	r3, r4, r0
 80021a2:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80021a6:	f04f 0864 	mov.w	r8, #100	; 0x64
 80021aa:	00b6      	lsls	r6, r6, #2
 80021ac:	fbb3 f3f6 	udiv	r3, r3, r6
 80021b0:	fbb3 f3f8 	udiv	r3, r3, r8
 80021b4:	011e      	lsls	r6, r3, #4
 80021b6:	f7ff fc25 	bl	8001a04 <HAL_RCC_GetPCLK2Freq>
 80021ba:	4360      	muls	r0, r4
 80021bc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	fbb0 f7f3 	udiv	r7, r0, r3
 80021c6:	f7ff fc1d 	bl	8001a04 <HAL_RCC_GetPCLK2Freq>
 80021ca:	4360      	muls	r0, r4
 80021cc:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021d6:	fbb3 f3f8 	udiv	r3, r3, r8
 80021da:	fb08 7313 	mls	r3, r8, r3, r7
 80021de:	011b      	lsls	r3, r3, #4
 80021e0:	3332      	adds	r3, #50	; 0x32
 80021e2:	fbb3 f3f8 	udiv	r3, r3, r8
 80021e6:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80021ea:	f7ff fc0b 	bl	8001a04 <HAL_RCC_GetPCLK2Freq>
 80021ee:	4360      	muls	r0, r4
 80021f0:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80021f4:	0092      	lsls	r2, r2, #2
 80021f6:	fbb0 faf2 	udiv	sl, r0, r2
 80021fa:	f7ff fc03 	bl	8001a04 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80021fe:	4360      	muls	r0, r4
 8002200:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	fbb0 f3f3 	udiv	r3, r0, r3
 800220a:	fbb3 f3f8 	udiv	r3, r3, r8
 800220e:	fb08 a313 	mls	r3, r8, r3, sl
 8002212:	011b      	lsls	r3, r3, #4
 8002214:	3332      	adds	r3, #50	; 0x32
 8002216:	fbb3 f3f8 	udiv	r3, r3, r8
 800221a:	f003 030f 	and.w	r3, r3, #15
 800221e:	433b      	orrs	r3, r7
 8002220:	4433      	add	r3, r6
 8002222:	60ab      	str	r3, [r5, #8]
 8002224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002228:	f7ff fbdc 	bl	80019e4 <HAL_RCC_GetPCLK1Freq>
 800222c:	fb04 f300 	mul.w	r3, r4, r0
 8002230:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002234:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002238:	00b6      	lsls	r6, r6, #2
 800223a:	fbb3 f3f6 	udiv	r3, r3, r6
 800223e:	fbb3 f3f8 	udiv	r3, r3, r8
 8002242:	011e      	lsls	r6, r3, #4
 8002244:	f7ff fbce 	bl	80019e4 <HAL_RCC_GetPCLK1Freq>
 8002248:	4360      	muls	r0, r4
 800224a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	fbb0 f7f3 	udiv	r7, r0, r3
 8002254:	f7ff fbc6 	bl	80019e4 <HAL_RCC_GetPCLK1Freq>
 8002258:	4360      	muls	r0, r4
 800225a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	fbb0 f3f3 	udiv	r3, r0, r3
 8002264:	fbb3 f3f8 	udiv	r3, r3, r8
 8002268:	fb08 7313 	mls	r3, r8, r3, r7
 800226c:	011b      	lsls	r3, r3, #4
 800226e:	3332      	adds	r3, #50	; 0x32
 8002270:	fbb3 f3f8 	udiv	r3, r3, r8
 8002274:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002278:	f7ff fbb4 	bl	80019e4 <HAL_RCC_GetPCLK1Freq>
 800227c:	4360      	muls	r0, r4
 800227e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002282:	0092      	lsls	r2, r2, #2
 8002284:	fbb0 faf2 	udiv	sl, r0, r2
 8002288:	f7ff fbac 	bl	80019e4 <HAL_RCC_GetPCLK1Freq>
 800228c:	e7b7      	b.n	80021fe <UART_SetConfig+0xa6>
 800228e:	bf00      	nop
 8002290:	40013800 	.word	0x40013800

08002294 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002296:	4604      	mov	r4, r0
 8002298:	460e      	mov	r6, r1
 800229a:	4617      	mov	r7, r2
 800229c:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800229e:	6821      	ldr	r1, [r4, #0]
 80022a0:	680b      	ldr	r3, [r1, #0]
 80022a2:	ea36 0303 	bics.w	r3, r6, r3
 80022a6:	d101      	bne.n	80022ac <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80022a8:	2000      	movs	r0, #0
}
 80022aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 80022ac:	1c6b      	adds	r3, r5, #1
 80022ae:	d0f7      	beq.n	80022a0 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80022b0:	b995      	cbnz	r5, 80022d8 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022b2:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 80022b4:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022b6:	68da      	ldr	r2, [r3, #12]
 80022b8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80022bc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022be:	695a      	ldr	r2, [r3, #20]
 80022c0:	f022 0201 	bic.w	r2, r2, #1
 80022c4:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80022c6:	2320      	movs	r3, #32
 80022c8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80022cc:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80022d0:	2300      	movs	r3, #0
 80022d2:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80022d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80022d8:	f7fe ff58 	bl	800118c <HAL_GetTick>
 80022dc:	1bc0      	subs	r0, r0, r7
 80022de:	4285      	cmp	r5, r0
 80022e0:	d2dd      	bcs.n	800229e <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 80022e2:	e7e6      	b.n	80022b2 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

080022e4 <HAL_UART_Init>:
{
 80022e4:	b510      	push	{r4, lr}
  if(huart == NULL)
 80022e6:	4604      	mov	r4, r0
 80022e8:	b340      	cbz	r0, 800233c <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 80022ea:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80022ee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80022f2:	b91b      	cbnz	r3, 80022fc <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 80022f4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80022f8:	f000 fed8 	bl	80030ac <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80022fc:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80022fe:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002300:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002304:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002306:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002308:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800230c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800230e:	f7ff ff23 	bl	8002158 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002312:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002314:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002316:	691a      	ldr	r2, [r3, #16]
 8002318:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800231c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800231e:	695a      	ldr	r2, [r3, #20]
 8002320:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002324:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002326:	68da      	ldr	r2, [r3, #12]
 8002328:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800232c:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 800232e:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002330:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002332:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002336:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 800233a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800233c:	2001      	movs	r0, #1
}
 800233e:	bd10      	pop	{r4, pc}

08002340 <HAL_UART_Transmit>:
{
 8002340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002344:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8002346:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 800234a:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 800234c:	2b20      	cmp	r3, #32
{
 800234e:	460d      	mov	r5, r1
 8002350:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002352:	d14e      	bne.n	80023f2 <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8002354:	2900      	cmp	r1, #0
 8002356:	d049      	beq.n	80023ec <HAL_UART_Transmit+0xac>
 8002358:	2a00      	cmp	r2, #0
 800235a:	d047      	beq.n	80023ec <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 800235c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002360:	2b01      	cmp	r3, #1
 8002362:	d046      	beq.n	80023f2 <HAL_UART_Transmit+0xb2>
 8002364:	2301      	movs	r3, #1
 8002366:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800236a:	2300      	movs	r3, #0
 800236c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800236e:	2321      	movs	r3, #33	; 0x21
 8002370:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002374:	f7fe ff0a 	bl	800118c <HAL_GetTick>
 8002378:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 800237a:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 800237e:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8002382:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002384:	b29b      	uxth	r3, r3
 8002386:	b96b      	cbnz	r3, 80023a4 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002388:	463b      	mov	r3, r7
 800238a:	4632      	mov	r2, r6
 800238c:	2140      	movs	r1, #64	; 0x40
 800238e:	4620      	mov	r0, r4
 8002390:	f7ff ff80 	bl	8002294 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002394:	b9a8      	cbnz	r0, 80023c2 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8002396:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002398:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 800239c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 80023a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 80023a4:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023a6:	4632      	mov	r2, r6
      huart->TxXferCount--;
 80023a8:	3b01      	subs	r3, #1
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80023ae:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023b0:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80023b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023b6:	4620      	mov	r0, r4
 80023b8:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80023ba:	d10e      	bne.n	80023da <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023bc:	f7ff ff6a 	bl	8002294 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80023c0:	b110      	cbz	r0, 80023c8 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 80023c2:	2003      	movs	r0, #3
 80023c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80023c8:	882b      	ldrh	r3, [r5, #0]
 80023ca:	6822      	ldr	r2, [r4, #0]
 80023cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023d0:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80023d2:	6923      	ldr	r3, [r4, #16]
 80023d4:	b943      	cbnz	r3, 80023e8 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 80023d6:	3502      	adds	r5, #2
 80023d8:	e7d3      	b.n	8002382 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023da:	f7ff ff5b 	bl	8002294 <UART_WaitOnFlagUntilTimeout.constprop.3>
 80023de:	2800      	cmp	r0, #0
 80023e0:	d1ef      	bne.n	80023c2 <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80023e2:	6823      	ldr	r3, [r4, #0]
 80023e4:	782a      	ldrb	r2, [r5, #0]
 80023e6:	605a      	str	r2, [r3, #4]
 80023e8:	3501      	adds	r5, #1
 80023ea:	e7ca      	b.n	8002382 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80023ec:	2001      	movs	r0, #1
 80023ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80023f2:	2002      	movs	r0, #2
}
 80023f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080023f8 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 80023f8:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80023fc:	2b20      	cmp	r3, #32
 80023fe:	d120      	bne.n	8002442 <HAL_UART_Receive_IT+0x4a>
    if((pData == NULL) || (Size == 0U))
 8002400:	b1e9      	cbz	r1, 800243e <HAL_UART_Receive_IT+0x46>
 8002402:	b1e2      	cbz	r2, 800243e <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8002404:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002408:	2b01      	cmp	r3, #1
 800240a:	d01a      	beq.n	8002442 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 800240c:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 800240e:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002410:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002412:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002414:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002416:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800241a:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 800241c:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800241e:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8002420:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002424:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002428:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800242a:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 800242c:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800242e:	f041 0101 	orr.w	r1, r1, #1
 8002432:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002434:	68d1      	ldr	r1, [r2, #12]
 8002436:	f041 0120 	orr.w	r1, r1, #32
 800243a:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 800243c:	4770      	bx	lr
      return HAL_ERROR;
 800243e:	2001      	movs	r0, #1
 8002440:	4770      	bx	lr
    return HAL_BUSY;
 8002442:	2002      	movs	r0, #2
}
 8002444:	4770      	bx	lr

08002446 <HAL_UART_TxCpltCallback>:
 8002446:	4770      	bx	lr

08002448 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002448:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 800244c:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 800244e:	2b22      	cmp	r3, #34	; 0x22
 8002450:	d136      	bne.n	80024c0 <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002452:	6883      	ldr	r3, [r0, #8]
 8002454:	6901      	ldr	r1, [r0, #16]
 8002456:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800245a:	6802      	ldr	r2, [r0, #0]
 800245c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800245e:	d123      	bne.n	80024a8 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002460:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002462:	b9e9      	cbnz	r1, 80024a0 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002464:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002468:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 800246c:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 800246e:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002470:	3c01      	subs	r4, #1
 8002472:	b2a4      	uxth	r4, r4
 8002474:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002476:	b98c      	cbnz	r4, 800249c <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002478:	6803      	ldr	r3, [r0, #0]
 800247a:	68da      	ldr	r2, [r3, #12]
 800247c:	f022 0220 	bic.w	r2, r2, #32
 8002480:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002482:	68da      	ldr	r2, [r3, #12]
 8002484:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002488:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800248a:	695a      	ldr	r2, [r3, #20]
 800248c:	f022 0201 	bic.w	r2, r2, #1
 8002490:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002492:	2320      	movs	r3, #32
 8002494:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002498:	f000 f9ce 	bl	8002838 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 800249c:	2000      	movs	r0, #0
}
 800249e:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80024a0:	b2d2      	uxtb	r2, r2
 80024a2:	f823 2b01 	strh.w	r2, [r3], #1
 80024a6:	e7e1      	b.n	800246c <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 80024a8:	b921      	cbnz	r1, 80024b4 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80024aa:	1c59      	adds	r1, r3, #1
 80024ac:	6852      	ldr	r2, [r2, #4]
 80024ae:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80024b0:	701a      	strb	r2, [r3, #0]
 80024b2:	e7dc      	b.n	800246e <UART_Receive_IT+0x26>
 80024b4:	6852      	ldr	r2, [r2, #4]
 80024b6:	1c59      	adds	r1, r3, #1
 80024b8:	6281      	str	r1, [r0, #40]	; 0x28
 80024ba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80024be:	e7f7      	b.n	80024b0 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80024c0:	2002      	movs	r0, #2
 80024c2:	bd10      	pop	{r4, pc}

080024c4 <HAL_UART_ErrorCallback>:
 80024c4:	4770      	bx	lr
	...

080024c8 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80024c8:	6803      	ldr	r3, [r0, #0]
{
 80024ca:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80024cc:	681a      	ldr	r2, [r3, #0]
{
 80024ce:	4604      	mov	r4, r0
  if(errorflags == RESET)
 80024d0:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80024d2:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80024d4:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 80024d6:	d107      	bne.n	80024e8 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80024d8:	0696      	lsls	r6, r2, #26
 80024da:	d55a      	bpl.n	8002592 <HAL_UART_IRQHandler+0xca>
 80024dc:	068d      	lsls	r5, r1, #26
 80024de:	d558      	bpl.n	8002592 <HAL_UART_IRQHandler+0xca>
}
 80024e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 80024e4:	f7ff bfb0 	b.w	8002448 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80024e8:	f015 0501 	ands.w	r5, r5, #1
 80024ec:	d102      	bne.n	80024f4 <HAL_UART_IRQHandler+0x2c>
 80024ee:	f411 7f90 	tst.w	r1, #288	; 0x120
 80024f2:	d04e      	beq.n	8002592 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80024f4:	07d3      	lsls	r3, r2, #31
 80024f6:	d505      	bpl.n	8002504 <HAL_UART_IRQHandler+0x3c>
 80024f8:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80024fa:	bf42      	ittt	mi
 80024fc:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80024fe:	f043 0301 	orrmi.w	r3, r3, #1
 8002502:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002504:	0750      	lsls	r0, r2, #29
 8002506:	d504      	bpl.n	8002512 <HAL_UART_IRQHandler+0x4a>
 8002508:	b11d      	cbz	r5, 8002512 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800250a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800250c:	f043 0302 	orr.w	r3, r3, #2
 8002510:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002512:	0793      	lsls	r3, r2, #30
 8002514:	d504      	bpl.n	8002520 <HAL_UART_IRQHandler+0x58>
 8002516:	b11d      	cbz	r5, 8002520 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002518:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800251a:	f043 0304 	orr.w	r3, r3, #4
 800251e:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002520:	0716      	lsls	r6, r2, #28
 8002522:	d504      	bpl.n	800252e <HAL_UART_IRQHandler+0x66>
 8002524:	b11d      	cbz	r5, 800252e <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002526:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002528:	f043 0308 	orr.w	r3, r3, #8
 800252c:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800252e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002530:	2b00      	cmp	r3, #0
 8002532:	d066      	beq.n	8002602 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002534:	0695      	lsls	r5, r2, #26
 8002536:	d504      	bpl.n	8002542 <HAL_UART_IRQHandler+0x7a>
 8002538:	0688      	lsls	r0, r1, #26
 800253a:	d502      	bpl.n	8002542 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 800253c:	4620      	mov	r0, r4
 800253e:	f7ff ff83 	bl	8002448 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002542:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8002544:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002546:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002548:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800254a:	0711      	lsls	r1, r2, #28
 800254c:	d402      	bmi.n	8002554 <HAL_UART_IRQHandler+0x8c>
 800254e:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002552:	d01a      	beq.n	800258a <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002554:	f7ff fdf2 	bl	800213c <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002558:	6823      	ldr	r3, [r4, #0]
 800255a:	695a      	ldr	r2, [r3, #20]
 800255c:	0652      	lsls	r2, r2, #25
 800255e:	d510      	bpl.n	8002582 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002560:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002562:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002564:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002568:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800256a:	b150      	cbz	r0, 8002582 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800256c:	4b25      	ldr	r3, [pc, #148]	; (8002604 <HAL_UART_IRQHandler+0x13c>)
 800256e:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002570:	f7fe fe8c 	bl	800128c <HAL_DMA_Abort_IT>
 8002574:	2800      	cmp	r0, #0
 8002576:	d044      	beq.n	8002602 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002578:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800257a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800257e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002580:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002582:	4620      	mov	r0, r4
 8002584:	f7ff ff9e 	bl	80024c4 <HAL_UART_ErrorCallback>
 8002588:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800258a:	f7ff ff9b 	bl	80024c4 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800258e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002590:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002592:	0616      	lsls	r6, r2, #24
 8002594:	d527      	bpl.n	80025e6 <HAL_UART_IRQHandler+0x11e>
 8002596:	060d      	lsls	r5, r1, #24
 8002598:	d525      	bpl.n	80025e6 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800259a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800259e:	2a21      	cmp	r2, #33	; 0x21
 80025a0:	d12f      	bne.n	8002602 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80025a2:	68a2      	ldr	r2, [r4, #8]
 80025a4:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80025a8:	6a22      	ldr	r2, [r4, #32]
 80025aa:	d117      	bne.n	80025dc <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80025ac:	8811      	ldrh	r1, [r2, #0]
 80025ae:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80025b2:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80025b4:	6921      	ldr	r1, [r4, #16]
 80025b6:	b979      	cbnz	r1, 80025d8 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80025b8:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80025ba:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 80025bc:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80025be:	3a01      	subs	r2, #1
 80025c0:	b292      	uxth	r2, r2
 80025c2:	84e2      	strh	r2, [r4, #38]	; 0x26
 80025c4:	b9ea      	cbnz	r2, 8002602 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80025c6:	68da      	ldr	r2, [r3, #12]
 80025c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025cc:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80025ce:	68da      	ldr	r2, [r3, #12]
 80025d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025d4:	60da      	str	r2, [r3, #12]
 80025d6:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 80025d8:	3201      	adds	r2, #1
 80025da:	e7ee      	b.n	80025ba <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80025dc:	1c51      	adds	r1, r2, #1
 80025de:	6221      	str	r1, [r4, #32]
 80025e0:	7812      	ldrb	r2, [r2, #0]
 80025e2:	605a      	str	r2, [r3, #4]
 80025e4:	e7ea      	b.n	80025bc <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80025e6:	0650      	lsls	r0, r2, #25
 80025e8:	d50b      	bpl.n	8002602 <HAL_UART_IRQHandler+0x13a>
 80025ea:	064a      	lsls	r2, r1, #25
 80025ec:	d509      	bpl.n	8002602 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80025ee:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 80025f0:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80025f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025f6:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80025f8:	2320      	movs	r3, #32
 80025fa:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80025fe:	f7ff ff22 	bl	8002446 <HAL_UART_TxCpltCallback>
 8002602:	bd70      	pop	{r4, r5, r6, pc}
 8002604:	08002609 	.word	0x08002609

08002608 <UART_DMAAbortOnError>:
{
 8002608:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 800260a:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800260c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 800260e:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002610:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002612:	f7ff ff57 	bl	80024c4 <HAL_UART_ErrorCallback>
 8002616:	bd08      	pop	{r3, pc}

08002618 <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002618:	2210      	movs	r2, #16
{
 800261a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800261e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002620:	eb0d 0002 	add.w	r0, sp, r2
 8002624:	2100      	movs	r1, #0
 8002626:	f000 fe0f 	bl	8003248 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800262a:	4b2b      	ldr	r3, [pc, #172]	; (80026d8 <MX_GPIO_Init+0xc0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3|GPIO_PIN_8 
 800262c:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 80026e4 <MX_GPIO_Init+0xcc>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002630:	699a      	ldr	r2, [r3, #24]
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);
 8002632:	4d2a      	ldr	r5, [pc, #168]	; (80026dc <MX_GPIO_Init+0xc4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002634:	f042 0210 	orr.w	r2, r2, #16
 8002638:	619a      	str	r2, [r3, #24]
 800263a:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3|GPIO_PIN_8 
 800263c:	4640      	mov	r0, r8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800263e:	f002 0210 	and.w	r2, r2, #16
 8002642:	9200      	str	r2, [sp, #0]
 8002644:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002646:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3|GPIO_PIN_8 
 8002648:	f640 7108 	movw	r1, #3848	; 0xf08
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800264c:	f042 0220 	orr.w	r2, r2, #32
 8002650:	619a      	str	r2, [r3, #24]
 8002652:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002654:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002656:	f002 0220 	and.w	r2, r2, #32
 800265a:	9201      	str	r2, [sp, #4]
 800265c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800265e:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pins : PB10 PB11 PB3 PB8 
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3|GPIO_PIN_8 
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002660:	2701      	movs	r7, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002662:	f042 0204 	orr.w	r2, r2, #4
 8002666:	619a      	str	r2, [r3, #24]
 8002668:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800266a:	2602      	movs	r6, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800266c:	f002 0204 	and.w	r2, r2, #4
 8002670:	9202      	str	r2, [sp, #8]
 8002672:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002674:	699a      	ldr	r2, [r3, #24]
 8002676:	f042 0208 	orr.w	r2, r2, #8
 800267a:	619a      	str	r2, [r3, #24]
 800267c:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3|GPIO_PIN_8 
 800267e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002680:	f003 0308 	and.w	r3, r3, #8
 8002684:	9303      	str	r3, [sp, #12]
 8002686:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3|GPIO_PIN_8 
 8002688:	f7fe ff28 	bl	80014dc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15, GPIO_PIN_RESET);
 800268c:	2200      	movs	r2, #0
 800268e:	4628      	mov	r0, r5
 8002690:	f44f 411c 	mov.w	r1, #39936	; 0x9c00
 8002694:	f7fe ff22 	bl	80014dc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002698:	f44f 4360 	mov.w	r3, #57344	; 0xe000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800269c:	a904      	add	r1, sp, #16
 800269e:	4810      	ldr	r0, [pc, #64]	; (80026e0 <MX_GPIO_Init+0xc8>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80026a0:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026a2:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a4:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026a6:	f7fe fe39 	bl	800131c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3|GPIO_PIN_8 
 80026aa:	f640 7308 	movw	r3, #3848	; 0xf08
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026ae:	a904      	add	r1, sp, #16
 80026b0:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3|GPIO_PIN_8 
 80026b2:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026b4:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b6:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b8:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026ba:	f7fe fe2f 	bl	800131c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 80026be:	f44f 431c 	mov.w	r3, #39936	; 0x9c00
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026c2:	a904      	add	r1, sp, #16
 80026c4:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 80026c6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026c8:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ca:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026cc:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ce:	f7fe fe25 	bl	800131c <HAL_GPIO_Init>

}
 80026d2:	b008      	add	sp, #32
 80026d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80026d8:	40021000 	.word	0x40021000
 80026dc:	40010800 	.word	0x40010800
 80026e0:	40011000 	.word	0x40011000
 80026e4:	40010c00 	.word	0x40010c00

080026e8 <_write>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int _write(int file, char* p,int len)
{
 80026e8:	b510      	push	{r4, lr}
 80026ea:	4614      	mov	r4, r2
	HAL_UART_Transmit(&huart1,p,len,10);
 80026ec:	230a      	movs	r3, #10
 80026ee:	b292      	uxth	r2, r2
 80026f0:	4802      	ldr	r0, [pc, #8]	; (80026fc <_write+0x14>)
 80026f2:	f7ff fe25 	bl	8002340 <HAL_UART_Transmit>
	return len;
}
 80026f6:	4620      	mov	r0, r4
 80026f8:	bd10      	pop	{r4, pc}
 80026fa:	bf00      	nop
 80026fc:	2000091c 	.word	0x2000091c

08002700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002700:	b510      	push	{r4, lr}
 8002702:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002704:	2228      	movs	r2, #40	; 0x28
 8002706:	2100      	movs	r1, #0
 8002708:	a806      	add	r0, sp, #24
 800270a:	f000 fd9d 	bl	8003248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800270e:	2100      	movs	r1, #0
 8002710:	2214      	movs	r2, #20
 8002712:	a801      	add	r0, sp, #4
 8002714:	f000 fd98 	bl	8003248 <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002718:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800271c:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800271e:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002720:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002722:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002724:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002728:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800272a:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800272c:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800272e:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002730:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002732:	f7fe fedd 	bl	80014f0 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002736:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002738:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800273c:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800273e:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002740:	4621      	mov	r1, r4
 8002742:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002744:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002746:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002748:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800274a:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800274c:	f7ff f898 	bl	8001880 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8002750:	b010      	add	sp, #64	; 0x40
 8002752:	bd10      	pop	{r4, pc}

08002754 <main>:
{
 8002754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002758:	b085      	sub	sp, #20
  HAL_Init();
 800275a:	f7fe fcf9 	bl	8001150 <HAL_Init>
  SystemClock_Config();
 800275e:	f7ff ffcf 	bl	8002700 <SystemClock_Config>
  MX_GPIO_Init();
 8002762:	f7ff ff59 	bl	8002618 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8002766:	f000 fc69 	bl	800303c <MX_USART1_UART_Init>
  MX_TIM4_Init();
 800276a:	f000 fb51 	bl	8002e10 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 800276e:	f000 fc81 	bl	8003074 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8002772:	f000 fc05 	bl	8002f80 <MX_TIM3_Init>
  MX_TIM2_Init();
 8002776:	f000 fb1f 	bl	8002db8 <MX_TIM2_Init>
  HAL_UART_Receive_IT(&huart1, &rx1_data,1);
 800277a:	2201      	movs	r2, #1
 800277c:	4923      	ldr	r1, [pc, #140]	; (800280c <main+0xb8>)
 800277e:	4824      	ldr	r0, [pc, #144]	; (8002810 <main+0xbc>)
 8002780:	f7ff fe3a 	bl	80023f8 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &rx2_data,1);
 8002784:	2201      	movs	r2, #1
 8002786:	4923      	ldr	r1, [pc, #140]	; (8002814 <main+0xc0>)
 8002788:	4823      	ldr	r0, [pc, #140]	; (8002818 <main+0xc4>)
 800278a:	f7ff fe35 	bl	80023f8 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 800278e:	4823      	ldr	r0, [pc, #140]	; (800281c <main+0xc8>)
 8002790:	f7ff f9bc 	bl	8001b0c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8002794:	4822      	ldr	r0, [pc, #136]	; (8002820 <main+0xcc>)
 8002796:	f7ff f9b9 	bl	8001b0c <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800279a:	2108      	movs	r1, #8
 800279c:	4820      	ldr	r0, [pc, #128]	; (8002820 <main+0xcc>)
 800279e:	f7ff fc93 	bl	80020c8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80027a2:	210c      	movs	r1, #12
 80027a4:	481e      	ldr	r0, [pc, #120]	; (8002820 <main+0xcc>)
 80027a6:	f7ff fc8f 	bl	80020c8 <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start(&htim2,TIM_CHANNEL_1);
 80027aa:	2100      	movs	r1, #0
 80027ac:	481d      	ldr	r0, [pc, #116]	; (8002824 <main+0xd0>)
 80027ae:	f7ff f9b9 	bl	8001b24 <HAL_TIM_Encoder_Start>
  g_uint16_pwm_flag=0;
 80027b2:	2200      	movs	r2, #0
  InitMotor_R(&R_Motor);
 80027b4:	4c1c      	ldr	r4, [pc, #112]	; (8002828 <main+0xd4>)
  g_uint16_pwm_flag=0;
 80027b6:	4b1d      	ldr	r3, [pc, #116]	; (800282c <main+0xd8>)
  InitMotor_R(&R_Motor);
 80027b8:	4620      	mov	r0, r4
  g_uint16_pwm_flag=0;
 80027ba:	801a      	strh	r2, [r3, #0]
  InitMotor_R(&R_Motor);
 80027bc:	f000 f8d4 	bl	8002968 <InitMotor_R>
  R_Motor.f_User_Velocity=0;
 80027c0:	2300      	movs	r3, #0
	  printf("kp:%4.2f,  kd:%4.2f, vel:%4.2f\n\r",R_Motor.f_Kp,R_Motor.f_Kd,R_Motor.f_User_Velocity);
 80027c2:	4f1b      	ldr	r7, [pc, #108]	; (8002830 <main+0xdc>)
	  HAL_UART_Receive_IT(&huart1, &rx1_data,1);
 80027c4:	4e11      	ldr	r6, [pc, #68]	; (800280c <main+0xb8>)
 80027c6:	4d12      	ldr	r5, [pc, #72]	; (8002810 <main+0xbc>)
  R_Motor.f_User_Velocity=0;
 80027c8:	6363      	str	r3, [r4, #52]	; 0x34
	  printf("kp:%4.2f,  kd:%4.2f, vel:%4.2f\n\r",R_Motor.f_Kp,R_Motor.f_Kd,R_Motor.f_User_Velocity);
 80027ca:	6920      	ldr	r0, [r4, #16]
 80027cc:	f7fd fe2c 	bl	8000428 <__aeabi_f2d>
 80027d0:	f8d4 a018 	ldr.w	sl, [r4, #24]
 80027d4:	f8d4 b034 	ldr.w	fp, [r4, #52]	; 0x34
 80027d8:	4680      	mov	r8, r0
 80027da:	4658      	mov	r0, fp
 80027dc:	4689      	mov	r9, r1
 80027de:	f7fd fe23 	bl	8000428 <__aeabi_f2d>
 80027e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80027e6:	4650      	mov	r0, sl
 80027e8:	f7fd fe1e 	bl	8000428 <__aeabi_f2d>
 80027ec:	4642      	mov	r2, r8
 80027ee:	e9cd 0100 	strd	r0, r1, [sp]
 80027f2:	464b      	mov	r3, r9
 80027f4:	4638      	mov	r0, r7
 80027f6:	f001 f991 	bl	8003b1c <iprintf>
	  HAL_Delay(10);
 80027fa:	200a      	movs	r0, #10
 80027fc:	f7fe fccc 	bl	8001198 <HAL_Delay>
	  HAL_UART_Receive_IT(&huart1, &rx1_data,1);
 8002800:	2201      	movs	r2, #1
 8002802:	4631      	mov	r1, r6
 8002804:	4628      	mov	r0, r5
 8002806:	f7ff fdf7 	bl	80023f8 <HAL_UART_Receive_IT>
 800280a:	e7de      	b.n	80027ca <main+0x76>
 800280c:	20000222 	.word	0x20000222
 8002810:	2000091c 	.word	0x2000091c
 8002814:	20000221 	.word	0x20000221
 8002818:	2000095c 	.word	0x2000095c
 800281c:	2000085c 	.word	0x2000085c
 8002820:	2000089c 	.word	0x2000089c
 8002824:	200008dc 	.word	0x200008dc
 8002828:	2000064c 	.word	0x2000064c
 800282c:	20000430 	.word	0x20000430
 8002830:	08005990 	.word	0x08005990
 8002834:	00000000 	.word	0x00000000

08002838 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	char receiver = 0;


	if(huart->Instance == USART2)
 8002838:	6802      	ldr	r2, [r0, #0]
 800283a:	4b3f      	ldr	r3, [pc, #252]	; (8002938 <HAL_UART_RxCpltCallback+0x100>)
{
 800283c:	b570      	push	{r4, r5, r6, lr}
	if(huart->Instance == USART2)
 800283e:	429a      	cmp	r2, r3
{
 8002840:	4605      	mov	r5, r0
	if(huart->Instance == USART2)
 8002842:	d10d      	bne.n	8002860 <HAL_UART_RxCpltCallback+0x28>
	{
			HAL_UART_Transmit(&huart1, &rx2_data, 1, 10);
 8002844:	4c3d      	ldr	r4, [pc, #244]	; (800293c <HAL_UART_RxCpltCallback+0x104>)
 8002846:	230a      	movs	r3, #10
 8002848:	2201      	movs	r2, #1
 800284a:	4621      	mov	r1, r4
 800284c:	483c      	ldr	r0, [pc, #240]	; (8002940 <HAL_UART_RxCpltCallback+0x108>)
 800284e:	f7ff fd77 	bl	8002340 <HAL_UART_Transmit>
			rx2_data=NULL;
 8002852:	2300      	movs	r3, #0
			HAL_UART_Receive_IT(&huart2, &rx2_data,1);
 8002854:	2201      	movs	r2, #1
 8002856:	4621      	mov	r1, r4
 8002858:	483a      	ldr	r0, [pc, #232]	; (8002944 <HAL_UART_RxCpltCallback+0x10c>)
			rx2_data=NULL;
 800285a:	7023      	strb	r3, [r4, #0]
			HAL_UART_Receive_IT(&huart2, &rx2_data,1);
 800285c:	f7ff fdcc 	bl	80023f8 <HAL_UART_Receive_IT>
	}

	if(huart->Instance == USART1)
 8002860:	682a      	ldr	r2, [r5, #0]
 8002862:	4b39      	ldr	r3, [pc, #228]	; (8002948 <HAL_UART_RxCpltCallback+0x110>)
 8002864:	429a      	cmp	r2, r3
 8002866:	d161      	bne.n	800292c <HAL_UART_RxCpltCallback+0xf4>
		{
				switch(rx1_data)
 8002868:	4e38      	ldr	r6, [pc, #224]	; (800294c <HAL_UART_RxCpltCallback+0x114>)
 800286a:	4c39      	ldr	r4, [pc, #228]	; (8002950 <HAL_UART_RxCpltCallback+0x118>)
 800286c:	7833      	ldrb	r3, [r6, #0]
 800286e:	3b66      	subs	r3, #102	; 0x66
 8002870:	2b11      	cmp	r3, #17
 8002872:	d80f      	bhi.n	8002894 <HAL_UART_RxCpltCallback+0x5c>
 8002874:	e8df f003 	tbb	[pc, r3]
 8002878:	4b0e5458 	.word	0x4b0e5458
 800287c:	0e0e3f2a 	.word	0x0e0e3f2a
 8002880:	0e0e0e0e 	.word	0x0e0e0e0e
 8002884:	360e250e 	.word	0x360e250e
 8002888:	090e      	.short	0x090e
				{
					case 'w':
						 R_Motor.f_User_Velocity+=100;break;
 800288a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800288c:	4931      	ldr	r1, [pc, #196]	; (8002954 <HAL_UART_RxCpltCallback+0x11c>)
 800288e:	f7fe f94d 	bl	8000b2c <__addsf3>
					case 's':
						R_Motor.f_User_Velocity-=100;break;
 8002892:	6360      	str	r0, [r4, #52]	; 0x34
					case 'f':
						g_uint16_pwm_flag=0;break;
				}
				//HAL_UART_Transmit(&huart3, &rx3_data, 1, 10);

				if( R_Motor.f_User_Velocity>1500)
 8002894:	4d30      	ldr	r5, [pc, #192]	; (8002958 <HAL_UART_RxCpltCallback+0x120>)
 8002896:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002898:	4629      	mov	r1, r5
 800289a:	f7fe fc0b 	bl	80010b4 <__aeabi_fcmpgt>
 800289e:	b100      	cbz	r0, 80028a2 <HAL_UART_RxCpltCallback+0x6a>
					R_Motor.f_User_Velocity=1500;
 80028a0:	6365      	str	r5, [r4, #52]	; 0x34
				if( R_Motor.f_User_Velocity<-1500)
 80028a2:	4d2e      	ldr	r5, [pc, #184]	; (800295c <HAL_UART_RxCpltCallback+0x124>)
 80028a4:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80028a6:	4629      	mov	r1, r5
 80028a8:	f7fe fbe6 	bl	8001078 <__aeabi_fcmplt>
 80028ac:	b100      	cbz	r0, 80028b0 <HAL_UART_RxCpltCallback+0x78>
					R_Motor.f_User_Velocity=-1500;
 80028ae:	6365      	str	r5, [r4, #52]	; 0x34
	//			if( L_Motor.f_User_Velocity>3000)
	//				L_Motor.f_User_Velocity=3000;
	//			if( L_Motor.f_User_Velocity<-3000)
	//				L_Motor.f_User_Velocity=-3000;

				rx1_data=NULL;
 80028b0:	2300      	movs	r3, #0
 80028b2:	7033      	strb	r3, [r6, #0]
				HAL_UART_Receive_IT(&huart1, &rx1_data,1);
 80028b4:	2201      	movs	r2, #1


		}

}
 80028b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				HAL_UART_Receive_IT(&huart1, &rx1_data,1);
 80028ba:	4924      	ldr	r1, [pc, #144]	; (800294c <HAL_UART_RxCpltCallback+0x114>)
 80028bc:	4820      	ldr	r0, [pc, #128]	; (8002940 <HAL_UART_RxCpltCallback+0x108>)
 80028be:	f7ff bd9b 	b.w	80023f8 <HAL_UART_Receive_IT>
						R_Motor.f_User_Velocity-=100;break;
 80028c2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80028c4:	4923      	ldr	r1, [pc, #140]	; (8002954 <HAL_UART_RxCpltCallback+0x11c>)
 80028c6:	f7fe f92f 	bl	8000b28 <__aeabi_fsub>
 80028ca:	e7e2      	b.n	8002892 <HAL_UART_RxCpltCallback+0x5a>
						R_Motor.f_Kp-=0.1;break;
 80028cc:	6920      	ldr	r0, [r4, #16]
 80028ce:	f7fd fdab 	bl	8000428 <__aeabi_f2d>
 80028d2:	a317      	add	r3, pc, #92	; (adr r3, 8002930 <HAL_UART_RxCpltCallback+0xf8>)
 80028d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d8:	f7fd fc46 	bl	8000168 <__aeabi_dsub>
						R_Motor.f_Kp+=0.1;break;
 80028dc:	f7fe f8d0 	bl	8000a80 <__aeabi_d2f>
 80028e0:	6120      	str	r0, [r4, #16]
 80028e2:	e7d7      	b.n	8002894 <HAL_UART_RxCpltCallback+0x5c>
 80028e4:	6920      	ldr	r0, [r4, #16]
 80028e6:	f7fd fd9f 	bl	8000428 <__aeabi_f2d>
 80028ea:	a311      	add	r3, pc, #68	; (adr r3, 8002930 <HAL_UART_RxCpltCallback+0xf8>)
 80028ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f0:	f7fd fc3c 	bl	800016c <__adddf3>
 80028f4:	e7f2      	b.n	80028dc <HAL_UART_RxCpltCallback+0xa4>
						R_Motor.f_Kd-=0.1;break;
 80028f6:	69a0      	ldr	r0, [r4, #24]
 80028f8:	f7fd fd96 	bl	8000428 <__aeabi_f2d>
 80028fc:	a30c      	add	r3, pc, #48	; (adr r3, 8002930 <HAL_UART_RxCpltCallback+0xf8>)
 80028fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002902:	f7fd fc31 	bl	8000168 <__aeabi_dsub>
						R_Motor.f_Kd+=0.1;break;
 8002906:	f7fe f8bb 	bl	8000a80 <__aeabi_d2f>
 800290a:	61a0      	str	r0, [r4, #24]
 800290c:	e7c2      	b.n	8002894 <HAL_UART_RxCpltCallback+0x5c>
 800290e:	69a0      	ldr	r0, [r4, #24]
 8002910:	f7fd fd8a 	bl	8000428 <__aeabi_f2d>
 8002914:	a306      	add	r3, pc, #24	; (adr r3, 8002930 <HAL_UART_RxCpltCallback+0xf8>)
 8002916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800291a:	f7fd fc27 	bl	800016c <__adddf3>
 800291e:	e7f2      	b.n	8002906 <HAL_UART_RxCpltCallback+0xce>
						g_uint16_pwm_flag=1;break;
 8002920:	2201      	movs	r2, #1
						g_uint16_pwm_flag=0;break;
 8002922:	4b0f      	ldr	r3, [pc, #60]	; (8002960 <HAL_UART_RxCpltCallback+0x128>)
 8002924:	801a      	strh	r2, [r3, #0]
 8002926:	e7b5      	b.n	8002894 <HAL_UART_RxCpltCallback+0x5c>
 8002928:	2200      	movs	r2, #0
 800292a:	e7fa      	b.n	8002922 <HAL_UART_RxCpltCallback+0xea>
 800292c:	bd70      	pop	{r4, r5, r6, pc}
 800292e:	bf00      	nop
 8002930:	9999999a 	.word	0x9999999a
 8002934:	3fb99999 	.word	0x3fb99999
 8002938:	40004400 	.word	0x40004400
 800293c:	20000221 	.word	0x20000221
 8002940:	2000091c 	.word	0x2000091c
 8002944:	2000095c 	.word	0x2000095c
 8002948:	40013800 	.word	0x40013800
 800294c:	20000222 	.word	0x20000222
 8002950:	2000064c 	.word	0x2000064c
 8002954:	42c80000 	.word	0x42c80000
 8002958:	44bb8000 	.word	0x44bb8000
 800295c:	c4bb8000 	.word	0xc4bb8000
 8002960:	20000430 	.word	0x20000430

08002964 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002964:	4770      	bx	lr
	...

08002968 <InitMotor_R>:

void InitMotor_R(  Motor_Val *pmotor)
{


	pmotor -> f_Kp = 0.0 ;	//4.5
 8002968:	2300      	movs	r3, #0
	pmotor -> f_Ki =  0.00001;	//	0.00001
 800296a:	4a05      	ldr	r2, [pc, #20]	; (8002980 <InitMotor_R+0x18>)
	pmotor -> f_Kp = 0.0 ;	//4.5
 800296c:	6103      	str	r3, [r0, #16]
	pmotor -> f_Ki =  0.00001;	//	0.00001
 800296e:	6142      	str	r2, [r0, #20]
	pmotor -> f_Kd = 0.0;	//	4.0

	pmotor -> f_Accel = 6600;
 8002970:	4a04      	ldr	r2, [pc, #16]	; (8002984 <InitMotor_R+0x1c>)
	pmotor -> f_Kd = 0.0;	//	4.0
 8002972:	6183      	str	r3, [r0, #24]
	pmotor -> f_Accel = 6600;
 8002974:	f8c0 21fc 	str.w	r2, [r0, #508]	; 0x1fc
	pmotor -> f_User_Velocity = 0.0;
 8002978:	6343      	str	r3, [r0, #52]	; 0x34
	pmotor->f_Distace_Sum=0;
 800297a:	60c3      	str	r3, [r0, #12]
	pmotor->f_Tick_Distance=0;
 800297c:	6083      	str	r3, [r0, #8]
 800297e:	4770      	bx	lr
 8002980:	3727c5ac 	.word	0x3727c5ac
 8002984:	45ce4000 	.word	0x45ce4000

08002988 <HAL_TIM_PeriodElapsedCallback>:

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002988:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
if(htim->Instance == TIM4)
 800298c:	6802      	ldr	r2, [r0, #0]
 800298e:	4b87      	ldr	r3, [pc, #540]	; (8002bac <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002990:	429a      	cmp	r2, r3
 8002992:	f040 8178 	bne.w	8002c86 <HAL_TIM_PeriodElapsedCallback+0x2fe>
{
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 8002996:	f44f 7180 	mov.w	r1, #256	; 0x100
 800299a:	4885      	ldr	r0, [pc, #532]	; (8002bb0 <HAL_TIM_PeriodElapsedCallback+0x228>)
 800299c:	f7fe fda3 	bl	80014e6 <HAL_GPIO_TogglePin>
	int z;
	//HAL_ADC_Stop_DMA(&hadc1);
	//stopcputimer FIRST
	L_Motor.f_posadjrate=R_Motor.f_posadjrate=1;
 80029a0:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80029a4:	4c83      	ldr	r4, [pc, #524]	; (8002bb4 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 80029a6:	4e84      	ldr	r6, [pc, #528]	; (8002bb8 <HAL_TIM_PeriodElapsedCallback+0x230>)
 80029a8:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
 80029ac:	f8c6 31f8 	str.w	r3, [r6, #504]	; 0x1f8
	R_Motor.U16Qep_Sample = TIM2->CNT;//
 80029b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80029b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
	R_Motor.i16QepVal = 1*(( R_Motor.U16Qep_Sample > 1024 )? -( R_Motor.U16Qep_Sample - 2049 ) : -( R_Motor.U16Qep_Sample ));
	//L_Motor.i16QepVal = ( L_Motor.U16Qep_Sample > 1024 )? (L_Motor.U16Qep_Sample - 2049 ) : L_Motor.U16Qep_Sample;


	//
	TIM2->CNT=0;   //
 80029b6:	2200      	movs	r2, #0
	R_Motor.U16Qep_Sample = TIM2->CNT;//
 80029b8:	b29b      	uxth	r3, r3
 80029ba:	8023      	strh	r3, [r4, #0]
	R_Motor.i16QepVal = 1*(( R_Motor.U16Qep_Sample > 1024 )? -( R_Motor.U16Qep_Sample - 2049 ) : -( R_Motor.U16Qep_Sample ));
 80029bc:	8823      	ldrh	r3, [r4, #0]
 80029be:	b29b      	uxth	r3, r3
 80029c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80029c4:	8823      	ldrh	r3, [r4, #0]
 80029c6:	bf86      	itte	hi
 80029c8:	f5c3 6300 	rsbhi	r3, r3, #2048	; 0x800
 80029cc:	3301      	addhi	r3, #1
 80029ce:	425b      	negls	r3, r3
 80029d0:	b21b      	sxth	r3, r3
 80029d2:	80a3      	strh	r3, [r4, #4]
	TIM2->CNT=0;   //
 80029d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80029d8:	625a      	str	r2, [r3, #36]	; 0x24
	//TIM1->CNT=0; //
	//   .
	R_Motor.f_Tick_Distance = (R_Motor.i16QepVal)*PULSE_TO_DIS_R;
 80029da:	88a0      	ldrh	r0, [r4, #4]
 80029dc:	b200      	sxth	r0, r0
 80029de:	f7fe f959 	bl	8000c94 <__aeabi_i2f>
 80029e2:	4976      	ldr	r1, [pc, #472]	; (8002bbc <HAL_TIM_PeriodElapsedCallback+0x234>)
 80029e4:	f7fe f9aa 	bl	8000d3c <__aeabi_fmul>
 80029e8:	60a0      	str	r0, [r4, #8]
	//L_Motor.f_Tick_Distance = (L_Motor.i16QepVal)*PULSE_TO_DIS_L;

	//     .
	R_Motor.f_Distace_Sum +=  R_Motor.f_Tick_Distance;
 80029ea:	68a0      	ldr	r0, [r4, #8]
 80029ec:	68e1      	ldr	r1, [r4, #12]
 80029ee:	f7fe f89d 	bl	8000b2c <__addsf3>
 80029f2:	60e0      	str	r0, [r4, #12]
	//L_Motor.f_Distace_Sum +=  L_Motor.f_Tick_Distance;

	//        .
	R_Motor.f_Remaning_Disatance = R_Motor.f_User_Distacne - R_Motor.f_Distace_Sum;
 80029f4:	69e0      	ldr	r0, [r4, #28]
 80029f6:	68e1      	ldr	r1, [r4, #12]
 80029f8:	f7fe f896 	bl	8000b28 <__aeabi_fsub>
 80029fc:	6220      	str	r0, [r4, #32]
	//L_Motor.f_Remaning_Disatance = L_Motor.f_User_Distacne - L_Motor.f_Distace_Sum;

	//  QEP    .
	R_Motor.f_Current_Velocity = R_Motor.i16QepVal * PULSE_TO_VEL_R;
 80029fe:	88a0      	ldrh	r0, [r4, #4]
 8002a00:	b200      	sxth	r0, r0
 8002a02:	f7fe f947 	bl	8000c94 <__aeabi_i2f>
 8002a06:	496e      	ldr	r1, [pc, #440]	; (8002bc0 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8002a08:	f7fe f998 	bl	8000d3c <__aeabi_fmul>
 8002a0c:	6260      	str	r0, [r4, #36]	; 0x24
	//L_Motor.f_Current_Velocity = L_Motor.i16QepVal * PULSE_TO_VEL_L;
	//  
	if((abs( R_Motor.f_Remaning_Disatance ) <= R_Motor.f_StopDistance ) && !( R_Motor.Stop_Flag ) )
 8002a0e:	6a20      	ldr	r0, [r4, #32]
 8002a10:	f7fd fd0a 	bl	8000428 <__aeabi_f2d>
 8002a14:	f000 fbef 	bl	80031f6 <abs>
 8002a18:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8002a1a:	f7fe f93b 	bl	8000c94 <__aeabi_i2f>
 8002a1e:	4629      	mov	r1, r5
 8002a20:	f7fe fb34 	bl	800108c <__aeabi_fcmple>
 8002a24:	b168      	cbz	r0, 8002a42 <HAL_TIM_PeriodElapsedCallback+0xba>
 8002a26:	88e3      	ldrh	r3, [r4, #6]
 8002a28:	b21b      	sxth	r3, r3
 8002a2a:	b953      	cbnz	r3, 8002a42 <HAL_TIM_PeriodElapsedCallback+0xba>
	{
		R_Motor.f_User_Velocity = R_Motor.f_Decel_Velocity;
 8002a2c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c

		if( R_Motor.f_Decel_Velocity == 0 )
 8002a2e:	2100      	movs	r1, #0
		R_Motor.f_User_Velocity = R_Motor.f_Decel_Velocity;
 8002a30:	6363      	str	r3, [r4, #52]	; 0x34
		if( R_Motor.f_Decel_Velocity == 0 )
 8002a32:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8002a34:	f7fe fb16 	bl	8001064 <__aeabi_fcmpeq>
 8002a38:	2800      	cmp	r0, #0
 8002a3a:	f000 8098 	beq.w	8002b6e <HAL_TIM_PeriodElapsedCallback+0x1e6>
			R_Motor.Stop_Flag = 1;
 8002a3e:	2301      	movs	r3, #1
		else
			R_Motor.Stop_Flag = 2;
 8002a40:	80e3      	strh	r3, [r4, #6]
//			L_Motor.Stop_Flag = 2;
//	}

	//

	if(R_Motor.f_User_Velocity > R_Motor.f_Next_Velocity)
 8002a42:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002a44:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002a46:	f7fe fb35 	bl	80010b4 <__aeabi_fcmpgt>
 8002a4a:	2800      	cmp	r0, #0
 8002a4c:	f000 8091 	beq.w	8002b72 <HAL_TIM_PeriodElapsedCallback+0x1ea>
	{
		R_Motor.f_Next_Velocity += TimeTick * R_Motor.f_Accel;
 8002a50:	f8d4 01fc 	ldr.w	r0, [r4, #508]	; 0x1fc
 8002a54:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8002a56:	495b      	ldr	r1, [pc, #364]	; (8002bc4 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8002a58:	f7fe f970 	bl	8000d3c <__aeabi_fmul>
 8002a5c:	4629      	mov	r1, r5
 8002a5e:	f7fe f865 	bl	8000b2c <__addsf3>
 8002a62:	6320      	str	r0, [r4, #48]	; 0x30
		if(R_Motor.f_User_Velocity < R_Motor.f_Next_Velocity)
 8002a64:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002a66:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002a68:	f7fe fb06 	bl	8001078 <__aeabi_fcmplt>
			R_Motor.f_Next_Velocity = R_Motor.f_User_Velocity;
	}
	else if(R_Motor.f_User_Velocity < R_Motor.f_Next_Velocity)
	{
		R_Motor.f_Next_Velocity -= TimeTick * R_Motor.f_Accel;
		if(R_Motor.f_User_Velocity > R_Motor.f_Next_Velocity)
 8002a6c:	b108      	cbz	r0, 8002a72 <HAL_TIM_PeriodElapsedCallback+0xea>
			R_Motor.f_Next_Velocity = R_Motor.f_User_Velocity;
 8002a6e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002a70:	6323      	str	r3, [r4, #48]	; 0x30
//			L_Motor.f_Next_Velocity = L_Motor.f_User_Velocity;
//	}



	R_Motor.f_Current_Velocity_temp[0]=R_Motor.f_Current_Velocity;
 8002a72:	6a63      	ldr	r3, [r4, #36]	; 0x24
	R_Motor.f_Current_Velocity_av-=R_Motor.f_Current_Velocity_temp[99]/100;
 8002a74:	4954      	ldr	r1, [pc, #336]	; (8002bc8 <HAL_TIM_PeriodElapsedCallback+0x240>)
	R_Motor.f_Current_Velocity_temp[0]=R_Motor.f_Current_Velocity;
 8002a76:	6663      	str	r3, [r4, #100]	; 0x64
	R_Motor.f_Current_Velocity_av-=R_Motor.f_Current_Velocity_temp[99]/100;
 8002a78:	f8d4 01f0 	ldr.w	r0, [r4, #496]	; 0x1f0
 8002a7c:	f7fe fa12 	bl	8000ea4 <__aeabi_fdiv>
 8002a80:	f8d4 51f4 	ldr.w	r5, [r4, #500]	; 0x1f4
 8002a84:	4601      	mov	r1, r0
 8002a86:	4628      	mov	r0, r5
 8002a88:	f7fe f84e 	bl	8000b28 <__aeabi_fsub>
	//L_Motor.f_Current_Velocity_temp[0]=L_Motor.f_Current_Velocity;
	//L_Motor.f_Current_Velocity_av-=L_Motor.f_Current_Velocity_temp[99]/100;
	for(z=99;z>0;z--)
 8002a8c:	2563      	movs	r5, #99	; 0x63
	R_Motor.f_Current_Velocity_av-=R_Motor.f_Current_Velocity_temp[99]/100;
 8002a8e:	f8c4 01f4 	str.w	r0, [r4, #500]	; 0x1f4
		{
			R_Motor.f_Current_Velocity_temp[z]=R_Motor.f_Current_Velocity_temp[z-1];
 8002a92:	f105 0317 	add.w	r3, r5, #23
 8002a96:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8002a9a:	685a      	ldr	r2, [r3, #4]
 8002a9c:	f105 0318 	add.w	r3, r5, #24
 8002aa0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
	for(z=99;z>0;z--)
 8002aa4:	3d01      	subs	r5, #1
			R_Motor.f_Current_Velocity_temp[z]=R_Motor.f_Current_Velocity_temp[z-1];
 8002aa6:	605a      	str	r2, [r3, #4]
	for(z=99;z>0;z--)
 8002aa8:	d1f3      	bne.n	8002a92 <HAL_TIM_PeriodElapsedCallback+0x10a>
			//L_Motor.f_Current_Velocity_temp[z]=L_Motor.f_Current_Velocity_temp[z-1];
		}



	R_Motor.f_Current_Velocity_av+=R_Motor.f_Current_Velocity_temp[0]/100;
 8002aaa:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8002aac:	f8d4 71f4 	ldr.w	r7, [r4, #500]	; 0x1f4
 8002ab0:	4945      	ldr	r1, [pc, #276]	; (8002bc8 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8002ab2:	f7fe f9f7 	bl	8000ea4 <__aeabi_fdiv>
 8002ab6:	4639      	mov	r1, r7
 8002ab8:	f7fe f838 	bl	8000b2c <__addsf3>
 8002abc:	f8c4 01f4 	str.w	r0, [r4, #500]	; 0x1f4
//	else
//	{
//		gStopcount = 0;
//		gMovestate = OFF;
//	}
	if( ( R_Motor.Stop_Flag == 1 ) && ( R_Motor.f_Current_Velocity == 0 ))
 8002ac0:	f8b4 8006 	ldrh.w	r8, [r4, #6]
 8002ac4:	4f41      	ldr	r7, [pc, #260]	; (8002bcc <HAL_TIM_PeriodElapsedCallback+0x244>)
 8002ac6:	fa0f f388 	sxth.w	r3, r8
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d168      	bne.n	8002ba0 <HAL_TIM_PeriodElapsedCallback+0x218>
 8002ace:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	f7fe fac7 	bl	8001064 <__aeabi_fcmpeq>
 8002ad6:	2800      	cmp	r0, #0
 8002ad8:	d062      	beq.n	8002ba0 <HAL_TIM_PeriodElapsedCallback+0x218>
		{
			gStopcount++;
 8002ada:	883b      	ldrh	r3, [r7, #0]
 8002adc:	3301      	adds	r3, #1
 8002ade:	b29b      	uxth	r3, r3
 8002ae0:	803b      	strh	r3, [r7, #0]
			if( gStopcount > 3 )
 8002ae2:	883b      	ldrh	r3, [r7, #0]
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	2b03      	cmp	r3, #3
 8002ae8:	d903      	bls.n	8002af2 <HAL_TIM_PeriodElapsedCallback+0x16a>
			{
				gMovestate = ON;
 8002aea:	4b39      	ldr	r3, [pc, #228]	; (8002bd0 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8002aec:	f8a3 8000 	strh.w	r8, [r3]
				gStopcount = 0;
 8002af0:	803d      	strh	r5, [r7, #0]




	// PID
	R_Motor.f_ErrVelocitySum -= R_Motor.f_ErrVelocity[ 3 ];
 8002af2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002af4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002af6:	f7fe f817 	bl	8000b28 <__aeabi_fsub>
 8002afa:	64a0      	str	r0, [r4, #72]	; 0x48
	R_Motor.f_ErrVelocity[ 3 ]	= R_Motor.f_ErrVelocity[ 2 ];
 8002afc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002afe:	6463      	str	r3, [r4, #68]	; 0x44
	R_Motor.f_ErrVelocity[ 2 ]	= R_Motor.f_ErrVelocity[ 1 ];
 8002b00:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002b02:	6423      	str	r3, [r4, #64]	; 0x40
	R_Motor.f_ErrVelocity[ 1 ]	= R_Motor.f_ErrVelocity[ 0 ];
 8002b04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b06:	63e3      	str	r3, [r4, #60]	; 0x3c
	R_Motor.f_ErrVelocity[ 0 ]	= R_Motor.f_Next_Velocity - R_Motor.f_Current_Velocity;//R_Motor.q26posadjrate
 8002b08:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8002b0a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002b0c:	f7fe f80c 	bl	8000b28 <__aeabi_fsub>
 8002b10:	63a0      	str	r0, [r4, #56]	; 0x38
	R_Motor.f_ErrVelocitySum += R_Motor.f_ErrVelocity[ 0 ];
 8002b12:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002b14:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002b16:	f7fe f809 	bl	8000b2c <__addsf3>
 8002b1a:	64a0      	str	r0, [r4, #72]	; 0x48

	R_Motor.f_proportionalterm = R_Motor.f_Kp * R_Motor.f_ErrVelocity[ 0 ];
 8002b1c:	6920      	ldr	r0, [r4, #16]
 8002b1e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002b20:	f7fe f90c 	bl	8000d3c <__aeabi_fmul>
 8002b24:	64e0      	str	r0, [r4, #76]	; 0x4c
	R_Motor.f_derivativeterm = R_Motor.f_Kd * ( ( R_Motor.f_ErrVelocity[ 0 ] - R_Motor.f_ErrVelocity[ 3 ] ) +  ( R_Motor.f_ErrVelocity[ 1 ] - R_Motor.f_ErrVelocity[ 2 ] ) );
 8002b26:	69a5      	ldr	r5, [r4, #24]
 8002b28:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002b2a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8002b2c:	f7fd fffc 	bl	8000b28 <__aeabi_fsub>
 8002b30:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
 8002b34:	f8d4 9040 	ldr.w	r9, [r4, #64]	; 0x40
 8002b38:	4607      	mov	r7, r0
 8002b3a:	4649      	mov	r1, r9
 8002b3c:	4640      	mov	r0, r8
 8002b3e:	f7fd fff3 	bl	8000b28 <__aeabi_fsub>
 8002b42:	4601      	mov	r1, r0
 8002b44:	4638      	mov	r0, r7
 8002b46:	f7fd fff1 	bl	8000b2c <__addsf3>
 8002b4a:	4629      	mov	r1, r5
 8002b4c:	f7fe f8f6 	bl	8000d3c <__aeabi_fmul>
 8002b50:	6520      	str	r0, [r4, #80]	; 0x50
	R_Motor.f_integralterm =  R_Motor.f_Ki * R_Motor.f_ErrVelocitySum ;
 8002b52:	6960      	ldr	r0, [r4, #20]
 8002b54:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8002b56:	f7fe f8f1 	bl	8000d3c <__aeabi_fmul>

	if( R_Motor.f_integralterm > MAX_I_TERM )
 8002b5a:	4d1e      	ldr	r5, [pc, #120]	; (8002bd4 <HAL_TIM_PeriodElapsedCallback+0x24c>)
	R_Motor.f_integralterm =  R_Motor.f_Ki * R_Motor.f_ErrVelocitySum ;
 8002b5c:	6560      	str	r0, [r4, #84]	; 0x54
	if( R_Motor.f_integralterm > MAX_I_TERM )
 8002b5e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002b60:	4629      	mov	r1, r5
 8002b62:	f7fe faa7 	bl	80010b4 <__aeabi_fcmpgt>
 8002b66:	2800      	cmp	r0, #0
 8002b68:	d036      	beq.n	8002bd8 <HAL_TIM_PeriodElapsedCallback+0x250>
		R_Motor.f_integralterm = MAX_I_TERM;
	else if( R_Motor.f_integralterm < MIN_I_TERM )
		R_Motor.f_integralterm = MIN_I_TERM;
 8002b6a:	6565      	str	r5, [r4, #84]	; 0x54
 8002b6c:	e03b      	b.n	8002be6 <HAL_TIM_PeriodElapsedCallback+0x25e>
			R_Motor.Stop_Flag = 2;
 8002b6e:	2302      	movs	r3, #2
 8002b70:	e766      	b.n	8002a40 <HAL_TIM_PeriodElapsedCallback+0xb8>
	else if(R_Motor.f_User_Velocity < R_Motor.f_Next_Velocity)
 8002b72:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002b74:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002b76:	f7fe fa7f 	bl	8001078 <__aeabi_fcmplt>
 8002b7a:	2800      	cmp	r0, #0
 8002b7c:	f43f af79 	beq.w	8002a72 <HAL_TIM_PeriodElapsedCallback+0xea>
		R_Motor.f_Next_Velocity -= TimeTick * R_Motor.f_Accel;
 8002b80:	f8d4 01fc 	ldr.w	r0, [r4, #508]	; 0x1fc
 8002b84:	490f      	ldr	r1, [pc, #60]	; (8002bc4 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8002b86:	f7fe f8d9 	bl	8000d3c <__aeabi_fmul>
 8002b8a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8002b8c:	4601      	mov	r1, r0
 8002b8e:	4628      	mov	r0, r5
 8002b90:	f7fd ffca 	bl	8000b28 <__aeabi_fsub>
 8002b94:	6320      	str	r0, [r4, #48]	; 0x30
		if(R_Motor.f_User_Velocity > R_Motor.f_Next_Velocity)
 8002b96:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002b98:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002b9a:	f7fe fa8b 	bl	80010b4 <__aeabi_fcmpgt>
 8002b9e:	e765      	b.n	8002a6c <HAL_TIM_PeriodElapsedCallback+0xe4>
			gStopcount = 0;
 8002ba0:	2300      	movs	r3, #0
			gMovestate = OFF;
 8002ba2:	4a0b      	ldr	r2, [pc, #44]	; (8002bd0 <HAL_TIM_PeriodElapsedCallback+0x248>)
			gStopcount = 0;
 8002ba4:	803b      	strh	r3, [r7, #0]
			gMovestate = OFF;
 8002ba6:	8013      	strh	r3, [r2, #0]
 8002ba8:	e7a3      	b.n	8002af2 <HAL_TIM_PeriodElapsedCallback+0x16a>
 8002baa:	bf00      	nop
 8002bac:	40000800 	.word	0x40000800
 8002bb0:	40010c00 	.word	0x40010c00
 8002bb4:	2000064c 	.word	0x2000064c
 8002bb8:	20000448 	.word	0x20000448
 8002bbc:	3c036a83 	.word	0x3c036a83
 8002bc0:	4182f548 	.word	0x4182f548
 8002bc4:	3a03126f 	.word	0x3a03126f
 8002bc8:	42c80000 	.word	0x42c80000
 8002bcc:	2000042e 	.word	0x2000042e
 8002bd0:	20000432 	.word	0x20000432
 8002bd4:	40a00000 	.word	0x40a00000
	else if( R_Motor.f_integralterm < MIN_I_TERM )
 8002bd8:	4d39      	ldr	r5, [pc, #228]	; (8002cc0 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8002bda:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002bdc:	4629      	mov	r1, r5
 8002bde:	f7fe fa4b 	bl	8001078 <__aeabi_fcmplt>
 8002be2:	2800      	cmp	r0, #0
 8002be4:	d1c1      	bne.n	8002b6a <HAL_TIM_PeriodElapsedCallback+0x1e2>

	R_Motor.f_pidoutterm += R_Motor.f_proportionalterm + R_Motor.f_derivativeterm + R_Motor.f_integralterm;
 8002be6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002be8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002bea:	6d67      	ldr	r7, [r4, #84]	; 0x54
 8002bec:	6da5      	ldr	r5, [r4, #88]	; 0x58
 8002bee:	f7fd ff9d 	bl	8000b2c <__addsf3>
 8002bf2:	4639      	mov	r1, r7
 8002bf4:	f7fd ff9a 	bl	8000b2c <__addsf3>
 8002bf8:	4629      	mov	r1, r5
 8002bfa:	f7fd ff97 	bl	8000b2c <__addsf3>





	if(g_uint16_pwm_flag == 1)
 8002bfe:	4b31      	ldr	r3, [pc, #196]	; (8002cc4 <HAL_TIM_PeriodElapsedCallback+0x33c>)
	R_Motor.f_pidoutterm += R_Motor.f_proportionalterm + R_Motor.f_derivativeterm + R_Motor.f_integralterm;
 8002c00:	65a0      	str	r0, [r4, #88]	; 0x58
	if(g_uint16_pwm_flag == 1)
 8002c02:	881b      	ldrh	r3, [r3, #0]
 8002c04:	4d30      	ldr	r5, [pc, #192]	; (8002cc8 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8002c06:	b29b      	uxth	r3, r3
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d155      	bne.n	8002cb8 <HAL_TIM_PeriodElapsedCallback+0x330>
	{

		if( R_Motor.f_pidoutterm >= 0 )
 8002c0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c0e:	2100      	movs	r1, #0
 8002c10:	f7fe fa46 	bl	80010a0 <__aeabi_fcmpge>
 8002c14:	2800      	cmp	r0, #0
 8002c16:	d038      	beq.n	8002c8a <HAL_TIM_PeriodElapsedCallback+0x302>
		{
			if( R_Motor.f_pidoutterm > MAX_PID_OUT )
 8002c18:	4f2c      	ldr	r7, [pc, #176]	; (8002ccc <HAL_TIM_PeriodElapsedCallback+0x344>)
 8002c1a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c1c:	4639      	mov	r1, r7
 8002c1e:	f7fe fa49 	bl	80010b4 <__aeabi_fcmpgt>
 8002c22:	b100      	cbz	r0, 8002c26 <HAL_TIM_PeriodElapsedCallback+0x29e>
				R_Motor.f_pidoutterm = MAX_PID_OUT;
 8002c24:	65a7      	str	r7, [r4, #88]	; 0x58

			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8002c26:	2201      	movs	r2, #1
 8002c28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c2c:	4828      	ldr	r0, [pc, #160]	; (8002cd0 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8002c2e:	f7fe fc55 	bl	80014dc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8002c32:	2200      	movs	r2, #0
 8002c34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002c38:	4825      	ldr	r0, [pc, #148]	; (8002cd0 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8002c3a:	f7fe fc4f 	bl	80014dc <HAL_GPIO_WritePin>


			R_Motor.f_pidoutresult =  R_Motor.f_pidoutterm  ;
 8002c3e:	6da3      	ldr	r3, [r4, #88]	; 0x58

			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);


			R_Motor.f_pidoutresult = -1 * (R_Motor.f_pidoutterm);
 8002c40:	65e3      	str	r3, [r4, #92]	; 0x5c
			__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_3,(uint32_t)R_Motor.f_pidoutresult*PWM_CONVERT);//PWM  8400
 8002c42:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002c44:	f7fe fa40 	bl	80010c8 <__aeabi_f2uiz>
 8002c48:	f7fe f820 	bl	8000c8c <__aeabi_ui2f>
 8002c4c:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 8002c50:	f7fe f874 	bl	8000d3c <__aeabi_fmul>
 8002c54:	f7fe fa38 	bl	80010c8 <__aeabi_f2uiz>
 8002c58:	682d      	ldr	r5, [r5, #0]
 8002c5a:	63e8      	str	r0, [r5, #60]	; 0x3c
		//__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,0);
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
	}

	//__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_1,g_servo_pulse);// 
	g_u16motortic++;
 8002c5c:	4a1d      	ldr	r2, [pc, #116]	; (8002cd4 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8002c5e:	8813      	ldrh	r3, [r2, #0]
 8002c60:	3301      	adds	r3, #1
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	8013      	strh	r3, [r2, #0]
	R_Motor.U16Tick++;
 8002c66:	8863      	ldrh	r3, [r4, #2]
	L_Motor.U16Tick++;
	gUserTimeCnt++;
 8002c68:	4a1b      	ldr	r2, [pc, #108]	; (8002cd8 <HAL_TIM_PeriodElapsedCallback+0x350>)
	R_Motor.U16Tick++;
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	8063      	strh	r3, [r4, #2]
	L_Motor.U16Tick++;
 8002c70:	8873      	ldrh	r3, [r6, #2]
 8002c72:	3301      	adds	r3, #1
 8002c74:	b29b      	uxth	r3, r3
 8002c76:	8073      	strh	r3, [r6, #2]
	gUserTimeCnt++;
 8002c78:	6813      	ldr	r3, [r2, #0]
 8002c7a:	3301      	adds	r3, #1
 8002c7c:	6013      	str	r3, [r2, #0]
	gsamplecount++;
 8002c7e:	4a17      	ldr	r2, [pc, #92]	; (8002cdc <HAL_TIM_PeriodElapsedCallback+0x354>)
 8002c80:	6813      	ldr	r3, [r2, #0]
 8002c82:	3301      	adds	r3, #1
 8002c84:	6013      	str	r3, [r2, #0]
 8002c86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if( R_Motor.f_pidoutterm < MIN_PID_OUT )
 8002c8a:	4f15      	ldr	r7, [pc, #84]	; (8002ce0 <HAL_TIM_PeriodElapsedCallback+0x358>)
 8002c8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c8e:	4639      	mov	r1, r7
 8002c90:	f7fe f9f2 	bl	8001078 <__aeabi_fcmplt>
 8002c94:	b100      	cbz	r0, 8002c98 <HAL_TIM_PeriodElapsedCallback+0x310>
				R_Motor.f_pidoutterm = MIN_PID_OUT;
 8002c96:	65a7      	str	r7, [r4, #88]	; 0x58
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c9e:	480c      	ldr	r0, [pc, #48]	; (8002cd0 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8002ca0:	f7fe fc1c 	bl	80014dc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002caa:	4809      	ldr	r0, [pc, #36]	; (8002cd0 <HAL_TIM_PeriodElapsedCallback+0x348>)
 8002cac:	f7fe fc16 	bl	80014dc <HAL_GPIO_WritePin>
			R_Motor.f_pidoutresult = -1 * (R_Motor.f_pidoutterm);
 8002cb0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002cb2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002cb6:	e7c3      	b.n	8002c40 <HAL_TIM_PeriodElapsedCallback+0x2b8>
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_1,0);
 8002cb8:	2200      	movs	r2, #0
 8002cba:	682b      	ldr	r3, [r5, #0]
 8002cbc:	635a      	str	r2, [r3, #52]	; 0x34
 8002cbe:	e7cd      	b.n	8002c5c <HAL_TIM_PeriodElapsedCallback+0x2d4>
 8002cc0:	c0a00000 	.word	0xc0a00000
 8002cc4:	20000430 	.word	0x20000430
 8002cc8:	2000089c 	.word	0x2000089c
 8002ccc:	460c8c00 	.word	0x460c8c00
 8002cd0:	40010c00 	.word	0x40010c00
 8002cd4:	2000042c 	.word	0x2000042c
 8002cd8:	20000438 	.word	0x20000438
 8002cdc:	2000084c 	.word	0x2000084c
 8002ce0:	c60c8c00 	.word	0xc60c8c00

08002ce4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002ce4:	4b0e      	ldr	r3, [pc, #56]	; (8002d20 <HAL_MspInit+0x3c>)
{
 8002ce6:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8002ce8:	699a      	ldr	r2, [r3, #24]
 8002cea:	f042 0201 	orr.w	r2, r2, #1
 8002cee:	619a      	str	r2, [r3, #24]
 8002cf0:	699a      	ldr	r2, [r3, #24]
 8002cf2:	f002 0201 	and.w	r2, r2, #1
 8002cf6:	9200      	str	r2, [sp, #0]
 8002cf8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cfa:	69da      	ldr	r2, [r3, #28]
 8002cfc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002d00:	61da      	str	r2, [r3, #28]
 8002d02:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002d04:	4a07      	ldr	r2, [pc, #28]	; (8002d24 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d0a:	9301      	str	r3, [sp, #4]
 8002d0c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002d0e:	6853      	ldr	r3, [r2, #4]
 8002d10:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002d14:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002d18:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d1a:	b002      	add	sp, #8
 8002d1c:	4770      	bx	lr
 8002d1e:	bf00      	nop
 8002d20:	40021000 	.word	0x40021000
 8002d24:	40010000 	.word	0x40010000

08002d28 <NMI_Handler>:
 8002d28:	4770      	bx	lr

08002d2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d2a:	e7fe      	b.n	8002d2a <HardFault_Handler>

08002d2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d2c:	e7fe      	b.n	8002d2c <MemManage_Handler>

08002d2e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d2e:	e7fe      	b.n	8002d2e <BusFault_Handler>

08002d30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d30:	e7fe      	b.n	8002d30 <UsageFault_Handler>

08002d32 <SVC_Handler>:
 8002d32:	4770      	bx	lr

08002d34 <DebugMon_Handler>:
 8002d34:	4770      	bx	lr

08002d36 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d36:	4770      	bx	lr

08002d38 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d38:	f7fe ba1c 	b.w	8001174 <HAL_IncTick>

08002d3c <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002d3c:	4801      	ldr	r0, [pc, #4]	; (8002d44 <TIM3_IRQHandler+0x8>)
 8002d3e:	f7fe bfd0 	b.w	8001ce2 <HAL_TIM_IRQHandler>
 8002d42:	bf00      	nop
 8002d44:	2000089c 	.word	0x2000089c

08002d48 <TIM4_IRQHandler>:
void TIM4_IRQHandler(void)
{
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002d48:	4801      	ldr	r0, [pc, #4]	; (8002d50 <TIM4_IRQHandler+0x8>)
 8002d4a:	f7fe bfca 	b.w	8001ce2 <HAL_TIM_IRQHandler>
 8002d4e:	bf00      	nop
 8002d50:	2000085c 	.word	0x2000085c

08002d54 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002d54:	4801      	ldr	r0, [pc, #4]	; (8002d5c <USART1_IRQHandler+0x8>)
 8002d56:	f7ff bbb7 	b.w	80024c8 <HAL_UART_IRQHandler>
 8002d5a:	bf00      	nop
 8002d5c:	2000091c 	.word	0x2000091c

08002d60 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002d60:	4801      	ldr	r0, [pc, #4]	; (8002d68 <USART2_IRQHandler+0x8>)
 8002d62:	f7ff bbb1 	b.w	80024c8 <HAL_UART_IRQHandler>
 8002d66:	bf00      	nop
 8002d68:	2000095c 	.word	0x2000095c

08002d6c <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002d6c:	4b0f      	ldr	r3, [pc, #60]	; (8002dac <SystemInit+0x40>)
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	f042 0201 	orr.w	r2, r2, #1
 8002d74:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002d76:	6859      	ldr	r1, [r3, #4]
 8002d78:	4a0d      	ldr	r2, [pc, #52]	; (8002db0 <SystemInit+0x44>)
 8002d7a:	400a      	ands	r2, r1
 8002d7c:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002d84:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002d88:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d90:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002d92:	685a      	ldr	r2, [r3, #4]
 8002d94:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002d98:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002d9a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002d9e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002da0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002da4:	4b03      	ldr	r3, [pc, #12]	; (8002db4 <SystemInit+0x48>)
 8002da6:	609a      	str	r2, [r3, #8]
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	40021000 	.word	0x40021000
 8002db0:	f8ff0000 	.word	0xf8ff0000
 8002db4:	e000ed00 	.word	0xe000ed00

08002db8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002db8:	b510      	push	{r4, lr}
 8002dba:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 8002dbc:	2100      	movs	r1, #0
 8002dbe:	2224      	movs	r2, #36	; 0x24
 8002dc0:	a803      	add	r0, sp, #12
 8002dc2:	f000 fa41 	bl	8003248 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002dc6:	2400      	movs	r4, #0

  htim2.Instance = TIM2;
 8002dc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002dcc:	480f      	ldr	r0, [pc, #60]	; (8002e0c <MX_TIM2_Init+0x54>)
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002dce:	a903      	add	r1, sp, #12
  htim2.Init.Prescaler = 0;
 8002dd0:	e880 0018 	stmia.w	r0, {r3, r4}
  htim2.Init.Period = 2048-1;
 8002dd4:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002dd8:	60c3      	str	r3, [r0, #12]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002dda:	2301      	movs	r3, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ddc:	9401      	str	r4, [sp, #4]
 8002dde:	9402      	str	r4, [sp, #8]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002de0:	6084      	str	r4, [r0, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002de2:	6104      	str	r4, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002de4:	6184      	str	r4, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002de6:	9303      	str	r3, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002de8:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002dea:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002dec:	f7ff f888 	bl	8001f00 <HAL_TIM_Encoder_Init>
 8002df0:	b108      	cbz	r0, 8002df6 <MX_TIM2_Init+0x3e>
  {
    Error_Handler();
 8002df2:	f7ff fdb7 	bl	8002964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002df6:	a901      	add	r1, sp, #4
 8002df8:	4804      	ldr	r0, [pc, #16]	; (8002e0c <MX_TIM2_Init+0x54>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dfa:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dfc:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002dfe:	f7ff f979 	bl	80020f4 <HAL_TIMEx_MasterConfigSynchronization>
 8002e02:	b108      	cbz	r0, 8002e08 <MX_TIM2_Init+0x50>
  {
    Error_Handler();
 8002e04:	f7ff fdae 	bl	8002964 <Error_Handler>
  }

}
 8002e08:	b00c      	add	sp, #48	; 0x30
 8002e0a:	bd10      	pop	{r4, pc}
 8002e0c:	200008dc 	.word	0x200008dc

08002e10 <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim3);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002e10:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e12:	2210      	movs	r2, #16
 8002e14:	2100      	movs	r1, #0
 8002e16:	a802      	add	r0, sp, #8
 8002e18:	f000 fa16 	bl	8003248 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e1c:	2300      	movs	r3, #0

  htim4.Instance = TIM4;
 8002e1e:	4814      	ldr	r0, [pc, #80]	; (8002e70 <MX_TIM4_Init+0x60>)
 8002e20:	4a14      	ldr	r2, [pc, #80]	; (8002e74 <MX_TIM4_Init+0x64>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e22:	9300      	str	r3, [sp, #0]
  htim4.Init.Prescaler = 0;
 8002e24:	e880 000c 	stmia.w	r0, {r2, r3}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 36000-1;
 8002e28:	f648 429f 	movw	r2, #35999	; 0x8c9f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e2c:	9301      	str	r3, [sp, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e2e:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 36000-1;
 8002e30:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e32:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e34:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002e36:	f7ff f82f 	bl	8001e98 <HAL_TIM_Base_Init>
 8002e3a:	b108      	cbz	r0, 8002e40 <MX_TIM4_Init+0x30>
  {
    Error_Handler();
 8002e3c:	f7ff fd92 	bl	8002964 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002e44:	a902      	add	r1, sp, #8
 8002e46:	480a      	ldr	r0, [pc, #40]	; (8002e70 <MX_TIM4_Init+0x60>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e48:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002e4a:	f7fe fe8d 	bl	8001b68 <HAL_TIM_ConfigClockSource>
 8002e4e:	b108      	cbz	r0, 8002e54 <MX_TIM4_Init+0x44>
  {
    Error_Handler();
 8002e50:	f7ff fd88 	bl	8002964 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e54:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002e56:	4669      	mov	r1, sp
 8002e58:	4805      	ldr	r0, [pc, #20]	; (8002e70 <MX_TIM4_Init+0x60>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e5a:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e5c:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002e5e:	f7ff f949 	bl	80020f4 <HAL_TIMEx_MasterConfigSynchronization>
 8002e62:	b108      	cbz	r0, 8002e68 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002e64:	f7ff fd7e 	bl	8002964 <Error_Handler>
  }

}
 8002e68:	b007      	add	sp, #28
 8002e6a:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e6e:	bf00      	nop
 8002e70:	2000085c 	.word	0x2000085c
 8002e74:	40000800 	.word	0x40000800

08002e78 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002e78:	b510      	push	{r4, lr}
 8002e7a:	4604      	mov	r4, r0
 8002e7c:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e7e:	2210      	movs	r2, #16
 8002e80:	2100      	movs	r1, #0
 8002e82:	a802      	add	r0, sp, #8
 8002e84:	f000 f9e0 	bl	8003248 <memset>
  if(tim_encoderHandle->Instance==TIM2)
 8002e88:	6823      	ldr	r3, [r4, #0]
 8002e8a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e8e:	d119      	bne.n	8002ec4 <HAL_TIM_Encoder_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e90:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002e94:	69da      	ldr	r2, [r3, #28]
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e96:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002e98:	f042 0201 	orr.w	r2, r2, #1
 8002e9c:	61da      	str	r2, [r3, #28]
 8002e9e:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea0:	4809      	ldr	r0, [pc, #36]	; (8002ec8 <HAL_TIM_Encoder_MspInit+0x50>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ea2:	f002 0201 	and.w	r2, r2, #1
 8002ea6:	9200      	str	r2, [sp, #0]
 8002ea8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eaa:	699a      	ldr	r2, [r3, #24]
 8002eac:	f042 0204 	orr.w	r2, r2, #4
 8002eb0:	619a      	str	r2, [r3, #24]
 8002eb2:	699b      	ldr	r3, [r3, #24]
 8002eb4:	f003 0304 	and.w	r3, r3, #4
 8002eb8:	9301      	str	r3, [sp, #4]
 8002eba:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ebc:	2303      	movs	r3, #3
 8002ebe:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ec0:	f7fe fa2c 	bl	800131c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002ec4:	b006      	add	sp, #24
 8002ec6:	bd10      	pop	{r4, pc}
 8002ec8:	40010800 	.word	0x40010800

08002ecc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ecc:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM3)
 8002ece:	6803      	ldr	r3, [r0, #0]
 8002ed0:	4a15      	ldr	r2, [pc, #84]	; (8002f28 <HAL_TIM_Base_MspInit+0x5c>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	d114      	bne.n	8002f00 <HAL_TIM_Base_MspInit+0x34>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ed6:	4b15      	ldr	r3, [pc, #84]	; (8002f2c <HAL_TIM_Base_MspInit+0x60>)

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002ed8:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002eda:	69da      	ldr	r2, [r3, #28]
 8002edc:	f042 0202 	orr.w	r2, r2, #2
 8002ee0:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002ee2:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ee4:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002ee6:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ee8:	f003 0302 	and.w	r3, r3, #2
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002ef0:	f7fe f976 	bl	80011e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002ef4:	201d      	movs	r0, #29
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002ef6:	f7fe f9a7 	bl	8001248 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002efa:	b003      	add	sp, #12
 8002efc:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM4)
 8002f00:	4a0b      	ldr	r2, [pc, #44]	; (8002f30 <HAL_TIM_Base_MspInit+0x64>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d1f9      	bne.n	8002efa <HAL_TIM_Base_MspInit+0x2e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002f06:	4b09      	ldr	r3, [pc, #36]	; (8002f2c <HAL_TIM_Base_MspInit+0x60>)
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002f08:	201e      	movs	r0, #30
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002f0a:	69da      	ldr	r2, [r3, #28]
 8002f0c:	f042 0204 	orr.w	r2, r2, #4
 8002f10:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002f12:	2200      	movs	r2, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002f14:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002f16:	4611      	mov	r1, r2
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002f18:	f003 0304 	and.w	r3, r3, #4
 8002f1c:	9301      	str	r3, [sp, #4]
 8002f1e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002f20:	f7fe f95e 	bl	80011e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002f24:	201e      	movs	r0, #30
 8002f26:	e7e6      	b.n	8002ef6 <HAL_TIM_Base_MspInit+0x2a>
 8002f28:	40000400 	.word	0x40000400
 8002f2c:	40021000 	.word	0x40021000
 8002f30:	40000800 	.word	0x40000800

08002f34 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002f34:	b510      	push	{r4, lr}
 8002f36:	4604      	mov	r4, r0
 8002f38:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f3a:	2210      	movs	r2, #16
 8002f3c:	2100      	movs	r1, #0
 8002f3e:	a802      	add	r0, sp, #8
 8002f40:	f000 f982 	bl	8003248 <memset>
  if(timHandle->Instance==TIM3)
 8002f44:	6822      	ldr	r2, [r4, #0]
 8002f46:	4b0c      	ldr	r3, [pc, #48]	; (8002f78 <HAL_TIM_MspPostInit+0x44>)
 8002f48:	429a      	cmp	r2, r3
 8002f4a:	d113      	bne.n	8002f74 <HAL_TIM_MspPostInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f4c:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 8002f50:	699a      	ldr	r2, [r3, #24]
    PB1     ------> TIM3_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f52:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f54:	f042 0208 	orr.w	r2, r2, #8
 8002f58:	619a      	str	r2, [r3, #24]
 8002f5a:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f5c:	4807      	ldr	r0, [pc, #28]	; (8002f7c <HAL_TIM_MspPostInit+0x48>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f5e:	f003 0308 	and.w	r3, r3, #8
 8002f62:	9301      	str	r3, [sp, #4]
 8002f64:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002f66:	2303      	movs	r3, #3
 8002f68:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f6e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f70:	f7fe f9d4 	bl	800131c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002f74:	b006      	add	sp, #24
 8002f76:	bd10      	pop	{r4, pc}
 8002f78:	40000400 	.word	0x40000400
 8002f7c:	40010c00 	.word	0x40010c00

08002f80 <MX_TIM3_Init>:
{
 8002f80:	b510      	push	{r4, lr}
 8002f82:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f84:	2210      	movs	r2, #16
 8002f86:	2100      	movs	r1, #0
 8002f88:	a803      	add	r0, sp, #12
 8002f8a:	f000 f95d 	bl	8003248 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f8e:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f90:	221c      	movs	r2, #28
 8002f92:	4621      	mov	r1, r4
 8002f94:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f98:	9401      	str	r4, [sp, #4]
 8002f9a:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f9c:	f000 f954 	bl	8003248 <memset>
  htim3.Instance = TIM3;
 8002fa0:	4824      	ldr	r0, [pc, #144]	; (8003034 <MX_TIM3_Init+0xb4>)
 8002fa2:	4b25      	ldr	r3, [pc, #148]	; (8003038 <MX_TIM3_Init+0xb8>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fa4:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 1-1;
 8002fa6:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.Period = 2500-1;
 8002faa:	f640 13c3 	movw	r3, #2499	; 0x9c3
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fae:	6104      	str	r4, [r0, #16]
  htim3.Init.Period = 2500-1;
 8002fb0:	60c3      	str	r3, [r0, #12]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fb2:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002fb4:	f7fe ff70 	bl	8001e98 <HAL_TIM_Base_Init>
 8002fb8:	b108      	cbz	r0, 8002fbe <MX_TIM3_Init+0x3e>
    Error_Handler();
 8002fba:	f7ff fcd3 	bl	8002964 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002fc2:	a903      	add	r1, sp, #12
 8002fc4:	481b      	ldr	r0, [pc, #108]	; (8003034 <MX_TIM3_Init+0xb4>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fc6:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002fc8:	f7fe fdce 	bl	8001b68 <HAL_TIM_ConfigClockSource>
 8002fcc:	b108      	cbz	r0, 8002fd2 <MX_TIM3_Init+0x52>
    Error_Handler();
 8002fce:	f7ff fcc9 	bl	8002964 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002fd2:	4818      	ldr	r0, [pc, #96]	; (8003034 <MX_TIM3_Init+0xb4>)
 8002fd4:	f7fe ff7a 	bl	8001ecc <HAL_TIM_PWM_Init>
 8002fd8:	b108      	cbz	r0, 8002fde <MX_TIM3_Init+0x5e>
    Error_Handler();
 8002fda:	f7ff fcc3 	bl	8002964 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fde:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002fe0:	a901      	add	r1, sp, #4
 8002fe2:	4814      	ldr	r0, [pc, #80]	; (8003034 <MX_TIM3_Init+0xb4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fe4:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fe6:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002fe8:	f7ff f884 	bl	80020f4 <HAL_TIMEx_MasterConfigSynchronization>
 8002fec:	b108      	cbz	r0, 8002ff2 <MX_TIM3_Init+0x72>
    Error_Handler();
 8002fee:	f7ff fcb9 	bl	8002964 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ff2:	2360      	movs	r3, #96	; 0x60
 8002ff4:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 720;
 8002ff6:	f44f 7334 	mov.w	r3, #720	; 0x2d0
 8002ffa:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ffc:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002ffe:	2208      	movs	r2, #8
 8003000:	a907      	add	r1, sp, #28
 8003002:	480c      	ldr	r0, [pc, #48]	; (8003034 <MX_TIM3_Init+0xb4>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003004:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003006:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003008:	f7fe fff0 	bl	8001fec <HAL_TIM_PWM_ConfigChannel>
 800300c:	b108      	cbz	r0, 8003012 <MX_TIM3_Init+0x92>
    Error_Handler();
 800300e:	f7ff fca9 	bl	8002964 <Error_Handler>
  sConfigOC.Pulse = 360;
 8003012:	f44f 73b4 	mov.w	r3, #360	; 0x168
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003016:	220c      	movs	r2, #12
 8003018:	a907      	add	r1, sp, #28
 800301a:	4806      	ldr	r0, [pc, #24]	; (8003034 <MX_TIM3_Init+0xb4>)
  sConfigOC.Pulse = 360;
 800301c:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800301e:	f7fe ffe5 	bl	8001fec <HAL_TIM_PWM_ConfigChannel>
 8003022:	b108      	cbz	r0, 8003028 <MX_TIM3_Init+0xa8>
    Error_Handler();
 8003024:	f7ff fc9e 	bl	8002964 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8003028:	4802      	ldr	r0, [pc, #8]	; (8003034 <MX_TIM3_Init+0xb4>)
 800302a:	f7ff ff83 	bl	8002f34 <HAL_TIM_MspPostInit>
}
 800302e:	b00e      	add	sp, #56	; 0x38
 8003030:	bd10      	pop	{r4, pc}
 8003032:	bf00      	nop
 8003034:	2000089c 	.word	0x2000089c
 8003038:	40000400 	.word	0x40000400

0800303c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800303c:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
 800303e:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart1.Instance = USART1;
 8003042:	480a      	ldr	r0, [pc, #40]	; (800306c <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 8003044:	4b0a      	ldr	r3, [pc, #40]	; (8003070 <MX_USART1_UART_Init+0x34>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003046:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 8003048:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800304c:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 800304e:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003050:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003052:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003054:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003056:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003058:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800305a:	f7ff f943 	bl	80022e4 <HAL_UART_Init>
 800305e:	b118      	cbz	r0, 8003068 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8003060:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003064:	f7ff bc7e 	b.w	8002964 <Error_Handler>
 8003068:	bd08      	pop	{r3, pc}
 800306a:	bf00      	nop
 800306c:	2000091c 	.word	0x2000091c
 8003070:	40013800 	.word	0x40013800

08003074 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003074:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 8003076:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart2.Instance = USART2;
 800307a:	480a      	ldr	r0, [pc, #40]	; (80030a4 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 800307c:	4b0a      	ldr	r3, [pc, #40]	; (80030a8 <MX_USART2_UART_Init+0x34>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 800307e:	220c      	movs	r2, #12
  huart2.Init.BaudRate = 115200;
 8003080:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003084:	2300      	movs	r3, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003086:	6142      	str	r2, [r0, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003088:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800308a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800308c:	6103      	str	r3, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800308e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003090:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003092:	f7ff f927 	bl	80022e4 <HAL_UART_Init>
 8003096:	b118      	cbz	r0, 80030a0 <MX_USART2_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8003098:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800309c:	f7ff bc62 	b.w	8002964 <Error_Handler>
 80030a0:	bd08      	pop	{r3, pc}
 80030a2:	bf00      	nop
 80030a4:	2000095c 	.word	0x2000095c
 80030a8:	40004400 	.word	0x40004400

080030ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ac:	2210      	movs	r2, #16
{
 80030ae:	b510      	push	{r4, lr}
 80030b0:	4604      	mov	r4, r0
 80030b2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b4:	eb0d 0002 	add.w	r0, sp, r2
 80030b8:	2100      	movs	r1, #0
 80030ba:	f000 f8c5 	bl	8003248 <memset>
  if(uartHandle->Instance==USART1)
 80030be:	6823      	ldr	r3, [r4, #0]
 80030c0:	4a34      	ldr	r2, [pc, #208]	; (8003194 <HAL_UART_MspInit+0xe8>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d136      	bne.n	8003134 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80030c6:	4b34      	ldr	r3, [pc, #208]	; (8003198 <HAL_UART_MspInit+0xec>)
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030c8:	a904      	add	r1, sp, #16
    __HAL_RCC_USART1_CLK_ENABLE();
 80030ca:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030cc:	4833      	ldr	r0, [pc, #204]	; (800319c <HAL_UART_MspInit+0xf0>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80030ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030d2:	619a      	str	r2, [r3, #24]
 80030d4:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030d6:	2400      	movs	r4, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 80030d8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80030dc:	9200      	str	r2, [sp, #0]
 80030de:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030e0:	699a      	ldr	r2, [r3, #24]
 80030e2:	f042 0208 	orr.w	r2, r2, #8
 80030e6:	619a      	str	r2, [r3, #24]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	f003 0308 	and.w	r3, r3, #8
 80030ee:	9301      	str	r3, [sp, #4]
 80030f0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80030f2:	2340      	movs	r3, #64	; 0x40
 80030f4:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f6:	2302      	movs	r3, #2
 80030f8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030fa:	2303      	movs	r3, #3
 80030fc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030fe:	f7fe f90d 	bl	800131c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003102:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003104:	a904      	add	r1, sp, #16
 8003106:	4825      	ldr	r0, [pc, #148]	; (800319c <HAL_UART_MspInit+0xf0>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003108:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800310a:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800310c:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800310e:	f7fe f905 	bl	800131c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8003112:	4a23      	ldr	r2, [pc, #140]	; (80031a0 <HAL_UART_MspInit+0xf4>)

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003114:	2025      	movs	r0, #37	; 0x25
    __HAL_AFIO_REMAP_USART1_ENABLE();
 8003116:	6853      	ldr	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003118:	4621      	mov	r1, r4
    __HAL_AFIO_REMAP_USART1_ENABLE();
 800311a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800311e:	f043 0304 	orr.w	r3, r3, #4
 8003122:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003124:	4622      	mov	r2, r4
 8003126:	f7fe f85b 	bl	80011e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800312a:	2025      	movs	r0, #37	; 0x25
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800312c:	f7fe f88c 	bl	8001248 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8003130:	b008      	add	sp, #32
 8003132:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART2)
 8003134:	4a1b      	ldr	r2, [pc, #108]	; (80031a4 <HAL_UART_MspInit+0xf8>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d1fa      	bne.n	8003130 <HAL_UART_MspInit+0x84>
    __HAL_RCC_USART2_CLK_ENABLE();
 800313a:	4b17      	ldr	r3, [pc, #92]	; (8003198 <HAL_UART_MspInit+0xec>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800313c:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 800313e:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003140:	4819      	ldr	r0, [pc, #100]	; (80031a8 <HAL_UART_MspInit+0xfc>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8003142:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003146:	61da      	str	r2, [r3, #28]
 8003148:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800314a:	2400      	movs	r4, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 800314c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8003150:	9202      	str	r2, [sp, #8]
 8003152:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003154:	699a      	ldr	r2, [r3, #24]
 8003156:	f042 0204 	orr.w	r2, r2, #4
 800315a:	619a      	str	r2, [r3, #24]
 800315c:	699b      	ldr	r3, [r3, #24]
 800315e:	f003 0304 	and.w	r3, r3, #4
 8003162:	9303      	str	r3, [sp, #12]
 8003164:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003166:	2304      	movs	r3, #4
 8003168:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800316a:	2302      	movs	r3, #2
 800316c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800316e:	2303      	movs	r3, #3
 8003170:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003172:	f7fe f8d3 	bl	800131c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003176:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003178:	a904      	add	r1, sp, #16
 800317a:	480b      	ldr	r0, [pc, #44]	; (80031a8 <HAL_UART_MspInit+0xfc>)
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800317c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800317e:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003180:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003182:	f7fe f8cb 	bl	800131c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003186:	2026      	movs	r0, #38	; 0x26
 8003188:	4622      	mov	r2, r4
 800318a:	4621      	mov	r1, r4
 800318c:	f7fe f828 	bl	80011e0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003190:	2026      	movs	r0, #38	; 0x26
 8003192:	e7cb      	b.n	800312c <HAL_UART_MspInit+0x80>
 8003194:	40013800 	.word	0x40013800
 8003198:	40021000 	.word	0x40021000
 800319c:	40010c00 	.word	0x40010c00
 80031a0:	40010000 	.word	0x40010000
 80031a4:	40004400 	.word	0x40004400
 80031a8:	40010800 	.word	0x40010800

080031ac <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80031ac:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80031ae:	e003      	b.n	80031b8 <LoopCopyDataInit>

080031b0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80031b0:	4b0b      	ldr	r3, [pc, #44]	; (80031e0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80031b2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80031b4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80031b6:	3104      	adds	r1, #4

080031b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80031b8:	480a      	ldr	r0, [pc, #40]	; (80031e4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80031ba:	4b0b      	ldr	r3, [pc, #44]	; (80031e8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80031bc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80031be:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80031c0:	d3f6      	bcc.n	80031b0 <CopyDataInit>
  ldr r2, =_sbss
 80031c2:	4a0a      	ldr	r2, [pc, #40]	; (80031ec <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80031c4:	e002      	b.n	80031cc <LoopFillZerobss>

080031c6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80031c6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80031c8:	f842 3b04 	str.w	r3, [r2], #4

080031cc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80031cc:	4b08      	ldr	r3, [pc, #32]	; (80031f0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80031ce:	429a      	cmp	r2, r3
  bcc FillZerobss
 80031d0:	d3f9      	bcc.n	80031c6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80031d2:	f7ff fdcb 	bl	8002d6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80031d6:	f000 f813 	bl	8003200 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80031da:	f7ff fabb 	bl	8002754 <main>
  bx lr
 80031de:	4770      	bx	lr
  ldr r3, =_sidata
 80031e0:	08005c90 	.word	0x08005c90
  ldr r0, =_sdata
 80031e4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80031e8:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 80031ec:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 80031f0:	200009a0 	.word	0x200009a0

080031f4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80031f4:	e7fe      	b.n	80031f4 <ADC1_2_IRQHandler>

080031f6 <abs>:
 80031f6:	2800      	cmp	r0, #0
 80031f8:	bfb8      	it	lt
 80031fa:	4240      	neglt	r0, r0
 80031fc:	4770      	bx	lr
	...

08003200 <__libc_init_array>:
 8003200:	b570      	push	{r4, r5, r6, lr}
 8003202:	2500      	movs	r5, #0
 8003204:	4e0c      	ldr	r6, [pc, #48]	; (8003238 <__libc_init_array+0x38>)
 8003206:	4c0d      	ldr	r4, [pc, #52]	; (800323c <__libc_init_array+0x3c>)
 8003208:	1ba4      	subs	r4, r4, r6
 800320a:	10a4      	asrs	r4, r4, #2
 800320c:	42a5      	cmp	r5, r4
 800320e:	d109      	bne.n	8003224 <__libc_init_array+0x24>
 8003210:	f002 fba8 	bl	8005964 <_init>
 8003214:	2500      	movs	r5, #0
 8003216:	4e0a      	ldr	r6, [pc, #40]	; (8003240 <__libc_init_array+0x40>)
 8003218:	4c0a      	ldr	r4, [pc, #40]	; (8003244 <__libc_init_array+0x44>)
 800321a:	1ba4      	subs	r4, r4, r6
 800321c:	10a4      	asrs	r4, r4, #2
 800321e:	42a5      	cmp	r5, r4
 8003220:	d105      	bne.n	800322e <__libc_init_array+0x2e>
 8003222:	bd70      	pop	{r4, r5, r6, pc}
 8003224:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003228:	4798      	blx	r3
 800322a:	3501      	adds	r5, #1
 800322c:	e7ee      	b.n	800320c <__libc_init_array+0xc>
 800322e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003232:	4798      	blx	r3
 8003234:	3501      	adds	r5, #1
 8003236:	e7f2      	b.n	800321e <__libc_init_array+0x1e>
 8003238:	08005c88 	.word	0x08005c88
 800323c:	08005c88 	.word	0x08005c88
 8003240:	08005c88 	.word	0x08005c88
 8003244:	08005c8c 	.word	0x08005c8c

08003248 <memset>:
 8003248:	4603      	mov	r3, r0
 800324a:	4402      	add	r2, r0
 800324c:	4293      	cmp	r3, r2
 800324e:	d100      	bne.n	8003252 <memset+0xa>
 8003250:	4770      	bx	lr
 8003252:	f803 1b01 	strb.w	r1, [r3], #1
 8003256:	e7f9      	b.n	800324c <memset+0x4>

08003258 <__cvt>:
 8003258:	2b00      	cmp	r3, #0
 800325a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800325e:	461e      	mov	r6, r3
 8003260:	bfbb      	ittet	lt
 8003262:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003266:	461e      	movlt	r6, r3
 8003268:	2300      	movge	r3, #0
 800326a:	232d      	movlt	r3, #45	; 0x2d
 800326c:	b088      	sub	sp, #32
 800326e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8003270:	9912      	ldr	r1, [sp, #72]	; 0x48
 8003272:	f027 0720 	bic.w	r7, r7, #32
 8003276:	2f46      	cmp	r7, #70	; 0x46
 8003278:	4614      	mov	r4, r2
 800327a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800327c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003280:	700b      	strb	r3, [r1, #0]
 8003282:	d004      	beq.n	800328e <__cvt+0x36>
 8003284:	2f45      	cmp	r7, #69	; 0x45
 8003286:	d100      	bne.n	800328a <__cvt+0x32>
 8003288:	3501      	adds	r5, #1
 800328a:	2302      	movs	r3, #2
 800328c:	e000      	b.n	8003290 <__cvt+0x38>
 800328e:	2303      	movs	r3, #3
 8003290:	aa07      	add	r2, sp, #28
 8003292:	9204      	str	r2, [sp, #16]
 8003294:	aa06      	add	r2, sp, #24
 8003296:	9203      	str	r2, [sp, #12]
 8003298:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
 800329c:	4622      	mov	r2, r4
 800329e:	4633      	mov	r3, r6
 80032a0:	f000 fce2 	bl	8003c68 <_dtoa_r>
 80032a4:	2f47      	cmp	r7, #71	; 0x47
 80032a6:	4680      	mov	r8, r0
 80032a8:	d102      	bne.n	80032b0 <__cvt+0x58>
 80032aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80032ac:	07db      	lsls	r3, r3, #31
 80032ae:	d526      	bpl.n	80032fe <__cvt+0xa6>
 80032b0:	2f46      	cmp	r7, #70	; 0x46
 80032b2:	eb08 0905 	add.w	r9, r8, r5
 80032b6:	d111      	bne.n	80032dc <__cvt+0x84>
 80032b8:	f898 3000 	ldrb.w	r3, [r8]
 80032bc:	2b30      	cmp	r3, #48	; 0x30
 80032be:	d10a      	bne.n	80032d6 <__cvt+0x7e>
 80032c0:	2200      	movs	r2, #0
 80032c2:	2300      	movs	r3, #0
 80032c4:	4620      	mov	r0, r4
 80032c6:	4631      	mov	r1, r6
 80032c8:	f7fd fb6a 	bl	80009a0 <__aeabi_dcmpeq>
 80032cc:	b918      	cbnz	r0, 80032d6 <__cvt+0x7e>
 80032ce:	f1c5 0501 	rsb	r5, r5, #1
 80032d2:	f8ca 5000 	str.w	r5, [sl]
 80032d6:	f8da 3000 	ldr.w	r3, [sl]
 80032da:	4499      	add	r9, r3
 80032dc:	2200      	movs	r2, #0
 80032de:	2300      	movs	r3, #0
 80032e0:	4620      	mov	r0, r4
 80032e2:	4631      	mov	r1, r6
 80032e4:	f7fd fb5c 	bl	80009a0 <__aeabi_dcmpeq>
 80032e8:	b938      	cbnz	r0, 80032fa <__cvt+0xa2>
 80032ea:	2230      	movs	r2, #48	; 0x30
 80032ec:	9b07      	ldr	r3, [sp, #28]
 80032ee:	4599      	cmp	r9, r3
 80032f0:	d905      	bls.n	80032fe <__cvt+0xa6>
 80032f2:	1c59      	adds	r1, r3, #1
 80032f4:	9107      	str	r1, [sp, #28]
 80032f6:	701a      	strb	r2, [r3, #0]
 80032f8:	e7f8      	b.n	80032ec <__cvt+0x94>
 80032fa:	f8cd 901c 	str.w	r9, [sp, #28]
 80032fe:	4640      	mov	r0, r8
 8003300:	9b07      	ldr	r3, [sp, #28]
 8003302:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003304:	eba3 0308 	sub.w	r3, r3, r8
 8003308:	6013      	str	r3, [r2, #0]
 800330a:	b008      	add	sp, #32
 800330c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003310 <__exponent>:
 8003310:	4603      	mov	r3, r0
 8003312:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003314:	2900      	cmp	r1, #0
 8003316:	f803 2b02 	strb.w	r2, [r3], #2
 800331a:	bfb6      	itet	lt
 800331c:	222d      	movlt	r2, #45	; 0x2d
 800331e:	222b      	movge	r2, #43	; 0x2b
 8003320:	4249      	neglt	r1, r1
 8003322:	2909      	cmp	r1, #9
 8003324:	7042      	strb	r2, [r0, #1]
 8003326:	dd21      	ble.n	800336c <__exponent+0x5c>
 8003328:	f10d 0207 	add.w	r2, sp, #7
 800332c:	4617      	mov	r7, r2
 800332e:	260a      	movs	r6, #10
 8003330:	fb91 f5f6 	sdiv	r5, r1, r6
 8003334:	fb06 1115 	mls	r1, r6, r5, r1
 8003338:	2d09      	cmp	r5, #9
 800333a:	f101 0130 	add.w	r1, r1, #48	; 0x30
 800333e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003342:	f102 34ff 	add.w	r4, r2, #4294967295
 8003346:	4629      	mov	r1, r5
 8003348:	dc09      	bgt.n	800335e <__exponent+0x4e>
 800334a:	3130      	adds	r1, #48	; 0x30
 800334c:	3a02      	subs	r2, #2
 800334e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003352:	42ba      	cmp	r2, r7
 8003354:	461c      	mov	r4, r3
 8003356:	d304      	bcc.n	8003362 <__exponent+0x52>
 8003358:	1a20      	subs	r0, r4, r0
 800335a:	b003      	add	sp, #12
 800335c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800335e:	4622      	mov	r2, r4
 8003360:	e7e6      	b.n	8003330 <__exponent+0x20>
 8003362:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003366:	f803 1b01 	strb.w	r1, [r3], #1
 800336a:	e7f2      	b.n	8003352 <__exponent+0x42>
 800336c:	2230      	movs	r2, #48	; 0x30
 800336e:	461c      	mov	r4, r3
 8003370:	4411      	add	r1, r2
 8003372:	f804 2b02 	strb.w	r2, [r4], #2
 8003376:	7059      	strb	r1, [r3, #1]
 8003378:	e7ee      	b.n	8003358 <__exponent+0x48>
	...

0800337c <_printf_float>:
 800337c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003380:	b091      	sub	sp, #68	; 0x44
 8003382:	460c      	mov	r4, r1
 8003384:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8003386:	4693      	mov	fp, r2
 8003388:	461e      	mov	r6, r3
 800338a:	4605      	mov	r5, r0
 800338c:	f001 fb0a 	bl	80049a4 <_localeconv_r>
 8003390:	6803      	ldr	r3, [r0, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	9309      	str	r3, [sp, #36]	; 0x24
 8003396:	f7fc fedb 	bl	8000150 <strlen>
 800339a:	2300      	movs	r3, #0
 800339c:	930e      	str	r3, [sp, #56]	; 0x38
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	900a      	str	r0, [sp, #40]	; 0x28
 80033a2:	3307      	adds	r3, #7
 80033a4:	f023 0307 	bic.w	r3, r3, #7
 80033a8:	f103 0208 	add.w	r2, r3, #8
 80033ac:	f894 8018 	ldrb.w	r8, [r4, #24]
 80033b0:	f8d4 a000 	ldr.w	sl, [r4]
 80033b4:	603a      	str	r2, [r7, #0]
 80033b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ba:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80033be:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
 80033c2:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 80033c4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80033c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80033ca:	f04f 32ff 	mov.w	r2, #4294967295
 80033ce:	4ba6      	ldr	r3, [pc, #664]	; (8003668 <_printf_float+0x2ec>)
 80033d0:	4638      	mov	r0, r7
 80033d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80033d4:	f7fd fb16 	bl	8000a04 <__aeabi_dcmpun>
 80033d8:	2800      	cmp	r0, #0
 80033da:	f040 81f7 	bne.w	80037cc <_printf_float+0x450>
 80033de:	f04f 32ff 	mov.w	r2, #4294967295
 80033e2:	4ba1      	ldr	r3, [pc, #644]	; (8003668 <_printf_float+0x2ec>)
 80033e4:	4638      	mov	r0, r7
 80033e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80033e8:	f7fd faee 	bl	80009c8 <__aeabi_dcmple>
 80033ec:	2800      	cmp	r0, #0
 80033ee:	f040 81ed 	bne.w	80037cc <_printf_float+0x450>
 80033f2:	2200      	movs	r2, #0
 80033f4:	2300      	movs	r3, #0
 80033f6:	4638      	mov	r0, r7
 80033f8:	4649      	mov	r1, r9
 80033fa:	f7fd fadb 	bl	80009b4 <__aeabi_dcmplt>
 80033fe:	b110      	cbz	r0, 8003406 <_printf_float+0x8a>
 8003400:	232d      	movs	r3, #45	; 0x2d
 8003402:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003406:	4b99      	ldr	r3, [pc, #612]	; (800366c <_printf_float+0x2f0>)
 8003408:	4f99      	ldr	r7, [pc, #612]	; (8003670 <_printf_float+0x2f4>)
 800340a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800340e:	bf98      	it	ls
 8003410:	461f      	movls	r7, r3
 8003412:	2303      	movs	r3, #3
 8003414:	f04f 0900 	mov.w	r9, #0
 8003418:	6123      	str	r3, [r4, #16]
 800341a:	f02a 0304 	bic.w	r3, sl, #4
 800341e:	6023      	str	r3, [r4, #0]
 8003420:	9600      	str	r6, [sp, #0]
 8003422:	465b      	mov	r3, fp
 8003424:	aa0f      	add	r2, sp, #60	; 0x3c
 8003426:	4621      	mov	r1, r4
 8003428:	4628      	mov	r0, r5
 800342a:	f000 f9df 	bl	80037ec <_printf_common>
 800342e:	3001      	adds	r0, #1
 8003430:	f040 809a 	bne.w	8003568 <_printf_float+0x1ec>
 8003434:	f04f 30ff 	mov.w	r0, #4294967295
 8003438:	b011      	add	sp, #68	; 0x44
 800343a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800343e:	6862      	ldr	r2, [r4, #4]
 8003440:	a80e      	add	r0, sp, #56	; 0x38
 8003442:	1c53      	adds	r3, r2, #1
 8003444:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
 8003448:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
 800344c:	d141      	bne.n	80034d2 <_printf_float+0x156>
 800344e:	2206      	movs	r2, #6
 8003450:	6062      	str	r2, [r4, #4]
 8003452:	2100      	movs	r1, #0
 8003454:	6023      	str	r3, [r4, #0]
 8003456:	9301      	str	r3, [sp, #4]
 8003458:	6863      	ldr	r3, [r4, #4]
 800345a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800345e:	9005      	str	r0, [sp, #20]
 8003460:	9202      	str	r2, [sp, #8]
 8003462:	9300      	str	r3, [sp, #0]
 8003464:	463a      	mov	r2, r7
 8003466:	464b      	mov	r3, r9
 8003468:	9106      	str	r1, [sp, #24]
 800346a:	f8cd 8010 	str.w	r8, [sp, #16]
 800346e:	f8cd e00c 	str.w	lr, [sp, #12]
 8003472:	4628      	mov	r0, r5
 8003474:	f7ff fef0 	bl	8003258 <__cvt>
 8003478:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800347c:	2b47      	cmp	r3, #71	; 0x47
 800347e:	4607      	mov	r7, r0
 8003480:	d109      	bne.n	8003496 <_printf_float+0x11a>
 8003482:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003484:	1cd8      	adds	r0, r3, #3
 8003486:	db02      	blt.n	800348e <_printf_float+0x112>
 8003488:	6862      	ldr	r2, [r4, #4]
 800348a:	4293      	cmp	r3, r2
 800348c:	dd59      	ble.n	8003542 <_printf_float+0x1c6>
 800348e:	f1a8 0802 	sub.w	r8, r8, #2
 8003492:	fa5f f888 	uxtb.w	r8, r8
 8003496:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800349a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800349c:	d836      	bhi.n	800350c <_printf_float+0x190>
 800349e:	3901      	subs	r1, #1
 80034a0:	4642      	mov	r2, r8
 80034a2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80034a6:	910d      	str	r1, [sp, #52]	; 0x34
 80034a8:	f7ff ff32 	bl	8003310 <__exponent>
 80034ac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80034ae:	4681      	mov	r9, r0
 80034b0:	1883      	adds	r3, r0, r2
 80034b2:	2a01      	cmp	r2, #1
 80034b4:	6123      	str	r3, [r4, #16]
 80034b6:	dc02      	bgt.n	80034be <_printf_float+0x142>
 80034b8:	6822      	ldr	r2, [r4, #0]
 80034ba:	07d1      	lsls	r1, r2, #31
 80034bc:	d501      	bpl.n	80034c2 <_printf_float+0x146>
 80034be:	3301      	adds	r3, #1
 80034c0:	6123      	str	r3, [r4, #16]
 80034c2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d0aa      	beq.n	8003420 <_printf_float+0xa4>
 80034ca:	232d      	movs	r3, #45	; 0x2d
 80034cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80034d0:	e7a6      	b.n	8003420 <_printf_float+0xa4>
 80034d2:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 80034d6:	d002      	beq.n	80034de <_printf_float+0x162>
 80034d8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80034dc:	d1b9      	bne.n	8003452 <_printf_float+0xd6>
 80034de:	b19a      	cbz	r2, 8003508 <_printf_float+0x18c>
 80034e0:	2100      	movs	r1, #0
 80034e2:	9106      	str	r1, [sp, #24]
 80034e4:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 80034e8:	e88d 000c 	stmia.w	sp, {r2, r3}
 80034ec:	6023      	str	r3, [r4, #0]
 80034ee:	9005      	str	r0, [sp, #20]
 80034f0:	463a      	mov	r2, r7
 80034f2:	f8cd 8010 	str.w	r8, [sp, #16]
 80034f6:	f8cd e00c 	str.w	lr, [sp, #12]
 80034fa:	9102      	str	r1, [sp, #8]
 80034fc:	464b      	mov	r3, r9
 80034fe:	4628      	mov	r0, r5
 8003500:	f7ff feaa 	bl	8003258 <__cvt>
 8003504:	4607      	mov	r7, r0
 8003506:	e7bc      	b.n	8003482 <_printf_float+0x106>
 8003508:	2201      	movs	r2, #1
 800350a:	e7a1      	b.n	8003450 <_printf_float+0xd4>
 800350c:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8003510:	d119      	bne.n	8003546 <_printf_float+0x1ca>
 8003512:	2900      	cmp	r1, #0
 8003514:	6863      	ldr	r3, [r4, #4]
 8003516:	dd0c      	ble.n	8003532 <_printf_float+0x1b6>
 8003518:	6121      	str	r1, [r4, #16]
 800351a:	b913      	cbnz	r3, 8003522 <_printf_float+0x1a6>
 800351c:	6822      	ldr	r2, [r4, #0]
 800351e:	07d2      	lsls	r2, r2, #31
 8003520:	d502      	bpl.n	8003528 <_printf_float+0x1ac>
 8003522:	3301      	adds	r3, #1
 8003524:	440b      	add	r3, r1
 8003526:	6123      	str	r3, [r4, #16]
 8003528:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800352a:	f04f 0900 	mov.w	r9, #0
 800352e:	65a3      	str	r3, [r4, #88]	; 0x58
 8003530:	e7c7      	b.n	80034c2 <_printf_float+0x146>
 8003532:	b913      	cbnz	r3, 800353a <_printf_float+0x1be>
 8003534:	6822      	ldr	r2, [r4, #0]
 8003536:	07d0      	lsls	r0, r2, #31
 8003538:	d501      	bpl.n	800353e <_printf_float+0x1c2>
 800353a:	3302      	adds	r3, #2
 800353c:	e7f3      	b.n	8003526 <_printf_float+0x1aa>
 800353e:	2301      	movs	r3, #1
 8003540:	e7f1      	b.n	8003526 <_printf_float+0x1aa>
 8003542:	f04f 0867 	mov.w	r8, #103	; 0x67
 8003546:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003548:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800354a:	4293      	cmp	r3, r2
 800354c:	db05      	blt.n	800355a <_printf_float+0x1de>
 800354e:	6822      	ldr	r2, [r4, #0]
 8003550:	6123      	str	r3, [r4, #16]
 8003552:	07d1      	lsls	r1, r2, #31
 8003554:	d5e8      	bpl.n	8003528 <_printf_float+0x1ac>
 8003556:	3301      	adds	r3, #1
 8003558:	e7e5      	b.n	8003526 <_printf_float+0x1aa>
 800355a:	2b00      	cmp	r3, #0
 800355c:	bfcc      	ite	gt
 800355e:	2301      	movgt	r3, #1
 8003560:	f1c3 0302 	rsble	r3, r3, #2
 8003564:	4413      	add	r3, r2
 8003566:	e7de      	b.n	8003526 <_printf_float+0x1aa>
 8003568:	6823      	ldr	r3, [r4, #0]
 800356a:	055a      	lsls	r2, r3, #21
 800356c:	d407      	bmi.n	800357e <_printf_float+0x202>
 800356e:	6923      	ldr	r3, [r4, #16]
 8003570:	463a      	mov	r2, r7
 8003572:	4659      	mov	r1, fp
 8003574:	4628      	mov	r0, r5
 8003576:	47b0      	blx	r6
 8003578:	3001      	adds	r0, #1
 800357a:	d12a      	bne.n	80035d2 <_printf_float+0x256>
 800357c:	e75a      	b.n	8003434 <_printf_float+0xb8>
 800357e:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003582:	f240 80dc 	bls.w	800373e <_printf_float+0x3c2>
 8003586:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800358a:	2200      	movs	r2, #0
 800358c:	2300      	movs	r3, #0
 800358e:	f7fd fa07 	bl	80009a0 <__aeabi_dcmpeq>
 8003592:	2800      	cmp	r0, #0
 8003594:	d039      	beq.n	800360a <_printf_float+0x28e>
 8003596:	2301      	movs	r3, #1
 8003598:	4a36      	ldr	r2, [pc, #216]	; (8003674 <_printf_float+0x2f8>)
 800359a:	4659      	mov	r1, fp
 800359c:	4628      	mov	r0, r5
 800359e:	47b0      	blx	r6
 80035a0:	3001      	adds	r0, #1
 80035a2:	f43f af47 	beq.w	8003434 <_printf_float+0xb8>
 80035a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80035a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80035aa:	429a      	cmp	r2, r3
 80035ac:	db02      	blt.n	80035b4 <_printf_float+0x238>
 80035ae:	6823      	ldr	r3, [r4, #0]
 80035b0:	07d8      	lsls	r0, r3, #31
 80035b2:	d50e      	bpl.n	80035d2 <_printf_float+0x256>
 80035b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80035b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80035b8:	4659      	mov	r1, fp
 80035ba:	4628      	mov	r0, r5
 80035bc:	47b0      	blx	r6
 80035be:	3001      	adds	r0, #1
 80035c0:	f43f af38 	beq.w	8003434 <_printf_float+0xb8>
 80035c4:	2700      	movs	r7, #0
 80035c6:	f104 081a 	add.w	r8, r4, #26
 80035ca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80035cc:	3b01      	subs	r3, #1
 80035ce:	429f      	cmp	r7, r3
 80035d0:	db11      	blt.n	80035f6 <_printf_float+0x27a>
 80035d2:	6823      	ldr	r3, [r4, #0]
 80035d4:	079f      	lsls	r7, r3, #30
 80035d6:	d508      	bpl.n	80035ea <_printf_float+0x26e>
 80035d8:	2700      	movs	r7, #0
 80035da:	f104 0819 	add.w	r8, r4, #25
 80035de:	68e3      	ldr	r3, [r4, #12]
 80035e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80035e2:	1a9b      	subs	r3, r3, r2
 80035e4:	429f      	cmp	r7, r3
 80035e6:	f2c0 80e7 	blt.w	80037b8 <_printf_float+0x43c>
 80035ea:	68e0      	ldr	r0, [r4, #12]
 80035ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80035ee:	4298      	cmp	r0, r3
 80035f0:	bfb8      	it	lt
 80035f2:	4618      	movlt	r0, r3
 80035f4:	e720      	b.n	8003438 <_printf_float+0xbc>
 80035f6:	2301      	movs	r3, #1
 80035f8:	4642      	mov	r2, r8
 80035fa:	4659      	mov	r1, fp
 80035fc:	4628      	mov	r0, r5
 80035fe:	47b0      	blx	r6
 8003600:	3001      	adds	r0, #1
 8003602:	f43f af17 	beq.w	8003434 <_printf_float+0xb8>
 8003606:	3701      	adds	r7, #1
 8003608:	e7df      	b.n	80035ca <_printf_float+0x24e>
 800360a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800360c:	2b00      	cmp	r3, #0
 800360e:	dc33      	bgt.n	8003678 <_printf_float+0x2fc>
 8003610:	2301      	movs	r3, #1
 8003612:	4a18      	ldr	r2, [pc, #96]	; (8003674 <_printf_float+0x2f8>)
 8003614:	4659      	mov	r1, fp
 8003616:	4628      	mov	r0, r5
 8003618:	47b0      	blx	r6
 800361a:	3001      	adds	r0, #1
 800361c:	f43f af0a 	beq.w	8003434 <_printf_float+0xb8>
 8003620:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003622:	b923      	cbnz	r3, 800362e <_printf_float+0x2b2>
 8003624:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003626:	b913      	cbnz	r3, 800362e <_printf_float+0x2b2>
 8003628:	6823      	ldr	r3, [r4, #0]
 800362a:	07d9      	lsls	r1, r3, #31
 800362c:	d5d1      	bpl.n	80035d2 <_printf_float+0x256>
 800362e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003630:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003632:	4659      	mov	r1, fp
 8003634:	4628      	mov	r0, r5
 8003636:	47b0      	blx	r6
 8003638:	3001      	adds	r0, #1
 800363a:	f43f aefb 	beq.w	8003434 <_printf_float+0xb8>
 800363e:	f04f 0800 	mov.w	r8, #0
 8003642:	f104 091a 	add.w	r9, r4, #26
 8003646:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003648:	425b      	negs	r3, r3
 800364a:	4598      	cmp	r8, r3
 800364c:	db01      	blt.n	8003652 <_printf_float+0x2d6>
 800364e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003650:	e78e      	b.n	8003570 <_printf_float+0x1f4>
 8003652:	2301      	movs	r3, #1
 8003654:	464a      	mov	r2, r9
 8003656:	4659      	mov	r1, fp
 8003658:	4628      	mov	r0, r5
 800365a:	47b0      	blx	r6
 800365c:	3001      	adds	r0, #1
 800365e:	f43f aee9 	beq.w	8003434 <_printf_float+0xb8>
 8003662:	f108 0801 	add.w	r8, r8, #1
 8003666:	e7ee      	b.n	8003646 <_printf_float+0x2ca>
 8003668:	7fefffff 	.word	0x7fefffff
 800366c:	080059c9 	.word	0x080059c9
 8003670:	080059cd 	.word	0x080059cd
 8003674:	080059d9 	.word	0x080059d9
 8003678:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800367a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800367c:	429a      	cmp	r2, r3
 800367e:	bfa8      	it	ge
 8003680:	461a      	movge	r2, r3
 8003682:	2a00      	cmp	r2, #0
 8003684:	4690      	mov	r8, r2
 8003686:	dc36      	bgt.n	80036f6 <_printf_float+0x37a>
 8003688:	f04f 0a00 	mov.w	sl, #0
 800368c:	f104 031a 	add.w	r3, r4, #26
 8003690:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8003694:	930b      	str	r3, [sp, #44]	; 0x2c
 8003696:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 800369a:	eba9 0308 	sub.w	r3, r9, r8
 800369e:	459a      	cmp	sl, r3
 80036a0:	db31      	blt.n	8003706 <_printf_float+0x38a>
 80036a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80036a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80036a6:	429a      	cmp	r2, r3
 80036a8:	db38      	blt.n	800371c <_printf_float+0x3a0>
 80036aa:	6823      	ldr	r3, [r4, #0]
 80036ac:	07da      	lsls	r2, r3, #31
 80036ae:	d435      	bmi.n	800371c <_printf_float+0x3a0>
 80036b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80036b2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80036b4:	eba3 0209 	sub.w	r2, r3, r9
 80036b8:	eba3 0801 	sub.w	r8, r3, r1
 80036bc:	4590      	cmp	r8, r2
 80036be:	bfa8      	it	ge
 80036c0:	4690      	movge	r8, r2
 80036c2:	f1b8 0f00 	cmp.w	r8, #0
 80036c6:	dc31      	bgt.n	800372c <_printf_float+0x3b0>
 80036c8:	2700      	movs	r7, #0
 80036ca:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80036ce:	f104 091a 	add.w	r9, r4, #26
 80036d2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80036d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80036d6:	1a9b      	subs	r3, r3, r2
 80036d8:	eba3 0308 	sub.w	r3, r3, r8
 80036dc:	429f      	cmp	r7, r3
 80036de:	f6bf af78 	bge.w	80035d2 <_printf_float+0x256>
 80036e2:	2301      	movs	r3, #1
 80036e4:	464a      	mov	r2, r9
 80036e6:	4659      	mov	r1, fp
 80036e8:	4628      	mov	r0, r5
 80036ea:	47b0      	blx	r6
 80036ec:	3001      	adds	r0, #1
 80036ee:	f43f aea1 	beq.w	8003434 <_printf_float+0xb8>
 80036f2:	3701      	adds	r7, #1
 80036f4:	e7ed      	b.n	80036d2 <_printf_float+0x356>
 80036f6:	4613      	mov	r3, r2
 80036f8:	4659      	mov	r1, fp
 80036fa:	463a      	mov	r2, r7
 80036fc:	4628      	mov	r0, r5
 80036fe:	47b0      	blx	r6
 8003700:	3001      	adds	r0, #1
 8003702:	d1c1      	bne.n	8003688 <_printf_float+0x30c>
 8003704:	e696      	b.n	8003434 <_printf_float+0xb8>
 8003706:	2301      	movs	r3, #1
 8003708:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800370a:	4659      	mov	r1, fp
 800370c:	4628      	mov	r0, r5
 800370e:	47b0      	blx	r6
 8003710:	3001      	adds	r0, #1
 8003712:	f43f ae8f 	beq.w	8003434 <_printf_float+0xb8>
 8003716:	f10a 0a01 	add.w	sl, sl, #1
 800371a:	e7bc      	b.n	8003696 <_printf_float+0x31a>
 800371c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800371e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003720:	4659      	mov	r1, fp
 8003722:	4628      	mov	r0, r5
 8003724:	47b0      	blx	r6
 8003726:	3001      	adds	r0, #1
 8003728:	d1c2      	bne.n	80036b0 <_printf_float+0x334>
 800372a:	e683      	b.n	8003434 <_printf_float+0xb8>
 800372c:	4643      	mov	r3, r8
 800372e:	eb07 0209 	add.w	r2, r7, r9
 8003732:	4659      	mov	r1, fp
 8003734:	4628      	mov	r0, r5
 8003736:	47b0      	blx	r6
 8003738:	3001      	adds	r0, #1
 800373a:	d1c5      	bne.n	80036c8 <_printf_float+0x34c>
 800373c:	e67a      	b.n	8003434 <_printf_float+0xb8>
 800373e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003740:	2a01      	cmp	r2, #1
 8003742:	dc01      	bgt.n	8003748 <_printf_float+0x3cc>
 8003744:	07db      	lsls	r3, r3, #31
 8003746:	d534      	bpl.n	80037b2 <_printf_float+0x436>
 8003748:	2301      	movs	r3, #1
 800374a:	463a      	mov	r2, r7
 800374c:	4659      	mov	r1, fp
 800374e:	4628      	mov	r0, r5
 8003750:	47b0      	blx	r6
 8003752:	3001      	adds	r0, #1
 8003754:	f43f ae6e 	beq.w	8003434 <_printf_float+0xb8>
 8003758:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800375a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800375c:	4659      	mov	r1, fp
 800375e:	4628      	mov	r0, r5
 8003760:	47b0      	blx	r6
 8003762:	3001      	adds	r0, #1
 8003764:	f43f ae66 	beq.w	8003434 <_printf_float+0xb8>
 8003768:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800376c:	2200      	movs	r2, #0
 800376e:	2300      	movs	r3, #0
 8003770:	f7fd f916 	bl	80009a0 <__aeabi_dcmpeq>
 8003774:	b150      	cbz	r0, 800378c <_printf_float+0x410>
 8003776:	2700      	movs	r7, #0
 8003778:	f104 081a 	add.w	r8, r4, #26
 800377c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800377e:	3b01      	subs	r3, #1
 8003780:	429f      	cmp	r7, r3
 8003782:	db0c      	blt.n	800379e <_printf_float+0x422>
 8003784:	464b      	mov	r3, r9
 8003786:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800378a:	e6f2      	b.n	8003572 <_printf_float+0x1f6>
 800378c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800378e:	1c7a      	adds	r2, r7, #1
 8003790:	3b01      	subs	r3, #1
 8003792:	4659      	mov	r1, fp
 8003794:	4628      	mov	r0, r5
 8003796:	47b0      	blx	r6
 8003798:	3001      	adds	r0, #1
 800379a:	d1f3      	bne.n	8003784 <_printf_float+0x408>
 800379c:	e64a      	b.n	8003434 <_printf_float+0xb8>
 800379e:	2301      	movs	r3, #1
 80037a0:	4642      	mov	r2, r8
 80037a2:	4659      	mov	r1, fp
 80037a4:	4628      	mov	r0, r5
 80037a6:	47b0      	blx	r6
 80037a8:	3001      	adds	r0, #1
 80037aa:	f43f ae43 	beq.w	8003434 <_printf_float+0xb8>
 80037ae:	3701      	adds	r7, #1
 80037b0:	e7e4      	b.n	800377c <_printf_float+0x400>
 80037b2:	2301      	movs	r3, #1
 80037b4:	463a      	mov	r2, r7
 80037b6:	e7ec      	b.n	8003792 <_printf_float+0x416>
 80037b8:	2301      	movs	r3, #1
 80037ba:	4642      	mov	r2, r8
 80037bc:	4659      	mov	r1, fp
 80037be:	4628      	mov	r0, r5
 80037c0:	47b0      	blx	r6
 80037c2:	3001      	adds	r0, #1
 80037c4:	f43f ae36 	beq.w	8003434 <_printf_float+0xb8>
 80037c8:	3701      	adds	r7, #1
 80037ca:	e708      	b.n	80035de <_printf_float+0x262>
 80037cc:	463a      	mov	r2, r7
 80037ce:	464b      	mov	r3, r9
 80037d0:	4638      	mov	r0, r7
 80037d2:	4649      	mov	r1, r9
 80037d4:	f7fd f916 	bl	8000a04 <__aeabi_dcmpun>
 80037d8:	2800      	cmp	r0, #0
 80037da:	f43f ae30 	beq.w	800343e <_printf_float+0xc2>
 80037de:	4b01      	ldr	r3, [pc, #4]	; (80037e4 <_printf_float+0x468>)
 80037e0:	4f01      	ldr	r7, [pc, #4]	; (80037e8 <_printf_float+0x46c>)
 80037e2:	e612      	b.n	800340a <_printf_float+0x8e>
 80037e4:	080059d1 	.word	0x080059d1
 80037e8:	080059d5 	.word	0x080059d5

080037ec <_printf_common>:
 80037ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037f0:	4691      	mov	r9, r2
 80037f2:	461f      	mov	r7, r3
 80037f4:	688a      	ldr	r2, [r1, #8]
 80037f6:	690b      	ldr	r3, [r1, #16]
 80037f8:	4606      	mov	r6, r0
 80037fa:	4293      	cmp	r3, r2
 80037fc:	bfb8      	it	lt
 80037fe:	4613      	movlt	r3, r2
 8003800:	f8c9 3000 	str.w	r3, [r9]
 8003804:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003808:	460c      	mov	r4, r1
 800380a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800380e:	b112      	cbz	r2, 8003816 <_printf_common+0x2a>
 8003810:	3301      	adds	r3, #1
 8003812:	f8c9 3000 	str.w	r3, [r9]
 8003816:	6823      	ldr	r3, [r4, #0]
 8003818:	0699      	lsls	r1, r3, #26
 800381a:	bf42      	ittt	mi
 800381c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003820:	3302      	addmi	r3, #2
 8003822:	f8c9 3000 	strmi.w	r3, [r9]
 8003826:	6825      	ldr	r5, [r4, #0]
 8003828:	f015 0506 	ands.w	r5, r5, #6
 800382c:	d107      	bne.n	800383e <_printf_common+0x52>
 800382e:	f104 0a19 	add.w	sl, r4, #25
 8003832:	68e3      	ldr	r3, [r4, #12]
 8003834:	f8d9 2000 	ldr.w	r2, [r9]
 8003838:	1a9b      	subs	r3, r3, r2
 800383a:	429d      	cmp	r5, r3
 800383c:	db2a      	blt.n	8003894 <_printf_common+0xa8>
 800383e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003842:	6822      	ldr	r2, [r4, #0]
 8003844:	3300      	adds	r3, #0
 8003846:	bf18      	it	ne
 8003848:	2301      	movne	r3, #1
 800384a:	0692      	lsls	r2, r2, #26
 800384c:	d42f      	bmi.n	80038ae <_printf_common+0xc2>
 800384e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003852:	4639      	mov	r1, r7
 8003854:	4630      	mov	r0, r6
 8003856:	47c0      	blx	r8
 8003858:	3001      	adds	r0, #1
 800385a:	d022      	beq.n	80038a2 <_printf_common+0xb6>
 800385c:	6823      	ldr	r3, [r4, #0]
 800385e:	68e5      	ldr	r5, [r4, #12]
 8003860:	f003 0306 	and.w	r3, r3, #6
 8003864:	2b04      	cmp	r3, #4
 8003866:	bf18      	it	ne
 8003868:	2500      	movne	r5, #0
 800386a:	f8d9 2000 	ldr.w	r2, [r9]
 800386e:	f04f 0900 	mov.w	r9, #0
 8003872:	bf08      	it	eq
 8003874:	1aad      	subeq	r5, r5, r2
 8003876:	68a3      	ldr	r3, [r4, #8]
 8003878:	6922      	ldr	r2, [r4, #16]
 800387a:	bf08      	it	eq
 800387c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003880:	4293      	cmp	r3, r2
 8003882:	bfc4      	itt	gt
 8003884:	1a9b      	subgt	r3, r3, r2
 8003886:	18ed      	addgt	r5, r5, r3
 8003888:	341a      	adds	r4, #26
 800388a:	454d      	cmp	r5, r9
 800388c:	d11b      	bne.n	80038c6 <_printf_common+0xda>
 800388e:	2000      	movs	r0, #0
 8003890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003894:	2301      	movs	r3, #1
 8003896:	4652      	mov	r2, sl
 8003898:	4639      	mov	r1, r7
 800389a:	4630      	mov	r0, r6
 800389c:	47c0      	blx	r8
 800389e:	3001      	adds	r0, #1
 80038a0:	d103      	bne.n	80038aa <_printf_common+0xbe>
 80038a2:	f04f 30ff 	mov.w	r0, #4294967295
 80038a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038aa:	3501      	adds	r5, #1
 80038ac:	e7c1      	b.n	8003832 <_printf_common+0x46>
 80038ae:	2030      	movs	r0, #48	; 0x30
 80038b0:	18e1      	adds	r1, r4, r3
 80038b2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80038b6:	1c5a      	adds	r2, r3, #1
 80038b8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80038bc:	4422      	add	r2, r4
 80038be:	3302      	adds	r3, #2
 80038c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80038c4:	e7c3      	b.n	800384e <_printf_common+0x62>
 80038c6:	2301      	movs	r3, #1
 80038c8:	4622      	mov	r2, r4
 80038ca:	4639      	mov	r1, r7
 80038cc:	4630      	mov	r0, r6
 80038ce:	47c0      	blx	r8
 80038d0:	3001      	adds	r0, #1
 80038d2:	d0e6      	beq.n	80038a2 <_printf_common+0xb6>
 80038d4:	f109 0901 	add.w	r9, r9, #1
 80038d8:	e7d7      	b.n	800388a <_printf_common+0x9e>
	...

080038dc <_printf_i>:
 80038dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80038e0:	4617      	mov	r7, r2
 80038e2:	7e0a      	ldrb	r2, [r1, #24]
 80038e4:	b085      	sub	sp, #20
 80038e6:	2a6e      	cmp	r2, #110	; 0x6e
 80038e8:	4698      	mov	r8, r3
 80038ea:	4606      	mov	r6, r0
 80038ec:	460c      	mov	r4, r1
 80038ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80038f0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80038f4:	f000 80bc 	beq.w	8003a70 <_printf_i+0x194>
 80038f8:	d81a      	bhi.n	8003930 <_printf_i+0x54>
 80038fa:	2a63      	cmp	r2, #99	; 0x63
 80038fc:	d02e      	beq.n	800395c <_printf_i+0x80>
 80038fe:	d80a      	bhi.n	8003916 <_printf_i+0x3a>
 8003900:	2a00      	cmp	r2, #0
 8003902:	f000 80c8 	beq.w	8003a96 <_printf_i+0x1ba>
 8003906:	2a58      	cmp	r2, #88	; 0x58
 8003908:	f000 808a 	beq.w	8003a20 <_printf_i+0x144>
 800390c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003910:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8003914:	e02a      	b.n	800396c <_printf_i+0x90>
 8003916:	2a64      	cmp	r2, #100	; 0x64
 8003918:	d001      	beq.n	800391e <_printf_i+0x42>
 800391a:	2a69      	cmp	r2, #105	; 0x69
 800391c:	d1f6      	bne.n	800390c <_printf_i+0x30>
 800391e:	6821      	ldr	r1, [r4, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003926:	d023      	beq.n	8003970 <_printf_i+0x94>
 8003928:	1d11      	adds	r1, r2, #4
 800392a:	6019      	str	r1, [r3, #0]
 800392c:	6813      	ldr	r3, [r2, #0]
 800392e:	e027      	b.n	8003980 <_printf_i+0xa4>
 8003930:	2a73      	cmp	r2, #115	; 0x73
 8003932:	f000 80b4 	beq.w	8003a9e <_printf_i+0x1c2>
 8003936:	d808      	bhi.n	800394a <_printf_i+0x6e>
 8003938:	2a6f      	cmp	r2, #111	; 0x6f
 800393a:	d02a      	beq.n	8003992 <_printf_i+0xb6>
 800393c:	2a70      	cmp	r2, #112	; 0x70
 800393e:	d1e5      	bne.n	800390c <_printf_i+0x30>
 8003940:	680a      	ldr	r2, [r1, #0]
 8003942:	f042 0220 	orr.w	r2, r2, #32
 8003946:	600a      	str	r2, [r1, #0]
 8003948:	e003      	b.n	8003952 <_printf_i+0x76>
 800394a:	2a75      	cmp	r2, #117	; 0x75
 800394c:	d021      	beq.n	8003992 <_printf_i+0xb6>
 800394e:	2a78      	cmp	r2, #120	; 0x78
 8003950:	d1dc      	bne.n	800390c <_printf_i+0x30>
 8003952:	2278      	movs	r2, #120	; 0x78
 8003954:	496f      	ldr	r1, [pc, #444]	; (8003b14 <_printf_i+0x238>)
 8003956:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800395a:	e064      	b.n	8003a26 <_printf_i+0x14a>
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8003962:	1d11      	adds	r1, r2, #4
 8003964:	6019      	str	r1, [r3, #0]
 8003966:	6813      	ldr	r3, [r2, #0]
 8003968:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800396c:	2301      	movs	r3, #1
 800396e:	e0a3      	b.n	8003ab8 <_printf_i+0x1dc>
 8003970:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003974:	f102 0104 	add.w	r1, r2, #4
 8003978:	6019      	str	r1, [r3, #0]
 800397a:	d0d7      	beq.n	800392c <_printf_i+0x50>
 800397c:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003980:	2b00      	cmp	r3, #0
 8003982:	da03      	bge.n	800398c <_printf_i+0xb0>
 8003984:	222d      	movs	r2, #45	; 0x2d
 8003986:	425b      	negs	r3, r3
 8003988:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800398c:	4962      	ldr	r1, [pc, #392]	; (8003b18 <_printf_i+0x23c>)
 800398e:	220a      	movs	r2, #10
 8003990:	e017      	b.n	80039c2 <_printf_i+0xe6>
 8003992:	6820      	ldr	r0, [r4, #0]
 8003994:	6819      	ldr	r1, [r3, #0]
 8003996:	f010 0f80 	tst.w	r0, #128	; 0x80
 800399a:	d003      	beq.n	80039a4 <_printf_i+0xc8>
 800399c:	1d08      	adds	r0, r1, #4
 800399e:	6018      	str	r0, [r3, #0]
 80039a0:	680b      	ldr	r3, [r1, #0]
 80039a2:	e006      	b.n	80039b2 <_printf_i+0xd6>
 80039a4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80039a8:	f101 0004 	add.w	r0, r1, #4
 80039ac:	6018      	str	r0, [r3, #0]
 80039ae:	d0f7      	beq.n	80039a0 <_printf_i+0xc4>
 80039b0:	880b      	ldrh	r3, [r1, #0]
 80039b2:	2a6f      	cmp	r2, #111	; 0x6f
 80039b4:	bf14      	ite	ne
 80039b6:	220a      	movne	r2, #10
 80039b8:	2208      	moveq	r2, #8
 80039ba:	4957      	ldr	r1, [pc, #348]	; (8003b18 <_printf_i+0x23c>)
 80039bc:	2000      	movs	r0, #0
 80039be:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80039c2:	6865      	ldr	r5, [r4, #4]
 80039c4:	2d00      	cmp	r5, #0
 80039c6:	60a5      	str	r5, [r4, #8]
 80039c8:	f2c0 809c 	blt.w	8003b04 <_printf_i+0x228>
 80039cc:	6820      	ldr	r0, [r4, #0]
 80039ce:	f020 0004 	bic.w	r0, r0, #4
 80039d2:	6020      	str	r0, [r4, #0]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d13f      	bne.n	8003a58 <_printf_i+0x17c>
 80039d8:	2d00      	cmp	r5, #0
 80039da:	f040 8095 	bne.w	8003b08 <_printf_i+0x22c>
 80039de:	4675      	mov	r5, lr
 80039e0:	2a08      	cmp	r2, #8
 80039e2:	d10b      	bne.n	80039fc <_printf_i+0x120>
 80039e4:	6823      	ldr	r3, [r4, #0]
 80039e6:	07da      	lsls	r2, r3, #31
 80039e8:	d508      	bpl.n	80039fc <_printf_i+0x120>
 80039ea:	6923      	ldr	r3, [r4, #16]
 80039ec:	6862      	ldr	r2, [r4, #4]
 80039ee:	429a      	cmp	r2, r3
 80039f0:	bfde      	ittt	le
 80039f2:	2330      	movle	r3, #48	; 0x30
 80039f4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80039f8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80039fc:	ebae 0305 	sub.w	r3, lr, r5
 8003a00:	6123      	str	r3, [r4, #16]
 8003a02:	f8cd 8000 	str.w	r8, [sp]
 8003a06:	463b      	mov	r3, r7
 8003a08:	aa03      	add	r2, sp, #12
 8003a0a:	4621      	mov	r1, r4
 8003a0c:	4630      	mov	r0, r6
 8003a0e:	f7ff feed 	bl	80037ec <_printf_common>
 8003a12:	3001      	adds	r0, #1
 8003a14:	d155      	bne.n	8003ac2 <_printf_i+0x1e6>
 8003a16:	f04f 30ff 	mov.w	r0, #4294967295
 8003a1a:	b005      	add	sp, #20
 8003a1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003a20:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8003a24:	493c      	ldr	r1, [pc, #240]	; (8003b18 <_printf_i+0x23c>)
 8003a26:	6822      	ldr	r2, [r4, #0]
 8003a28:	6818      	ldr	r0, [r3, #0]
 8003a2a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003a2e:	f100 0504 	add.w	r5, r0, #4
 8003a32:	601d      	str	r5, [r3, #0]
 8003a34:	d001      	beq.n	8003a3a <_printf_i+0x15e>
 8003a36:	6803      	ldr	r3, [r0, #0]
 8003a38:	e002      	b.n	8003a40 <_printf_i+0x164>
 8003a3a:	0655      	lsls	r5, r2, #25
 8003a3c:	d5fb      	bpl.n	8003a36 <_printf_i+0x15a>
 8003a3e:	8803      	ldrh	r3, [r0, #0]
 8003a40:	07d0      	lsls	r0, r2, #31
 8003a42:	bf44      	itt	mi
 8003a44:	f042 0220 	orrmi.w	r2, r2, #32
 8003a48:	6022      	strmi	r2, [r4, #0]
 8003a4a:	b91b      	cbnz	r3, 8003a54 <_printf_i+0x178>
 8003a4c:	6822      	ldr	r2, [r4, #0]
 8003a4e:	f022 0220 	bic.w	r2, r2, #32
 8003a52:	6022      	str	r2, [r4, #0]
 8003a54:	2210      	movs	r2, #16
 8003a56:	e7b1      	b.n	80039bc <_printf_i+0xe0>
 8003a58:	4675      	mov	r5, lr
 8003a5a:	fbb3 f0f2 	udiv	r0, r3, r2
 8003a5e:	fb02 3310 	mls	r3, r2, r0, r3
 8003a62:	5ccb      	ldrb	r3, [r1, r3]
 8003a64:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2800      	cmp	r0, #0
 8003a6c:	d1f5      	bne.n	8003a5a <_printf_i+0x17e>
 8003a6e:	e7b7      	b.n	80039e0 <_printf_i+0x104>
 8003a70:	6808      	ldr	r0, [r1, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003a78:	6949      	ldr	r1, [r1, #20]
 8003a7a:	d004      	beq.n	8003a86 <_printf_i+0x1aa>
 8003a7c:	1d10      	adds	r0, r2, #4
 8003a7e:	6018      	str	r0, [r3, #0]
 8003a80:	6813      	ldr	r3, [r2, #0]
 8003a82:	6019      	str	r1, [r3, #0]
 8003a84:	e007      	b.n	8003a96 <_printf_i+0x1ba>
 8003a86:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003a8a:	f102 0004 	add.w	r0, r2, #4
 8003a8e:	6018      	str	r0, [r3, #0]
 8003a90:	6813      	ldr	r3, [r2, #0]
 8003a92:	d0f6      	beq.n	8003a82 <_printf_i+0x1a6>
 8003a94:	8019      	strh	r1, [r3, #0]
 8003a96:	2300      	movs	r3, #0
 8003a98:	4675      	mov	r5, lr
 8003a9a:	6123      	str	r3, [r4, #16]
 8003a9c:	e7b1      	b.n	8003a02 <_printf_i+0x126>
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	1d11      	adds	r1, r2, #4
 8003aa2:	6019      	str	r1, [r3, #0]
 8003aa4:	6815      	ldr	r5, [r2, #0]
 8003aa6:	2100      	movs	r1, #0
 8003aa8:	6862      	ldr	r2, [r4, #4]
 8003aaa:	4628      	mov	r0, r5
 8003aac:	f000 ff90 	bl	80049d0 <memchr>
 8003ab0:	b108      	cbz	r0, 8003ab6 <_printf_i+0x1da>
 8003ab2:	1b40      	subs	r0, r0, r5
 8003ab4:	6060      	str	r0, [r4, #4]
 8003ab6:	6863      	ldr	r3, [r4, #4]
 8003ab8:	6123      	str	r3, [r4, #16]
 8003aba:	2300      	movs	r3, #0
 8003abc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ac0:	e79f      	b.n	8003a02 <_printf_i+0x126>
 8003ac2:	6923      	ldr	r3, [r4, #16]
 8003ac4:	462a      	mov	r2, r5
 8003ac6:	4639      	mov	r1, r7
 8003ac8:	4630      	mov	r0, r6
 8003aca:	47c0      	blx	r8
 8003acc:	3001      	adds	r0, #1
 8003ace:	d0a2      	beq.n	8003a16 <_printf_i+0x13a>
 8003ad0:	6823      	ldr	r3, [r4, #0]
 8003ad2:	079b      	lsls	r3, r3, #30
 8003ad4:	d507      	bpl.n	8003ae6 <_printf_i+0x20a>
 8003ad6:	2500      	movs	r5, #0
 8003ad8:	f104 0919 	add.w	r9, r4, #25
 8003adc:	68e3      	ldr	r3, [r4, #12]
 8003ade:	9a03      	ldr	r2, [sp, #12]
 8003ae0:	1a9b      	subs	r3, r3, r2
 8003ae2:	429d      	cmp	r5, r3
 8003ae4:	db05      	blt.n	8003af2 <_printf_i+0x216>
 8003ae6:	68e0      	ldr	r0, [r4, #12]
 8003ae8:	9b03      	ldr	r3, [sp, #12]
 8003aea:	4298      	cmp	r0, r3
 8003aec:	bfb8      	it	lt
 8003aee:	4618      	movlt	r0, r3
 8003af0:	e793      	b.n	8003a1a <_printf_i+0x13e>
 8003af2:	2301      	movs	r3, #1
 8003af4:	464a      	mov	r2, r9
 8003af6:	4639      	mov	r1, r7
 8003af8:	4630      	mov	r0, r6
 8003afa:	47c0      	blx	r8
 8003afc:	3001      	adds	r0, #1
 8003afe:	d08a      	beq.n	8003a16 <_printf_i+0x13a>
 8003b00:	3501      	adds	r5, #1
 8003b02:	e7eb      	b.n	8003adc <_printf_i+0x200>
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d1a7      	bne.n	8003a58 <_printf_i+0x17c>
 8003b08:	780b      	ldrb	r3, [r1, #0]
 8003b0a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b12:	e765      	b.n	80039e0 <_printf_i+0x104>
 8003b14:	080059ec 	.word	0x080059ec
 8003b18:	080059db 	.word	0x080059db

08003b1c <iprintf>:
 8003b1c:	b40f      	push	{r0, r1, r2, r3}
 8003b1e:	4b0a      	ldr	r3, [pc, #40]	; (8003b48 <iprintf+0x2c>)
 8003b20:	b513      	push	{r0, r1, r4, lr}
 8003b22:	681c      	ldr	r4, [r3, #0]
 8003b24:	b124      	cbz	r4, 8003b30 <iprintf+0x14>
 8003b26:	69a3      	ldr	r3, [r4, #24]
 8003b28:	b913      	cbnz	r3, 8003b30 <iprintf+0x14>
 8003b2a:	4620      	mov	r0, r4
 8003b2c:	f000 feb0 	bl	8004890 <__sinit>
 8003b30:	ab05      	add	r3, sp, #20
 8003b32:	9a04      	ldr	r2, [sp, #16]
 8003b34:	68a1      	ldr	r1, [r4, #8]
 8003b36:	4620      	mov	r0, r4
 8003b38:	9301      	str	r3, [sp, #4]
 8003b3a:	f001 fb13 	bl	8005164 <_vfiprintf_r>
 8003b3e:	b002      	add	sp, #8
 8003b40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b44:	b004      	add	sp, #16
 8003b46:	4770      	bx	lr
 8003b48:	2000000c 	.word	0x2000000c

08003b4c <quorem>:
 8003b4c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b50:	6903      	ldr	r3, [r0, #16]
 8003b52:	690c      	ldr	r4, [r1, #16]
 8003b54:	4680      	mov	r8, r0
 8003b56:	429c      	cmp	r4, r3
 8003b58:	f300 8082 	bgt.w	8003c60 <quorem+0x114>
 8003b5c:	3c01      	subs	r4, #1
 8003b5e:	f101 0714 	add.w	r7, r1, #20
 8003b62:	f100 0614 	add.w	r6, r0, #20
 8003b66:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8003b6a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003b6e:	3501      	adds	r5, #1
 8003b70:	fbb0 f5f5 	udiv	r5, r0, r5
 8003b74:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8003b78:	eb06 030e 	add.w	r3, r6, lr
 8003b7c:	eb07 090e 	add.w	r9, r7, lr
 8003b80:	9301      	str	r3, [sp, #4]
 8003b82:	b38d      	cbz	r5, 8003be8 <quorem+0x9c>
 8003b84:	f04f 0a00 	mov.w	sl, #0
 8003b88:	4638      	mov	r0, r7
 8003b8a:	46b4      	mov	ip, r6
 8003b8c:	46d3      	mov	fp, sl
 8003b8e:	f850 2b04 	ldr.w	r2, [r0], #4
 8003b92:	b293      	uxth	r3, r2
 8003b94:	fb05 a303 	mla	r3, r5, r3, sl
 8003b98:	0c12      	lsrs	r2, r2, #16
 8003b9a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003b9e:	fb05 a202 	mla	r2, r5, r2, sl
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	ebab 0303 	sub.w	r3, fp, r3
 8003ba8:	f8bc b000 	ldrh.w	fp, [ip]
 8003bac:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003bb0:	445b      	add	r3, fp
 8003bb2:	fa1f fb82 	uxth.w	fp, r2
 8003bb6:	f8dc 2000 	ldr.w	r2, [ip]
 8003bba:	4581      	cmp	r9, r0
 8003bbc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003bc0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003bca:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003bce:	f84c 3b04 	str.w	r3, [ip], #4
 8003bd2:	d2dc      	bcs.n	8003b8e <quorem+0x42>
 8003bd4:	f856 300e 	ldr.w	r3, [r6, lr]
 8003bd8:	b933      	cbnz	r3, 8003be8 <quorem+0x9c>
 8003bda:	9b01      	ldr	r3, [sp, #4]
 8003bdc:	3b04      	subs	r3, #4
 8003bde:	429e      	cmp	r6, r3
 8003be0:	461a      	mov	r2, r3
 8003be2:	d331      	bcc.n	8003c48 <quorem+0xfc>
 8003be4:	f8c8 4010 	str.w	r4, [r8, #16]
 8003be8:	4640      	mov	r0, r8
 8003bea:	f001 f912 	bl	8004e12 <__mcmp>
 8003bee:	2800      	cmp	r0, #0
 8003bf0:	db26      	blt.n	8003c40 <quorem+0xf4>
 8003bf2:	4630      	mov	r0, r6
 8003bf4:	f04f 0e00 	mov.w	lr, #0
 8003bf8:	3501      	adds	r5, #1
 8003bfa:	f857 1b04 	ldr.w	r1, [r7], #4
 8003bfe:	f8d0 c000 	ldr.w	ip, [r0]
 8003c02:	b28b      	uxth	r3, r1
 8003c04:	ebae 0303 	sub.w	r3, lr, r3
 8003c08:	fa1f f28c 	uxth.w	r2, ip
 8003c0c:	4413      	add	r3, r2
 8003c0e:	0c0a      	lsrs	r2, r1, #16
 8003c10:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8003c14:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003c1e:	45b9      	cmp	r9, r7
 8003c20:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8003c24:	f840 3b04 	str.w	r3, [r0], #4
 8003c28:	d2e7      	bcs.n	8003bfa <quorem+0xae>
 8003c2a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8003c2e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8003c32:	b92a      	cbnz	r2, 8003c40 <quorem+0xf4>
 8003c34:	3b04      	subs	r3, #4
 8003c36:	429e      	cmp	r6, r3
 8003c38:	461a      	mov	r2, r3
 8003c3a:	d30b      	bcc.n	8003c54 <quorem+0x108>
 8003c3c:	f8c8 4010 	str.w	r4, [r8, #16]
 8003c40:	4628      	mov	r0, r5
 8003c42:	b003      	add	sp, #12
 8003c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c48:	6812      	ldr	r2, [r2, #0]
 8003c4a:	3b04      	subs	r3, #4
 8003c4c:	2a00      	cmp	r2, #0
 8003c4e:	d1c9      	bne.n	8003be4 <quorem+0x98>
 8003c50:	3c01      	subs	r4, #1
 8003c52:	e7c4      	b.n	8003bde <quorem+0x92>
 8003c54:	6812      	ldr	r2, [r2, #0]
 8003c56:	3b04      	subs	r3, #4
 8003c58:	2a00      	cmp	r2, #0
 8003c5a:	d1ef      	bne.n	8003c3c <quorem+0xf0>
 8003c5c:	3c01      	subs	r4, #1
 8003c5e:	e7ea      	b.n	8003c36 <quorem+0xea>
 8003c60:	2000      	movs	r0, #0
 8003c62:	e7ee      	b.n	8003c42 <quorem+0xf6>
 8003c64:	0000      	movs	r0, r0
	...

08003c68 <_dtoa_r>:
 8003c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c6c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8003c6e:	b095      	sub	sp, #84	; 0x54
 8003c70:	4604      	mov	r4, r0
 8003c72:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8003c74:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003c78:	b93e      	cbnz	r6, 8003c8a <_dtoa_r+0x22>
 8003c7a:	2010      	movs	r0, #16
 8003c7c:	f000 fea0 	bl	80049c0 <malloc>
 8003c80:	6260      	str	r0, [r4, #36]	; 0x24
 8003c82:	6046      	str	r6, [r0, #4]
 8003c84:	6086      	str	r6, [r0, #8]
 8003c86:	6006      	str	r6, [r0, #0]
 8003c88:	60c6      	str	r6, [r0, #12]
 8003c8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c8c:	6819      	ldr	r1, [r3, #0]
 8003c8e:	b151      	cbz	r1, 8003ca6 <_dtoa_r+0x3e>
 8003c90:	685a      	ldr	r2, [r3, #4]
 8003c92:	2301      	movs	r3, #1
 8003c94:	4093      	lsls	r3, r2
 8003c96:	604a      	str	r2, [r1, #4]
 8003c98:	608b      	str	r3, [r1, #8]
 8003c9a:	4620      	mov	r0, r4
 8003c9c:	f000 fee5 	bl	8004a6a <_Bfree>
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003ca4:	601a      	str	r2, [r3, #0]
 8003ca6:	9b03      	ldr	r3, [sp, #12]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	bfb7      	itett	lt
 8003cac:	2301      	movlt	r3, #1
 8003cae:	2300      	movge	r3, #0
 8003cb0:	602b      	strlt	r3, [r5, #0]
 8003cb2:	9b03      	ldrlt	r3, [sp, #12]
 8003cb4:	bfae      	itee	ge
 8003cb6:	602b      	strge	r3, [r5, #0]
 8003cb8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8003cbc:	9303      	strlt	r3, [sp, #12]
 8003cbe:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8003cc2:	4bab      	ldr	r3, [pc, #684]	; (8003f70 <_dtoa_r+0x308>)
 8003cc4:	ea33 0309 	bics.w	r3, r3, r9
 8003cc8:	d11b      	bne.n	8003d02 <_dtoa_r+0x9a>
 8003cca:	f242 730f 	movw	r3, #9999	; 0x270f
 8003cce:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003cd0:	6013      	str	r3, [r2, #0]
 8003cd2:	9b02      	ldr	r3, [sp, #8]
 8003cd4:	b923      	cbnz	r3, 8003ce0 <_dtoa_r+0x78>
 8003cd6:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8003cda:	2800      	cmp	r0, #0
 8003cdc:	f000 8583 	beq.w	80047e6 <_dtoa_r+0xb7e>
 8003ce0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003ce2:	b953      	cbnz	r3, 8003cfa <_dtoa_r+0x92>
 8003ce4:	4ba3      	ldr	r3, [pc, #652]	; (8003f74 <_dtoa_r+0x30c>)
 8003ce6:	e021      	b.n	8003d2c <_dtoa_r+0xc4>
 8003ce8:	4ba3      	ldr	r3, [pc, #652]	; (8003f78 <_dtoa_r+0x310>)
 8003cea:	9306      	str	r3, [sp, #24]
 8003cec:	3308      	adds	r3, #8
 8003cee:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003cf0:	6013      	str	r3, [r2, #0]
 8003cf2:	9806      	ldr	r0, [sp, #24]
 8003cf4:	b015      	add	sp, #84	; 0x54
 8003cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cfa:	4b9e      	ldr	r3, [pc, #632]	; (8003f74 <_dtoa_r+0x30c>)
 8003cfc:	9306      	str	r3, [sp, #24]
 8003cfe:	3303      	adds	r3, #3
 8003d00:	e7f5      	b.n	8003cee <_dtoa_r+0x86>
 8003d02:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003d06:	2200      	movs	r2, #0
 8003d08:	2300      	movs	r3, #0
 8003d0a:	4630      	mov	r0, r6
 8003d0c:	4639      	mov	r1, r7
 8003d0e:	f7fc fe47 	bl	80009a0 <__aeabi_dcmpeq>
 8003d12:	4680      	mov	r8, r0
 8003d14:	b160      	cbz	r0, 8003d30 <_dtoa_r+0xc8>
 8003d16:	2301      	movs	r3, #1
 8003d18:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003d1a:	6013      	str	r3, [r2, #0]
 8003d1c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	f000 855e 	beq.w	80047e0 <_dtoa_r+0xb78>
 8003d24:	4b95      	ldr	r3, [pc, #596]	; (8003f7c <_dtoa_r+0x314>)
 8003d26:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8003d28:	6013      	str	r3, [r2, #0]
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	9306      	str	r3, [sp, #24]
 8003d2e:	e7e0      	b.n	8003cf2 <_dtoa_r+0x8a>
 8003d30:	ab12      	add	r3, sp, #72	; 0x48
 8003d32:	9301      	str	r3, [sp, #4]
 8003d34:	ab13      	add	r3, sp, #76	; 0x4c
 8003d36:	9300      	str	r3, [sp, #0]
 8003d38:	4632      	mov	r2, r6
 8003d3a:	463b      	mov	r3, r7
 8003d3c:	4620      	mov	r0, r4
 8003d3e:	f001 f8e1 	bl	8004f04 <__d2b>
 8003d42:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8003d46:	4682      	mov	sl, r0
 8003d48:	2d00      	cmp	r5, #0
 8003d4a:	d07d      	beq.n	8003e48 <_dtoa_r+0x1e0>
 8003d4c:	4630      	mov	r0, r6
 8003d4e:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003d52:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8003d56:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8003d5a:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003d5e:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8003d62:	2200      	movs	r2, #0
 8003d64:	4b86      	ldr	r3, [pc, #536]	; (8003f80 <_dtoa_r+0x318>)
 8003d66:	f7fc f9ff 	bl	8000168 <__aeabi_dsub>
 8003d6a:	a37b      	add	r3, pc, #492	; (adr r3, 8003f58 <_dtoa_r+0x2f0>)
 8003d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d70:	f7fc fbae 	bl	80004d0 <__aeabi_dmul>
 8003d74:	a37a      	add	r3, pc, #488	; (adr r3, 8003f60 <_dtoa_r+0x2f8>)
 8003d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d7a:	f7fc f9f7 	bl	800016c <__adddf3>
 8003d7e:	4606      	mov	r6, r0
 8003d80:	4628      	mov	r0, r5
 8003d82:	460f      	mov	r7, r1
 8003d84:	f7fc fb3e 	bl	8000404 <__aeabi_i2d>
 8003d88:	a377      	add	r3, pc, #476	; (adr r3, 8003f68 <_dtoa_r+0x300>)
 8003d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d8e:	f7fc fb9f 	bl	80004d0 <__aeabi_dmul>
 8003d92:	4602      	mov	r2, r0
 8003d94:	460b      	mov	r3, r1
 8003d96:	4630      	mov	r0, r6
 8003d98:	4639      	mov	r1, r7
 8003d9a:	f7fc f9e7 	bl	800016c <__adddf3>
 8003d9e:	4606      	mov	r6, r0
 8003da0:	460f      	mov	r7, r1
 8003da2:	f7fc fe45 	bl	8000a30 <__aeabi_d2iz>
 8003da6:	2200      	movs	r2, #0
 8003da8:	4683      	mov	fp, r0
 8003daa:	2300      	movs	r3, #0
 8003dac:	4630      	mov	r0, r6
 8003dae:	4639      	mov	r1, r7
 8003db0:	f7fc fe00 	bl	80009b4 <__aeabi_dcmplt>
 8003db4:	b158      	cbz	r0, 8003dce <_dtoa_r+0x166>
 8003db6:	4658      	mov	r0, fp
 8003db8:	f7fc fb24 	bl	8000404 <__aeabi_i2d>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	4630      	mov	r0, r6
 8003dc2:	4639      	mov	r1, r7
 8003dc4:	f7fc fdec 	bl	80009a0 <__aeabi_dcmpeq>
 8003dc8:	b908      	cbnz	r0, 8003dce <_dtoa_r+0x166>
 8003dca:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003dce:	f1bb 0f16 	cmp.w	fp, #22
 8003dd2:	d858      	bhi.n	8003e86 <_dtoa_r+0x21e>
 8003dd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003dd8:	496a      	ldr	r1, [pc, #424]	; (8003f84 <_dtoa_r+0x31c>)
 8003dda:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8003dde:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003de2:	f7fc fe05 	bl	80009f0 <__aeabi_dcmpgt>
 8003de6:	2800      	cmp	r0, #0
 8003de8:	d04f      	beq.n	8003e8a <_dtoa_r+0x222>
 8003dea:	2300      	movs	r3, #0
 8003dec:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003df0:	930d      	str	r3, [sp, #52]	; 0x34
 8003df2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003df4:	1b5d      	subs	r5, r3, r5
 8003df6:	1e6b      	subs	r3, r5, #1
 8003df8:	9307      	str	r3, [sp, #28]
 8003dfa:	bf43      	ittte	mi
 8003dfc:	2300      	movmi	r3, #0
 8003dfe:	f1c5 0801 	rsbmi	r8, r5, #1
 8003e02:	9307      	strmi	r3, [sp, #28]
 8003e04:	f04f 0800 	movpl.w	r8, #0
 8003e08:	f1bb 0f00 	cmp.w	fp, #0
 8003e0c:	db3f      	blt.n	8003e8e <_dtoa_r+0x226>
 8003e0e:	9b07      	ldr	r3, [sp, #28]
 8003e10:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8003e14:	445b      	add	r3, fp
 8003e16:	9307      	str	r3, [sp, #28]
 8003e18:	2300      	movs	r3, #0
 8003e1a:	9308      	str	r3, [sp, #32]
 8003e1c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003e1e:	2b09      	cmp	r3, #9
 8003e20:	f200 80b4 	bhi.w	8003f8c <_dtoa_r+0x324>
 8003e24:	2b05      	cmp	r3, #5
 8003e26:	bfc4      	itt	gt
 8003e28:	3b04      	subgt	r3, #4
 8003e2a:	931e      	strgt	r3, [sp, #120]	; 0x78
 8003e2c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8003e2e:	bfc8      	it	gt
 8003e30:	2600      	movgt	r6, #0
 8003e32:	f1a3 0302 	sub.w	r3, r3, #2
 8003e36:	bfd8      	it	le
 8003e38:	2601      	movle	r6, #1
 8003e3a:	2b03      	cmp	r3, #3
 8003e3c:	f200 80b2 	bhi.w	8003fa4 <_dtoa_r+0x33c>
 8003e40:	e8df f003 	tbb	[pc, r3]
 8003e44:	782d8684 	.word	0x782d8684
 8003e48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003e4a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8003e4c:	441d      	add	r5, r3
 8003e4e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8003e52:	2b20      	cmp	r3, #32
 8003e54:	dd11      	ble.n	8003e7a <_dtoa_r+0x212>
 8003e56:	9a02      	ldr	r2, [sp, #8]
 8003e58:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8003e5c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8003e60:	fa22 f000 	lsr.w	r0, r2, r0
 8003e64:	fa09 f303 	lsl.w	r3, r9, r3
 8003e68:	4318      	orrs	r0, r3
 8003e6a:	f7fc fabb 	bl	80003e4 <__aeabi_ui2d>
 8003e6e:	2301      	movs	r3, #1
 8003e70:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8003e74:	3d01      	subs	r5, #1
 8003e76:	9310      	str	r3, [sp, #64]	; 0x40
 8003e78:	e773      	b.n	8003d62 <_dtoa_r+0xfa>
 8003e7a:	f1c3 0020 	rsb	r0, r3, #32
 8003e7e:	9b02      	ldr	r3, [sp, #8]
 8003e80:	fa03 f000 	lsl.w	r0, r3, r0
 8003e84:	e7f1      	b.n	8003e6a <_dtoa_r+0x202>
 8003e86:	2301      	movs	r3, #1
 8003e88:	e7b2      	b.n	8003df0 <_dtoa_r+0x188>
 8003e8a:	900d      	str	r0, [sp, #52]	; 0x34
 8003e8c:	e7b1      	b.n	8003df2 <_dtoa_r+0x18a>
 8003e8e:	f1cb 0300 	rsb	r3, fp, #0
 8003e92:	9308      	str	r3, [sp, #32]
 8003e94:	2300      	movs	r3, #0
 8003e96:	eba8 080b 	sub.w	r8, r8, fp
 8003e9a:	930c      	str	r3, [sp, #48]	; 0x30
 8003e9c:	e7be      	b.n	8003e1c <_dtoa_r+0x1b4>
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	9309      	str	r3, [sp, #36]	; 0x24
 8003ea2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	f340 8080 	ble.w	8003faa <_dtoa_r+0x342>
 8003eaa:	4699      	mov	r9, r3
 8003eac:	9304      	str	r3, [sp, #16]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	2104      	movs	r1, #4
 8003eb2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003eb4:	606a      	str	r2, [r5, #4]
 8003eb6:	f101 0214 	add.w	r2, r1, #20
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d97a      	bls.n	8003fb4 <_dtoa_r+0x34c>
 8003ebe:	6869      	ldr	r1, [r5, #4]
 8003ec0:	4620      	mov	r0, r4
 8003ec2:	f000 fd9e 	bl	8004a02 <_Balloc>
 8003ec6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003ec8:	6028      	str	r0, [r5, #0]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f1b9 0f0e 	cmp.w	r9, #14
 8003ed0:	9306      	str	r3, [sp, #24]
 8003ed2:	f200 80f0 	bhi.w	80040b6 <_dtoa_r+0x44e>
 8003ed6:	2e00      	cmp	r6, #0
 8003ed8:	f000 80ed 	beq.w	80040b6 <_dtoa_r+0x44e>
 8003edc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003ee0:	f1bb 0f00 	cmp.w	fp, #0
 8003ee4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8003ee8:	dd79      	ble.n	8003fde <_dtoa_r+0x376>
 8003eea:	4a26      	ldr	r2, [pc, #152]	; (8003f84 <_dtoa_r+0x31c>)
 8003eec:	f00b 030f 	and.w	r3, fp, #15
 8003ef0:	ea4f 162b 	mov.w	r6, fp, asr #4
 8003ef4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003ef8:	06f0      	lsls	r0, r6, #27
 8003efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003efe:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003f02:	d55c      	bpl.n	8003fbe <_dtoa_r+0x356>
 8003f04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003f08:	4b1f      	ldr	r3, [pc, #124]	; (8003f88 <_dtoa_r+0x320>)
 8003f0a:	2503      	movs	r5, #3
 8003f0c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003f10:	f7fc fc08 	bl	8000724 <__aeabi_ddiv>
 8003f14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003f18:	f006 060f 	and.w	r6, r6, #15
 8003f1c:	4f1a      	ldr	r7, [pc, #104]	; (8003f88 <_dtoa_r+0x320>)
 8003f1e:	2e00      	cmp	r6, #0
 8003f20:	d14f      	bne.n	8003fc2 <_dtoa_r+0x35a>
 8003f22:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8003f26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003f2a:	f7fc fbfb 	bl	8000724 <__aeabi_ddiv>
 8003f2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003f32:	e06e      	b.n	8004012 <_dtoa_r+0x3aa>
 8003f34:	2301      	movs	r3, #1
 8003f36:	9309      	str	r3, [sp, #36]	; 0x24
 8003f38:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003f3a:	445b      	add	r3, fp
 8003f3c:	f103 0901 	add.w	r9, r3, #1
 8003f40:	9304      	str	r3, [sp, #16]
 8003f42:	464b      	mov	r3, r9
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	bfb8      	it	lt
 8003f48:	2301      	movlt	r3, #1
 8003f4a:	e7b0      	b.n	8003eae <_dtoa_r+0x246>
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	e7a7      	b.n	8003ea0 <_dtoa_r+0x238>
 8003f50:	2300      	movs	r3, #0
 8003f52:	e7f0      	b.n	8003f36 <_dtoa_r+0x2ce>
 8003f54:	f3af 8000 	nop.w
 8003f58:	636f4361 	.word	0x636f4361
 8003f5c:	3fd287a7 	.word	0x3fd287a7
 8003f60:	8b60c8b3 	.word	0x8b60c8b3
 8003f64:	3fc68a28 	.word	0x3fc68a28
 8003f68:	509f79fb 	.word	0x509f79fb
 8003f6c:	3fd34413 	.word	0x3fd34413
 8003f70:	7ff00000 	.word	0x7ff00000
 8003f74:	08005a06 	.word	0x08005a06
 8003f78:	080059fd 	.word	0x080059fd
 8003f7c:	080059da 	.word	0x080059da
 8003f80:	3ff80000 	.word	0x3ff80000
 8003f84:	08005a98 	.word	0x08005a98
 8003f88:	08005a70 	.word	0x08005a70
 8003f8c:	2601      	movs	r6, #1
 8003f8e:	2300      	movs	r3, #0
 8003f90:	9609      	str	r6, [sp, #36]	; 0x24
 8003f92:	931e      	str	r3, [sp, #120]	; 0x78
 8003f94:	f04f 33ff 	mov.w	r3, #4294967295
 8003f98:	2200      	movs	r2, #0
 8003f9a:	9304      	str	r3, [sp, #16]
 8003f9c:	4699      	mov	r9, r3
 8003f9e:	2312      	movs	r3, #18
 8003fa0:	921f      	str	r2, [sp, #124]	; 0x7c
 8003fa2:	e784      	b.n	8003eae <_dtoa_r+0x246>
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	9309      	str	r3, [sp, #36]	; 0x24
 8003fa8:	e7f4      	b.n	8003f94 <_dtoa_r+0x32c>
 8003faa:	2301      	movs	r3, #1
 8003fac:	9304      	str	r3, [sp, #16]
 8003fae:	4699      	mov	r9, r3
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	e7f5      	b.n	8003fa0 <_dtoa_r+0x338>
 8003fb4:	686a      	ldr	r2, [r5, #4]
 8003fb6:	0049      	lsls	r1, r1, #1
 8003fb8:	3201      	adds	r2, #1
 8003fba:	606a      	str	r2, [r5, #4]
 8003fbc:	e77b      	b.n	8003eb6 <_dtoa_r+0x24e>
 8003fbe:	2502      	movs	r5, #2
 8003fc0:	e7ac      	b.n	8003f1c <_dtoa_r+0x2b4>
 8003fc2:	07f1      	lsls	r1, r6, #31
 8003fc4:	d508      	bpl.n	8003fd8 <_dtoa_r+0x370>
 8003fc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003fca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003fce:	f7fc fa7f 	bl	80004d0 <__aeabi_dmul>
 8003fd2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003fd6:	3501      	adds	r5, #1
 8003fd8:	1076      	asrs	r6, r6, #1
 8003fda:	3708      	adds	r7, #8
 8003fdc:	e79f      	b.n	8003f1e <_dtoa_r+0x2b6>
 8003fde:	f000 80a5 	beq.w	800412c <_dtoa_r+0x4c4>
 8003fe2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003fe6:	f1cb 0600 	rsb	r6, fp, #0
 8003fea:	4ba2      	ldr	r3, [pc, #648]	; (8004274 <_dtoa_r+0x60c>)
 8003fec:	f006 020f 	and.w	r2, r6, #15
 8003ff0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff8:	f7fc fa6a 	bl	80004d0 <__aeabi_dmul>
 8003ffc:	2502      	movs	r5, #2
 8003ffe:	2300      	movs	r3, #0
 8004000:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004004:	4f9c      	ldr	r7, [pc, #624]	; (8004278 <_dtoa_r+0x610>)
 8004006:	1136      	asrs	r6, r6, #4
 8004008:	2e00      	cmp	r6, #0
 800400a:	f040 8084 	bne.w	8004116 <_dtoa_r+0x4ae>
 800400e:	2b00      	cmp	r3, #0
 8004010:	d18d      	bne.n	8003f2e <_dtoa_r+0x2c6>
 8004012:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004014:	2b00      	cmp	r3, #0
 8004016:	f000 808b 	beq.w	8004130 <_dtoa_r+0x4c8>
 800401a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800401e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004022:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004026:	2200      	movs	r2, #0
 8004028:	4b94      	ldr	r3, [pc, #592]	; (800427c <_dtoa_r+0x614>)
 800402a:	f7fc fcc3 	bl	80009b4 <__aeabi_dcmplt>
 800402e:	2800      	cmp	r0, #0
 8004030:	d07e      	beq.n	8004130 <_dtoa_r+0x4c8>
 8004032:	f1b9 0f00 	cmp.w	r9, #0
 8004036:	d07b      	beq.n	8004130 <_dtoa_r+0x4c8>
 8004038:	9b04      	ldr	r3, [sp, #16]
 800403a:	2b00      	cmp	r3, #0
 800403c:	dd37      	ble.n	80040ae <_dtoa_r+0x446>
 800403e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004042:	2200      	movs	r2, #0
 8004044:	4b8e      	ldr	r3, [pc, #568]	; (8004280 <_dtoa_r+0x618>)
 8004046:	f7fc fa43 	bl	80004d0 <__aeabi_dmul>
 800404a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800404e:	9e04      	ldr	r6, [sp, #16]
 8004050:	f10b 37ff 	add.w	r7, fp, #4294967295
 8004054:	3501      	adds	r5, #1
 8004056:	4628      	mov	r0, r5
 8004058:	f7fc f9d4 	bl	8000404 <__aeabi_i2d>
 800405c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004060:	f7fc fa36 	bl	80004d0 <__aeabi_dmul>
 8004064:	4b87      	ldr	r3, [pc, #540]	; (8004284 <_dtoa_r+0x61c>)
 8004066:	2200      	movs	r2, #0
 8004068:	f7fc f880 	bl	800016c <__adddf3>
 800406c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004070:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004072:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8004076:	950b      	str	r5, [sp, #44]	; 0x2c
 8004078:	2e00      	cmp	r6, #0
 800407a:	d15c      	bne.n	8004136 <_dtoa_r+0x4ce>
 800407c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004080:	2200      	movs	r2, #0
 8004082:	4b81      	ldr	r3, [pc, #516]	; (8004288 <_dtoa_r+0x620>)
 8004084:	f7fc f870 	bl	8000168 <__aeabi_dsub>
 8004088:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800408a:	462b      	mov	r3, r5
 800408c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004090:	f7fc fcae 	bl	80009f0 <__aeabi_dcmpgt>
 8004094:	2800      	cmp	r0, #0
 8004096:	f040 82f7 	bne.w	8004688 <_dtoa_r+0xa20>
 800409a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800409e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80040a0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80040a4:	f7fc fc86 	bl	80009b4 <__aeabi_dcmplt>
 80040a8:	2800      	cmp	r0, #0
 80040aa:	f040 82eb 	bne.w	8004684 <_dtoa_r+0xa1c>
 80040ae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80040b2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80040b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	f2c0 8150 	blt.w	800435e <_dtoa_r+0x6f6>
 80040be:	f1bb 0f0e 	cmp.w	fp, #14
 80040c2:	f300 814c 	bgt.w	800435e <_dtoa_r+0x6f6>
 80040c6:	4b6b      	ldr	r3, [pc, #428]	; (8004274 <_dtoa_r+0x60c>)
 80040c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80040cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80040d4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f280 80da 	bge.w	8004290 <_dtoa_r+0x628>
 80040dc:	f1b9 0f00 	cmp.w	r9, #0
 80040e0:	f300 80d6 	bgt.w	8004290 <_dtoa_r+0x628>
 80040e4:	f040 82cd 	bne.w	8004682 <_dtoa_r+0xa1a>
 80040e8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80040ec:	2200      	movs	r2, #0
 80040ee:	4b66      	ldr	r3, [pc, #408]	; (8004288 <_dtoa_r+0x620>)
 80040f0:	f7fc f9ee 	bl	80004d0 <__aeabi_dmul>
 80040f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80040f8:	f7fc fc70 	bl	80009dc <__aeabi_dcmpge>
 80040fc:	464e      	mov	r6, r9
 80040fe:	464f      	mov	r7, r9
 8004100:	2800      	cmp	r0, #0
 8004102:	f040 82a4 	bne.w	800464e <_dtoa_r+0x9e6>
 8004106:	9b06      	ldr	r3, [sp, #24]
 8004108:	9a06      	ldr	r2, [sp, #24]
 800410a:	1c5d      	adds	r5, r3, #1
 800410c:	2331      	movs	r3, #49	; 0x31
 800410e:	f10b 0b01 	add.w	fp, fp, #1
 8004112:	7013      	strb	r3, [r2, #0]
 8004114:	e29f      	b.n	8004656 <_dtoa_r+0x9ee>
 8004116:	07f2      	lsls	r2, r6, #31
 8004118:	d505      	bpl.n	8004126 <_dtoa_r+0x4be>
 800411a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800411e:	f7fc f9d7 	bl	80004d0 <__aeabi_dmul>
 8004122:	2301      	movs	r3, #1
 8004124:	3501      	adds	r5, #1
 8004126:	1076      	asrs	r6, r6, #1
 8004128:	3708      	adds	r7, #8
 800412a:	e76d      	b.n	8004008 <_dtoa_r+0x3a0>
 800412c:	2502      	movs	r5, #2
 800412e:	e770      	b.n	8004012 <_dtoa_r+0x3aa>
 8004130:	465f      	mov	r7, fp
 8004132:	464e      	mov	r6, r9
 8004134:	e78f      	b.n	8004056 <_dtoa_r+0x3ee>
 8004136:	9a06      	ldr	r2, [sp, #24]
 8004138:	4b4e      	ldr	r3, [pc, #312]	; (8004274 <_dtoa_r+0x60c>)
 800413a:	4432      	add	r2, r6
 800413c:	9211      	str	r2, [sp, #68]	; 0x44
 800413e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004140:	1e71      	subs	r1, r6, #1
 8004142:	2a00      	cmp	r2, #0
 8004144:	d048      	beq.n	80041d8 <_dtoa_r+0x570>
 8004146:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800414a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414e:	2000      	movs	r0, #0
 8004150:	494e      	ldr	r1, [pc, #312]	; (800428c <_dtoa_r+0x624>)
 8004152:	f7fc fae7 	bl	8000724 <__aeabi_ddiv>
 8004156:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800415a:	f7fc f805 	bl	8000168 <__aeabi_dsub>
 800415e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004162:	9d06      	ldr	r5, [sp, #24]
 8004164:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004168:	f7fc fc62 	bl	8000a30 <__aeabi_d2iz>
 800416c:	4606      	mov	r6, r0
 800416e:	f7fc f949 	bl	8000404 <__aeabi_i2d>
 8004172:	4602      	mov	r2, r0
 8004174:	460b      	mov	r3, r1
 8004176:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800417a:	f7fb fff5 	bl	8000168 <__aeabi_dsub>
 800417e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004182:	3630      	adds	r6, #48	; 0x30
 8004184:	f805 6b01 	strb.w	r6, [r5], #1
 8004188:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800418c:	f7fc fc12 	bl	80009b4 <__aeabi_dcmplt>
 8004190:	2800      	cmp	r0, #0
 8004192:	d164      	bne.n	800425e <_dtoa_r+0x5f6>
 8004194:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004198:	2000      	movs	r0, #0
 800419a:	4938      	ldr	r1, [pc, #224]	; (800427c <_dtoa_r+0x614>)
 800419c:	f7fb ffe4 	bl	8000168 <__aeabi_dsub>
 80041a0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80041a4:	f7fc fc06 	bl	80009b4 <__aeabi_dcmplt>
 80041a8:	2800      	cmp	r0, #0
 80041aa:	f040 80b9 	bne.w	8004320 <_dtoa_r+0x6b8>
 80041ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80041b0:	429d      	cmp	r5, r3
 80041b2:	f43f af7c 	beq.w	80040ae <_dtoa_r+0x446>
 80041b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80041ba:	2200      	movs	r2, #0
 80041bc:	4b30      	ldr	r3, [pc, #192]	; (8004280 <_dtoa_r+0x618>)
 80041be:	f7fc f987 	bl	80004d0 <__aeabi_dmul>
 80041c2:	2200      	movs	r2, #0
 80041c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80041c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041cc:	4b2c      	ldr	r3, [pc, #176]	; (8004280 <_dtoa_r+0x618>)
 80041ce:	f7fc f97f 	bl	80004d0 <__aeabi_dmul>
 80041d2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80041d6:	e7c5      	b.n	8004164 <_dtoa_r+0x4fc>
 80041d8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80041dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80041e0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80041e4:	f7fc f974 	bl	80004d0 <__aeabi_dmul>
 80041e8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80041ec:	9d06      	ldr	r5, [sp, #24]
 80041ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041f2:	f7fc fc1d 	bl	8000a30 <__aeabi_d2iz>
 80041f6:	4606      	mov	r6, r0
 80041f8:	f7fc f904 	bl	8000404 <__aeabi_i2d>
 80041fc:	4602      	mov	r2, r0
 80041fe:	460b      	mov	r3, r1
 8004200:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004204:	f7fb ffb0 	bl	8000168 <__aeabi_dsub>
 8004208:	3630      	adds	r6, #48	; 0x30
 800420a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800420c:	f805 6b01 	strb.w	r6, [r5], #1
 8004210:	42ab      	cmp	r3, r5
 8004212:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004216:	f04f 0200 	mov.w	r2, #0
 800421a:	d124      	bne.n	8004266 <_dtoa_r+0x5fe>
 800421c:	4b1b      	ldr	r3, [pc, #108]	; (800428c <_dtoa_r+0x624>)
 800421e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004222:	f7fb ffa3 	bl	800016c <__adddf3>
 8004226:	4602      	mov	r2, r0
 8004228:	460b      	mov	r3, r1
 800422a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800422e:	f7fc fbdf 	bl	80009f0 <__aeabi_dcmpgt>
 8004232:	2800      	cmp	r0, #0
 8004234:	d174      	bne.n	8004320 <_dtoa_r+0x6b8>
 8004236:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800423a:	2000      	movs	r0, #0
 800423c:	4913      	ldr	r1, [pc, #76]	; (800428c <_dtoa_r+0x624>)
 800423e:	f7fb ff93 	bl	8000168 <__aeabi_dsub>
 8004242:	4602      	mov	r2, r0
 8004244:	460b      	mov	r3, r1
 8004246:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800424a:	f7fc fbb3 	bl	80009b4 <__aeabi_dcmplt>
 800424e:	2800      	cmp	r0, #0
 8004250:	f43f af2d 	beq.w	80040ae <_dtoa_r+0x446>
 8004254:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004258:	1e6a      	subs	r2, r5, #1
 800425a:	2b30      	cmp	r3, #48	; 0x30
 800425c:	d001      	beq.n	8004262 <_dtoa_r+0x5fa>
 800425e:	46bb      	mov	fp, r7
 8004260:	e04d      	b.n	80042fe <_dtoa_r+0x696>
 8004262:	4615      	mov	r5, r2
 8004264:	e7f6      	b.n	8004254 <_dtoa_r+0x5ec>
 8004266:	4b06      	ldr	r3, [pc, #24]	; (8004280 <_dtoa_r+0x618>)
 8004268:	f7fc f932 	bl	80004d0 <__aeabi_dmul>
 800426c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004270:	e7bd      	b.n	80041ee <_dtoa_r+0x586>
 8004272:	bf00      	nop
 8004274:	08005a98 	.word	0x08005a98
 8004278:	08005a70 	.word	0x08005a70
 800427c:	3ff00000 	.word	0x3ff00000
 8004280:	40240000 	.word	0x40240000
 8004284:	401c0000 	.word	0x401c0000
 8004288:	40140000 	.word	0x40140000
 800428c:	3fe00000 	.word	0x3fe00000
 8004290:	9d06      	ldr	r5, [sp, #24]
 8004292:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004296:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800429a:	4630      	mov	r0, r6
 800429c:	4639      	mov	r1, r7
 800429e:	f7fc fa41 	bl	8000724 <__aeabi_ddiv>
 80042a2:	f7fc fbc5 	bl	8000a30 <__aeabi_d2iz>
 80042a6:	4680      	mov	r8, r0
 80042a8:	f7fc f8ac 	bl	8000404 <__aeabi_i2d>
 80042ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80042b0:	f7fc f90e 	bl	80004d0 <__aeabi_dmul>
 80042b4:	4602      	mov	r2, r0
 80042b6:	460b      	mov	r3, r1
 80042b8:	4630      	mov	r0, r6
 80042ba:	4639      	mov	r1, r7
 80042bc:	f7fb ff54 	bl	8000168 <__aeabi_dsub>
 80042c0:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80042c4:	f805 6b01 	strb.w	r6, [r5], #1
 80042c8:	9e06      	ldr	r6, [sp, #24]
 80042ca:	4602      	mov	r2, r0
 80042cc:	1bae      	subs	r6, r5, r6
 80042ce:	45b1      	cmp	r9, r6
 80042d0:	460b      	mov	r3, r1
 80042d2:	d137      	bne.n	8004344 <_dtoa_r+0x6dc>
 80042d4:	f7fb ff4a 	bl	800016c <__adddf3>
 80042d8:	4606      	mov	r6, r0
 80042da:	460f      	mov	r7, r1
 80042dc:	4602      	mov	r2, r0
 80042de:	460b      	mov	r3, r1
 80042e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80042e4:	f7fc fb66 	bl	80009b4 <__aeabi_dcmplt>
 80042e8:	b9c8      	cbnz	r0, 800431e <_dtoa_r+0x6b6>
 80042ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80042ee:	4632      	mov	r2, r6
 80042f0:	463b      	mov	r3, r7
 80042f2:	f7fc fb55 	bl	80009a0 <__aeabi_dcmpeq>
 80042f6:	b110      	cbz	r0, 80042fe <_dtoa_r+0x696>
 80042f8:	f018 0f01 	tst.w	r8, #1
 80042fc:	d10f      	bne.n	800431e <_dtoa_r+0x6b6>
 80042fe:	4651      	mov	r1, sl
 8004300:	4620      	mov	r0, r4
 8004302:	f000 fbb2 	bl	8004a6a <_Bfree>
 8004306:	2300      	movs	r3, #0
 8004308:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800430a:	702b      	strb	r3, [r5, #0]
 800430c:	f10b 0301 	add.w	r3, fp, #1
 8004310:	6013      	str	r3, [r2, #0]
 8004312:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004314:	2b00      	cmp	r3, #0
 8004316:	f43f acec 	beq.w	8003cf2 <_dtoa_r+0x8a>
 800431a:	601d      	str	r5, [r3, #0]
 800431c:	e4e9      	b.n	8003cf2 <_dtoa_r+0x8a>
 800431e:	465f      	mov	r7, fp
 8004320:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004324:	1e6b      	subs	r3, r5, #1
 8004326:	2a39      	cmp	r2, #57	; 0x39
 8004328:	d106      	bne.n	8004338 <_dtoa_r+0x6d0>
 800432a:	9a06      	ldr	r2, [sp, #24]
 800432c:	429a      	cmp	r2, r3
 800432e:	d107      	bne.n	8004340 <_dtoa_r+0x6d8>
 8004330:	2330      	movs	r3, #48	; 0x30
 8004332:	7013      	strb	r3, [r2, #0]
 8004334:	4613      	mov	r3, r2
 8004336:	3701      	adds	r7, #1
 8004338:	781a      	ldrb	r2, [r3, #0]
 800433a:	3201      	adds	r2, #1
 800433c:	701a      	strb	r2, [r3, #0]
 800433e:	e78e      	b.n	800425e <_dtoa_r+0x5f6>
 8004340:	461d      	mov	r5, r3
 8004342:	e7ed      	b.n	8004320 <_dtoa_r+0x6b8>
 8004344:	2200      	movs	r2, #0
 8004346:	4bb5      	ldr	r3, [pc, #724]	; (800461c <_dtoa_r+0x9b4>)
 8004348:	f7fc f8c2 	bl	80004d0 <__aeabi_dmul>
 800434c:	2200      	movs	r2, #0
 800434e:	2300      	movs	r3, #0
 8004350:	4606      	mov	r6, r0
 8004352:	460f      	mov	r7, r1
 8004354:	f7fc fb24 	bl	80009a0 <__aeabi_dcmpeq>
 8004358:	2800      	cmp	r0, #0
 800435a:	d09c      	beq.n	8004296 <_dtoa_r+0x62e>
 800435c:	e7cf      	b.n	80042fe <_dtoa_r+0x696>
 800435e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004360:	2a00      	cmp	r2, #0
 8004362:	f000 8129 	beq.w	80045b8 <_dtoa_r+0x950>
 8004366:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004368:	2a01      	cmp	r2, #1
 800436a:	f300 810e 	bgt.w	800458a <_dtoa_r+0x922>
 800436e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004370:	2a00      	cmp	r2, #0
 8004372:	f000 8106 	beq.w	8004582 <_dtoa_r+0x91a>
 8004376:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800437a:	4645      	mov	r5, r8
 800437c:	9e08      	ldr	r6, [sp, #32]
 800437e:	9a07      	ldr	r2, [sp, #28]
 8004380:	2101      	movs	r1, #1
 8004382:	441a      	add	r2, r3
 8004384:	4620      	mov	r0, r4
 8004386:	4498      	add	r8, r3
 8004388:	9207      	str	r2, [sp, #28]
 800438a:	f000 fc0e 	bl	8004baa <__i2b>
 800438e:	4607      	mov	r7, r0
 8004390:	2d00      	cmp	r5, #0
 8004392:	dd0b      	ble.n	80043ac <_dtoa_r+0x744>
 8004394:	9b07      	ldr	r3, [sp, #28]
 8004396:	2b00      	cmp	r3, #0
 8004398:	dd08      	ble.n	80043ac <_dtoa_r+0x744>
 800439a:	42ab      	cmp	r3, r5
 800439c:	bfa8      	it	ge
 800439e:	462b      	movge	r3, r5
 80043a0:	9a07      	ldr	r2, [sp, #28]
 80043a2:	eba8 0803 	sub.w	r8, r8, r3
 80043a6:	1aed      	subs	r5, r5, r3
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	9307      	str	r3, [sp, #28]
 80043ac:	9b08      	ldr	r3, [sp, #32]
 80043ae:	b1fb      	cbz	r3, 80043f0 <_dtoa_r+0x788>
 80043b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	f000 8104 	beq.w	80045c0 <_dtoa_r+0x958>
 80043b8:	2e00      	cmp	r6, #0
 80043ba:	dd11      	ble.n	80043e0 <_dtoa_r+0x778>
 80043bc:	4639      	mov	r1, r7
 80043be:	4632      	mov	r2, r6
 80043c0:	4620      	mov	r0, r4
 80043c2:	f000 fc87 	bl	8004cd4 <__pow5mult>
 80043c6:	4652      	mov	r2, sl
 80043c8:	4601      	mov	r1, r0
 80043ca:	4607      	mov	r7, r0
 80043cc:	4620      	mov	r0, r4
 80043ce:	f000 fbf5 	bl	8004bbc <__multiply>
 80043d2:	4651      	mov	r1, sl
 80043d4:	900a      	str	r0, [sp, #40]	; 0x28
 80043d6:	4620      	mov	r0, r4
 80043d8:	f000 fb47 	bl	8004a6a <_Bfree>
 80043dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80043de:	469a      	mov	sl, r3
 80043e0:	9b08      	ldr	r3, [sp, #32]
 80043e2:	1b9a      	subs	r2, r3, r6
 80043e4:	d004      	beq.n	80043f0 <_dtoa_r+0x788>
 80043e6:	4651      	mov	r1, sl
 80043e8:	4620      	mov	r0, r4
 80043ea:	f000 fc73 	bl	8004cd4 <__pow5mult>
 80043ee:	4682      	mov	sl, r0
 80043f0:	2101      	movs	r1, #1
 80043f2:	4620      	mov	r0, r4
 80043f4:	f000 fbd9 	bl	8004baa <__i2b>
 80043f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80043fa:	4606      	mov	r6, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	f340 80e1 	ble.w	80045c4 <_dtoa_r+0x95c>
 8004402:	461a      	mov	r2, r3
 8004404:	4601      	mov	r1, r0
 8004406:	4620      	mov	r0, r4
 8004408:	f000 fc64 	bl	8004cd4 <__pow5mult>
 800440c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800440e:	4606      	mov	r6, r0
 8004410:	2b01      	cmp	r3, #1
 8004412:	f340 80da 	ble.w	80045ca <_dtoa_r+0x962>
 8004416:	2300      	movs	r3, #0
 8004418:	9308      	str	r3, [sp, #32]
 800441a:	6933      	ldr	r3, [r6, #16]
 800441c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004420:	6918      	ldr	r0, [r3, #16]
 8004422:	f000 fb74 	bl	8004b0e <__hi0bits>
 8004426:	f1c0 0020 	rsb	r0, r0, #32
 800442a:	9b07      	ldr	r3, [sp, #28]
 800442c:	4418      	add	r0, r3
 800442e:	f010 001f 	ands.w	r0, r0, #31
 8004432:	f000 80f0 	beq.w	8004616 <_dtoa_r+0x9ae>
 8004436:	f1c0 0320 	rsb	r3, r0, #32
 800443a:	2b04      	cmp	r3, #4
 800443c:	f340 80e2 	ble.w	8004604 <_dtoa_r+0x99c>
 8004440:	9b07      	ldr	r3, [sp, #28]
 8004442:	f1c0 001c 	rsb	r0, r0, #28
 8004446:	4480      	add	r8, r0
 8004448:	4405      	add	r5, r0
 800444a:	4403      	add	r3, r0
 800444c:	9307      	str	r3, [sp, #28]
 800444e:	f1b8 0f00 	cmp.w	r8, #0
 8004452:	dd05      	ble.n	8004460 <_dtoa_r+0x7f8>
 8004454:	4651      	mov	r1, sl
 8004456:	4642      	mov	r2, r8
 8004458:	4620      	mov	r0, r4
 800445a:	f000 fc89 	bl	8004d70 <__lshift>
 800445e:	4682      	mov	sl, r0
 8004460:	9b07      	ldr	r3, [sp, #28]
 8004462:	2b00      	cmp	r3, #0
 8004464:	dd05      	ble.n	8004472 <_dtoa_r+0x80a>
 8004466:	4631      	mov	r1, r6
 8004468:	461a      	mov	r2, r3
 800446a:	4620      	mov	r0, r4
 800446c:	f000 fc80 	bl	8004d70 <__lshift>
 8004470:	4606      	mov	r6, r0
 8004472:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004474:	2b00      	cmp	r3, #0
 8004476:	f000 80d3 	beq.w	8004620 <_dtoa_r+0x9b8>
 800447a:	4631      	mov	r1, r6
 800447c:	4650      	mov	r0, sl
 800447e:	f000 fcc8 	bl	8004e12 <__mcmp>
 8004482:	2800      	cmp	r0, #0
 8004484:	f280 80cc 	bge.w	8004620 <_dtoa_r+0x9b8>
 8004488:	2300      	movs	r3, #0
 800448a:	4651      	mov	r1, sl
 800448c:	220a      	movs	r2, #10
 800448e:	4620      	mov	r0, r4
 8004490:	f000 fb02 	bl	8004a98 <__multadd>
 8004494:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004496:	f10b 3bff 	add.w	fp, fp, #4294967295
 800449a:	4682      	mov	sl, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	f000 81a9 	beq.w	80047f4 <_dtoa_r+0xb8c>
 80044a2:	2300      	movs	r3, #0
 80044a4:	4639      	mov	r1, r7
 80044a6:	220a      	movs	r2, #10
 80044a8:	4620      	mov	r0, r4
 80044aa:	f000 faf5 	bl	8004a98 <__multadd>
 80044ae:	9b04      	ldr	r3, [sp, #16]
 80044b0:	4607      	mov	r7, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	dc03      	bgt.n	80044be <_dtoa_r+0x856>
 80044b6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	f300 80b9 	bgt.w	8004630 <_dtoa_r+0x9c8>
 80044be:	2d00      	cmp	r5, #0
 80044c0:	dd05      	ble.n	80044ce <_dtoa_r+0x866>
 80044c2:	4639      	mov	r1, r7
 80044c4:	462a      	mov	r2, r5
 80044c6:	4620      	mov	r0, r4
 80044c8:	f000 fc52 	bl	8004d70 <__lshift>
 80044cc:	4607      	mov	r7, r0
 80044ce:	9b08      	ldr	r3, [sp, #32]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	f000 8110 	beq.w	80046f6 <_dtoa_r+0xa8e>
 80044d6:	6879      	ldr	r1, [r7, #4]
 80044d8:	4620      	mov	r0, r4
 80044da:	f000 fa92 	bl	8004a02 <_Balloc>
 80044de:	4605      	mov	r5, r0
 80044e0:	693a      	ldr	r2, [r7, #16]
 80044e2:	f107 010c 	add.w	r1, r7, #12
 80044e6:	3202      	adds	r2, #2
 80044e8:	0092      	lsls	r2, r2, #2
 80044ea:	300c      	adds	r0, #12
 80044ec:	f000 fa7e 	bl	80049ec <memcpy>
 80044f0:	2201      	movs	r2, #1
 80044f2:	4629      	mov	r1, r5
 80044f4:	4620      	mov	r0, r4
 80044f6:	f000 fc3b 	bl	8004d70 <__lshift>
 80044fa:	9707      	str	r7, [sp, #28]
 80044fc:	4607      	mov	r7, r0
 80044fe:	9b02      	ldr	r3, [sp, #8]
 8004500:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8004504:	f003 0301 	and.w	r3, r3, #1
 8004508:	9308      	str	r3, [sp, #32]
 800450a:	4631      	mov	r1, r6
 800450c:	4650      	mov	r0, sl
 800450e:	f7ff fb1d 	bl	8003b4c <quorem>
 8004512:	9907      	ldr	r1, [sp, #28]
 8004514:	4605      	mov	r5, r0
 8004516:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800451a:	4650      	mov	r0, sl
 800451c:	f000 fc79 	bl	8004e12 <__mcmp>
 8004520:	463a      	mov	r2, r7
 8004522:	9002      	str	r0, [sp, #8]
 8004524:	4631      	mov	r1, r6
 8004526:	4620      	mov	r0, r4
 8004528:	f000 fc8d 	bl	8004e46 <__mdiff>
 800452c:	68c3      	ldr	r3, [r0, #12]
 800452e:	4602      	mov	r2, r0
 8004530:	2b00      	cmp	r3, #0
 8004532:	f040 80e2 	bne.w	80046fa <_dtoa_r+0xa92>
 8004536:	4601      	mov	r1, r0
 8004538:	9009      	str	r0, [sp, #36]	; 0x24
 800453a:	4650      	mov	r0, sl
 800453c:	f000 fc69 	bl	8004e12 <__mcmp>
 8004540:	4603      	mov	r3, r0
 8004542:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004544:	4611      	mov	r1, r2
 8004546:	4620      	mov	r0, r4
 8004548:	9309      	str	r3, [sp, #36]	; 0x24
 800454a:	f000 fa8e 	bl	8004a6a <_Bfree>
 800454e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004550:	2b00      	cmp	r3, #0
 8004552:	f040 80d4 	bne.w	80046fe <_dtoa_r+0xa96>
 8004556:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004558:	2a00      	cmp	r2, #0
 800455a:	f040 80d0 	bne.w	80046fe <_dtoa_r+0xa96>
 800455e:	9a08      	ldr	r2, [sp, #32]
 8004560:	2a00      	cmp	r2, #0
 8004562:	f040 80cc 	bne.w	80046fe <_dtoa_r+0xa96>
 8004566:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800456a:	f000 80e8 	beq.w	800473e <_dtoa_r+0xad6>
 800456e:	9b02      	ldr	r3, [sp, #8]
 8004570:	2b00      	cmp	r3, #0
 8004572:	dd01      	ble.n	8004578 <_dtoa_r+0x910>
 8004574:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8004578:	f108 0501 	add.w	r5, r8, #1
 800457c:	f888 9000 	strb.w	r9, [r8]
 8004580:	e06b      	b.n	800465a <_dtoa_r+0x9f2>
 8004582:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004584:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004588:	e6f7      	b.n	800437a <_dtoa_r+0x712>
 800458a:	9b08      	ldr	r3, [sp, #32]
 800458c:	f109 36ff 	add.w	r6, r9, #4294967295
 8004590:	42b3      	cmp	r3, r6
 8004592:	bfb7      	itett	lt
 8004594:	9b08      	ldrlt	r3, [sp, #32]
 8004596:	1b9e      	subge	r6, r3, r6
 8004598:	1af2      	sublt	r2, r6, r3
 800459a:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800459c:	bfbf      	itttt	lt
 800459e:	9608      	strlt	r6, [sp, #32]
 80045a0:	189b      	addlt	r3, r3, r2
 80045a2:	930c      	strlt	r3, [sp, #48]	; 0x30
 80045a4:	2600      	movlt	r6, #0
 80045a6:	f1b9 0f00 	cmp.w	r9, #0
 80045aa:	bfb9      	ittee	lt
 80045ac:	eba8 0509 	sublt.w	r5, r8, r9
 80045b0:	2300      	movlt	r3, #0
 80045b2:	4645      	movge	r5, r8
 80045b4:	464b      	movge	r3, r9
 80045b6:	e6e2      	b.n	800437e <_dtoa_r+0x716>
 80045b8:	9e08      	ldr	r6, [sp, #32]
 80045ba:	4645      	mov	r5, r8
 80045bc:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80045be:	e6e7      	b.n	8004390 <_dtoa_r+0x728>
 80045c0:	9a08      	ldr	r2, [sp, #32]
 80045c2:	e710      	b.n	80043e6 <_dtoa_r+0x77e>
 80045c4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	dc18      	bgt.n	80045fc <_dtoa_r+0x994>
 80045ca:	9b02      	ldr	r3, [sp, #8]
 80045cc:	b9b3      	cbnz	r3, 80045fc <_dtoa_r+0x994>
 80045ce:	9b03      	ldr	r3, [sp, #12]
 80045d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045d4:	b9a3      	cbnz	r3, 8004600 <_dtoa_r+0x998>
 80045d6:	9b03      	ldr	r3, [sp, #12]
 80045d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80045dc:	0d1b      	lsrs	r3, r3, #20
 80045de:	051b      	lsls	r3, r3, #20
 80045e0:	b12b      	cbz	r3, 80045ee <_dtoa_r+0x986>
 80045e2:	9b07      	ldr	r3, [sp, #28]
 80045e4:	f108 0801 	add.w	r8, r8, #1
 80045e8:	3301      	adds	r3, #1
 80045ea:	9307      	str	r3, [sp, #28]
 80045ec:	2301      	movs	r3, #1
 80045ee:	9308      	str	r3, [sp, #32]
 80045f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	f47f af11 	bne.w	800441a <_dtoa_r+0x7b2>
 80045f8:	2001      	movs	r0, #1
 80045fa:	e716      	b.n	800442a <_dtoa_r+0x7c2>
 80045fc:	2300      	movs	r3, #0
 80045fe:	e7f6      	b.n	80045ee <_dtoa_r+0x986>
 8004600:	9b02      	ldr	r3, [sp, #8]
 8004602:	e7f4      	b.n	80045ee <_dtoa_r+0x986>
 8004604:	f43f af23 	beq.w	800444e <_dtoa_r+0x7e6>
 8004608:	9a07      	ldr	r2, [sp, #28]
 800460a:	331c      	adds	r3, #28
 800460c:	441a      	add	r2, r3
 800460e:	4498      	add	r8, r3
 8004610:	441d      	add	r5, r3
 8004612:	4613      	mov	r3, r2
 8004614:	e71a      	b.n	800444c <_dtoa_r+0x7e4>
 8004616:	4603      	mov	r3, r0
 8004618:	e7f6      	b.n	8004608 <_dtoa_r+0x9a0>
 800461a:	bf00      	nop
 800461c:	40240000 	.word	0x40240000
 8004620:	f1b9 0f00 	cmp.w	r9, #0
 8004624:	dc33      	bgt.n	800468e <_dtoa_r+0xa26>
 8004626:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004628:	2b02      	cmp	r3, #2
 800462a:	dd30      	ble.n	800468e <_dtoa_r+0xa26>
 800462c:	f8cd 9010 	str.w	r9, [sp, #16]
 8004630:	9b04      	ldr	r3, [sp, #16]
 8004632:	b963      	cbnz	r3, 800464e <_dtoa_r+0x9e6>
 8004634:	4631      	mov	r1, r6
 8004636:	2205      	movs	r2, #5
 8004638:	4620      	mov	r0, r4
 800463a:	f000 fa2d 	bl	8004a98 <__multadd>
 800463e:	4601      	mov	r1, r0
 8004640:	4606      	mov	r6, r0
 8004642:	4650      	mov	r0, sl
 8004644:	f000 fbe5 	bl	8004e12 <__mcmp>
 8004648:	2800      	cmp	r0, #0
 800464a:	f73f ad5c 	bgt.w	8004106 <_dtoa_r+0x49e>
 800464e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004650:	9d06      	ldr	r5, [sp, #24]
 8004652:	ea6f 0b03 	mvn.w	fp, r3
 8004656:	2300      	movs	r3, #0
 8004658:	9307      	str	r3, [sp, #28]
 800465a:	4631      	mov	r1, r6
 800465c:	4620      	mov	r0, r4
 800465e:	f000 fa04 	bl	8004a6a <_Bfree>
 8004662:	2f00      	cmp	r7, #0
 8004664:	f43f ae4b 	beq.w	80042fe <_dtoa_r+0x696>
 8004668:	9b07      	ldr	r3, [sp, #28]
 800466a:	b12b      	cbz	r3, 8004678 <_dtoa_r+0xa10>
 800466c:	42bb      	cmp	r3, r7
 800466e:	d003      	beq.n	8004678 <_dtoa_r+0xa10>
 8004670:	4619      	mov	r1, r3
 8004672:	4620      	mov	r0, r4
 8004674:	f000 f9f9 	bl	8004a6a <_Bfree>
 8004678:	4639      	mov	r1, r7
 800467a:	4620      	mov	r0, r4
 800467c:	f000 f9f5 	bl	8004a6a <_Bfree>
 8004680:	e63d      	b.n	80042fe <_dtoa_r+0x696>
 8004682:	2600      	movs	r6, #0
 8004684:	4637      	mov	r7, r6
 8004686:	e7e2      	b.n	800464e <_dtoa_r+0x9e6>
 8004688:	46bb      	mov	fp, r7
 800468a:	4637      	mov	r7, r6
 800468c:	e53b      	b.n	8004106 <_dtoa_r+0x49e>
 800468e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004690:	f8cd 9010 	str.w	r9, [sp, #16]
 8004694:	2b00      	cmp	r3, #0
 8004696:	f47f af12 	bne.w	80044be <_dtoa_r+0x856>
 800469a:	9d06      	ldr	r5, [sp, #24]
 800469c:	4631      	mov	r1, r6
 800469e:	4650      	mov	r0, sl
 80046a0:	f7ff fa54 	bl	8003b4c <quorem>
 80046a4:	9b06      	ldr	r3, [sp, #24]
 80046a6:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80046aa:	f805 9b01 	strb.w	r9, [r5], #1
 80046ae:	9a04      	ldr	r2, [sp, #16]
 80046b0:	1aeb      	subs	r3, r5, r3
 80046b2:	429a      	cmp	r2, r3
 80046b4:	f300 8081 	bgt.w	80047ba <_dtoa_r+0xb52>
 80046b8:	9b06      	ldr	r3, [sp, #24]
 80046ba:	2a01      	cmp	r2, #1
 80046bc:	bfac      	ite	ge
 80046be:	189b      	addge	r3, r3, r2
 80046c0:	3301      	addlt	r3, #1
 80046c2:	4698      	mov	r8, r3
 80046c4:	2300      	movs	r3, #0
 80046c6:	9307      	str	r3, [sp, #28]
 80046c8:	4651      	mov	r1, sl
 80046ca:	2201      	movs	r2, #1
 80046cc:	4620      	mov	r0, r4
 80046ce:	f000 fb4f 	bl	8004d70 <__lshift>
 80046d2:	4631      	mov	r1, r6
 80046d4:	4682      	mov	sl, r0
 80046d6:	f000 fb9c 	bl	8004e12 <__mcmp>
 80046da:	2800      	cmp	r0, #0
 80046dc:	dc34      	bgt.n	8004748 <_dtoa_r+0xae0>
 80046de:	d102      	bne.n	80046e6 <_dtoa_r+0xa7e>
 80046e0:	f019 0f01 	tst.w	r9, #1
 80046e4:	d130      	bne.n	8004748 <_dtoa_r+0xae0>
 80046e6:	4645      	mov	r5, r8
 80046e8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80046ec:	1e6a      	subs	r2, r5, #1
 80046ee:	2b30      	cmp	r3, #48	; 0x30
 80046f0:	d1b3      	bne.n	800465a <_dtoa_r+0x9f2>
 80046f2:	4615      	mov	r5, r2
 80046f4:	e7f8      	b.n	80046e8 <_dtoa_r+0xa80>
 80046f6:	4638      	mov	r0, r7
 80046f8:	e6ff      	b.n	80044fa <_dtoa_r+0x892>
 80046fa:	2301      	movs	r3, #1
 80046fc:	e722      	b.n	8004544 <_dtoa_r+0x8dc>
 80046fe:	9a02      	ldr	r2, [sp, #8]
 8004700:	2a00      	cmp	r2, #0
 8004702:	db04      	blt.n	800470e <_dtoa_r+0xaa6>
 8004704:	d128      	bne.n	8004758 <_dtoa_r+0xaf0>
 8004706:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004708:	bb32      	cbnz	r2, 8004758 <_dtoa_r+0xaf0>
 800470a:	9a08      	ldr	r2, [sp, #32]
 800470c:	bb22      	cbnz	r2, 8004758 <_dtoa_r+0xaf0>
 800470e:	2b00      	cmp	r3, #0
 8004710:	f77f af32 	ble.w	8004578 <_dtoa_r+0x910>
 8004714:	4651      	mov	r1, sl
 8004716:	2201      	movs	r2, #1
 8004718:	4620      	mov	r0, r4
 800471a:	f000 fb29 	bl	8004d70 <__lshift>
 800471e:	4631      	mov	r1, r6
 8004720:	4682      	mov	sl, r0
 8004722:	f000 fb76 	bl	8004e12 <__mcmp>
 8004726:	2800      	cmp	r0, #0
 8004728:	dc05      	bgt.n	8004736 <_dtoa_r+0xace>
 800472a:	f47f af25 	bne.w	8004578 <_dtoa_r+0x910>
 800472e:	f019 0f01 	tst.w	r9, #1
 8004732:	f43f af21 	beq.w	8004578 <_dtoa_r+0x910>
 8004736:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800473a:	f47f af1b 	bne.w	8004574 <_dtoa_r+0x90c>
 800473e:	2339      	movs	r3, #57	; 0x39
 8004740:	f108 0801 	add.w	r8, r8, #1
 8004744:	f808 3c01 	strb.w	r3, [r8, #-1]
 8004748:	4645      	mov	r5, r8
 800474a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800474e:	1e6a      	subs	r2, r5, #1
 8004750:	2b39      	cmp	r3, #57	; 0x39
 8004752:	d03a      	beq.n	80047ca <_dtoa_r+0xb62>
 8004754:	3301      	adds	r3, #1
 8004756:	e03f      	b.n	80047d8 <_dtoa_r+0xb70>
 8004758:	2b00      	cmp	r3, #0
 800475a:	f108 0501 	add.w	r5, r8, #1
 800475e:	dd05      	ble.n	800476c <_dtoa_r+0xb04>
 8004760:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004764:	d0eb      	beq.n	800473e <_dtoa_r+0xad6>
 8004766:	f109 0901 	add.w	r9, r9, #1
 800476a:	e707      	b.n	800457c <_dtoa_r+0x914>
 800476c:	9b06      	ldr	r3, [sp, #24]
 800476e:	9a04      	ldr	r2, [sp, #16]
 8004770:	1aeb      	subs	r3, r5, r3
 8004772:	4293      	cmp	r3, r2
 8004774:	46a8      	mov	r8, r5
 8004776:	f805 9c01 	strb.w	r9, [r5, #-1]
 800477a:	d0a5      	beq.n	80046c8 <_dtoa_r+0xa60>
 800477c:	4651      	mov	r1, sl
 800477e:	2300      	movs	r3, #0
 8004780:	220a      	movs	r2, #10
 8004782:	4620      	mov	r0, r4
 8004784:	f000 f988 	bl	8004a98 <__multadd>
 8004788:	9b07      	ldr	r3, [sp, #28]
 800478a:	4682      	mov	sl, r0
 800478c:	42bb      	cmp	r3, r7
 800478e:	f04f 020a 	mov.w	r2, #10
 8004792:	f04f 0300 	mov.w	r3, #0
 8004796:	9907      	ldr	r1, [sp, #28]
 8004798:	4620      	mov	r0, r4
 800479a:	d104      	bne.n	80047a6 <_dtoa_r+0xb3e>
 800479c:	f000 f97c 	bl	8004a98 <__multadd>
 80047a0:	9007      	str	r0, [sp, #28]
 80047a2:	4607      	mov	r7, r0
 80047a4:	e6b1      	b.n	800450a <_dtoa_r+0x8a2>
 80047a6:	f000 f977 	bl	8004a98 <__multadd>
 80047aa:	2300      	movs	r3, #0
 80047ac:	9007      	str	r0, [sp, #28]
 80047ae:	220a      	movs	r2, #10
 80047b0:	4639      	mov	r1, r7
 80047b2:	4620      	mov	r0, r4
 80047b4:	f000 f970 	bl	8004a98 <__multadd>
 80047b8:	e7f3      	b.n	80047a2 <_dtoa_r+0xb3a>
 80047ba:	4651      	mov	r1, sl
 80047bc:	2300      	movs	r3, #0
 80047be:	220a      	movs	r2, #10
 80047c0:	4620      	mov	r0, r4
 80047c2:	f000 f969 	bl	8004a98 <__multadd>
 80047c6:	4682      	mov	sl, r0
 80047c8:	e768      	b.n	800469c <_dtoa_r+0xa34>
 80047ca:	9b06      	ldr	r3, [sp, #24]
 80047cc:	4293      	cmp	r3, r2
 80047ce:	d105      	bne.n	80047dc <_dtoa_r+0xb74>
 80047d0:	2331      	movs	r3, #49	; 0x31
 80047d2:	9a06      	ldr	r2, [sp, #24]
 80047d4:	f10b 0b01 	add.w	fp, fp, #1
 80047d8:	7013      	strb	r3, [r2, #0]
 80047da:	e73e      	b.n	800465a <_dtoa_r+0x9f2>
 80047dc:	4615      	mov	r5, r2
 80047de:	e7b4      	b.n	800474a <_dtoa_r+0xae2>
 80047e0:	4b09      	ldr	r3, [pc, #36]	; (8004808 <_dtoa_r+0xba0>)
 80047e2:	f7ff baa3 	b.w	8003d2c <_dtoa_r+0xc4>
 80047e6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	f47f aa7d 	bne.w	8003ce8 <_dtoa_r+0x80>
 80047ee:	4b07      	ldr	r3, [pc, #28]	; (800480c <_dtoa_r+0xba4>)
 80047f0:	f7ff ba9c 	b.w	8003d2c <_dtoa_r+0xc4>
 80047f4:	9b04      	ldr	r3, [sp, #16]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	f73f af4f 	bgt.w	800469a <_dtoa_r+0xa32>
 80047fc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80047fe:	2b02      	cmp	r3, #2
 8004800:	f77f af4b 	ble.w	800469a <_dtoa_r+0xa32>
 8004804:	e714      	b.n	8004630 <_dtoa_r+0x9c8>
 8004806:	bf00      	nop
 8004808:	080059d9 	.word	0x080059d9
 800480c:	080059fd 	.word	0x080059fd

08004810 <_cleanup_r>:
 8004810:	4901      	ldr	r1, [pc, #4]	; (8004818 <_cleanup_r+0x8>)
 8004812:	f000 b8a9 	b.w	8004968 <_fwalk_reent>
 8004816:	bf00      	nop
 8004818:	0800570d 	.word	0x0800570d

0800481c <std.isra.0>:
 800481c:	2300      	movs	r3, #0
 800481e:	b510      	push	{r4, lr}
 8004820:	4604      	mov	r4, r0
 8004822:	6003      	str	r3, [r0, #0]
 8004824:	6043      	str	r3, [r0, #4]
 8004826:	6083      	str	r3, [r0, #8]
 8004828:	8181      	strh	r1, [r0, #12]
 800482a:	6643      	str	r3, [r0, #100]	; 0x64
 800482c:	81c2      	strh	r2, [r0, #14]
 800482e:	6103      	str	r3, [r0, #16]
 8004830:	6143      	str	r3, [r0, #20]
 8004832:	6183      	str	r3, [r0, #24]
 8004834:	4619      	mov	r1, r3
 8004836:	2208      	movs	r2, #8
 8004838:	305c      	adds	r0, #92	; 0x5c
 800483a:	f7fe fd05 	bl	8003248 <memset>
 800483e:	4b05      	ldr	r3, [pc, #20]	; (8004854 <std.isra.0+0x38>)
 8004840:	6224      	str	r4, [r4, #32]
 8004842:	6263      	str	r3, [r4, #36]	; 0x24
 8004844:	4b04      	ldr	r3, [pc, #16]	; (8004858 <std.isra.0+0x3c>)
 8004846:	62a3      	str	r3, [r4, #40]	; 0x28
 8004848:	4b04      	ldr	r3, [pc, #16]	; (800485c <std.isra.0+0x40>)
 800484a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800484c:	4b04      	ldr	r3, [pc, #16]	; (8004860 <std.isra.0+0x44>)
 800484e:	6323      	str	r3, [r4, #48]	; 0x30
 8004850:	bd10      	pop	{r4, pc}
 8004852:	bf00      	nop
 8004854:	080053b1 	.word	0x080053b1
 8004858:	080053d3 	.word	0x080053d3
 800485c:	0800540b 	.word	0x0800540b
 8004860:	0800542f 	.word	0x0800542f

08004864 <__sfmoreglue>:
 8004864:	b570      	push	{r4, r5, r6, lr}
 8004866:	2568      	movs	r5, #104	; 0x68
 8004868:	1e4a      	subs	r2, r1, #1
 800486a:	4355      	muls	r5, r2
 800486c:	460e      	mov	r6, r1
 800486e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004872:	f000 fbf1 	bl	8005058 <_malloc_r>
 8004876:	4604      	mov	r4, r0
 8004878:	b140      	cbz	r0, 800488c <__sfmoreglue+0x28>
 800487a:	2100      	movs	r1, #0
 800487c:	e880 0042 	stmia.w	r0, {r1, r6}
 8004880:	300c      	adds	r0, #12
 8004882:	60a0      	str	r0, [r4, #8]
 8004884:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004888:	f7fe fcde 	bl	8003248 <memset>
 800488c:	4620      	mov	r0, r4
 800488e:	bd70      	pop	{r4, r5, r6, pc}

08004890 <__sinit>:
 8004890:	6983      	ldr	r3, [r0, #24]
 8004892:	b510      	push	{r4, lr}
 8004894:	4604      	mov	r4, r0
 8004896:	bb33      	cbnz	r3, 80048e6 <__sinit+0x56>
 8004898:	6483      	str	r3, [r0, #72]	; 0x48
 800489a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800489c:	6503      	str	r3, [r0, #80]	; 0x50
 800489e:	4b12      	ldr	r3, [pc, #72]	; (80048e8 <__sinit+0x58>)
 80048a0:	4a12      	ldr	r2, [pc, #72]	; (80048ec <__sinit+0x5c>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	6282      	str	r2, [r0, #40]	; 0x28
 80048a6:	4298      	cmp	r0, r3
 80048a8:	bf04      	itt	eq
 80048aa:	2301      	moveq	r3, #1
 80048ac:	6183      	streq	r3, [r0, #24]
 80048ae:	f000 f81f 	bl	80048f0 <__sfp>
 80048b2:	6060      	str	r0, [r4, #4]
 80048b4:	4620      	mov	r0, r4
 80048b6:	f000 f81b 	bl	80048f0 <__sfp>
 80048ba:	60a0      	str	r0, [r4, #8]
 80048bc:	4620      	mov	r0, r4
 80048be:	f000 f817 	bl	80048f0 <__sfp>
 80048c2:	2200      	movs	r2, #0
 80048c4:	60e0      	str	r0, [r4, #12]
 80048c6:	2104      	movs	r1, #4
 80048c8:	6860      	ldr	r0, [r4, #4]
 80048ca:	f7ff ffa7 	bl	800481c <std.isra.0>
 80048ce:	2201      	movs	r2, #1
 80048d0:	2109      	movs	r1, #9
 80048d2:	68a0      	ldr	r0, [r4, #8]
 80048d4:	f7ff ffa2 	bl	800481c <std.isra.0>
 80048d8:	2202      	movs	r2, #2
 80048da:	2112      	movs	r1, #18
 80048dc:	68e0      	ldr	r0, [r4, #12]
 80048de:	f7ff ff9d 	bl	800481c <std.isra.0>
 80048e2:	2301      	movs	r3, #1
 80048e4:	61a3      	str	r3, [r4, #24]
 80048e6:	bd10      	pop	{r4, pc}
 80048e8:	08005a6c 	.word	0x08005a6c
 80048ec:	08004811 	.word	0x08004811

080048f0 <__sfp>:
 80048f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048f2:	4b1c      	ldr	r3, [pc, #112]	; (8004964 <__sfp+0x74>)
 80048f4:	4607      	mov	r7, r0
 80048f6:	681e      	ldr	r6, [r3, #0]
 80048f8:	69b3      	ldr	r3, [r6, #24]
 80048fa:	b913      	cbnz	r3, 8004902 <__sfp+0x12>
 80048fc:	4630      	mov	r0, r6
 80048fe:	f7ff ffc7 	bl	8004890 <__sinit>
 8004902:	3648      	adds	r6, #72	; 0x48
 8004904:	68b4      	ldr	r4, [r6, #8]
 8004906:	6873      	ldr	r3, [r6, #4]
 8004908:	3b01      	subs	r3, #1
 800490a:	d503      	bpl.n	8004914 <__sfp+0x24>
 800490c:	6833      	ldr	r3, [r6, #0]
 800490e:	b133      	cbz	r3, 800491e <__sfp+0x2e>
 8004910:	6836      	ldr	r6, [r6, #0]
 8004912:	e7f7      	b.n	8004904 <__sfp+0x14>
 8004914:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004918:	b16d      	cbz	r5, 8004936 <__sfp+0x46>
 800491a:	3468      	adds	r4, #104	; 0x68
 800491c:	e7f4      	b.n	8004908 <__sfp+0x18>
 800491e:	2104      	movs	r1, #4
 8004920:	4638      	mov	r0, r7
 8004922:	f7ff ff9f 	bl	8004864 <__sfmoreglue>
 8004926:	6030      	str	r0, [r6, #0]
 8004928:	2800      	cmp	r0, #0
 800492a:	d1f1      	bne.n	8004910 <__sfp+0x20>
 800492c:	230c      	movs	r3, #12
 800492e:	4604      	mov	r4, r0
 8004930:	603b      	str	r3, [r7, #0]
 8004932:	4620      	mov	r0, r4
 8004934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004936:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800493a:	81e3      	strh	r3, [r4, #14]
 800493c:	2301      	movs	r3, #1
 800493e:	6665      	str	r5, [r4, #100]	; 0x64
 8004940:	81a3      	strh	r3, [r4, #12]
 8004942:	6025      	str	r5, [r4, #0]
 8004944:	60a5      	str	r5, [r4, #8]
 8004946:	6065      	str	r5, [r4, #4]
 8004948:	6125      	str	r5, [r4, #16]
 800494a:	6165      	str	r5, [r4, #20]
 800494c:	61a5      	str	r5, [r4, #24]
 800494e:	2208      	movs	r2, #8
 8004950:	4629      	mov	r1, r5
 8004952:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004956:	f7fe fc77 	bl	8003248 <memset>
 800495a:	6365      	str	r5, [r4, #52]	; 0x34
 800495c:	63a5      	str	r5, [r4, #56]	; 0x38
 800495e:	64a5      	str	r5, [r4, #72]	; 0x48
 8004960:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004962:	e7e6      	b.n	8004932 <__sfp+0x42>
 8004964:	08005a6c 	.word	0x08005a6c

08004968 <_fwalk_reent>:
 8004968:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800496c:	4680      	mov	r8, r0
 800496e:	4689      	mov	r9, r1
 8004970:	2600      	movs	r6, #0
 8004972:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004976:	b914      	cbnz	r4, 800497e <_fwalk_reent+0x16>
 8004978:	4630      	mov	r0, r6
 800497a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800497e:	68a5      	ldr	r5, [r4, #8]
 8004980:	6867      	ldr	r7, [r4, #4]
 8004982:	3f01      	subs	r7, #1
 8004984:	d501      	bpl.n	800498a <_fwalk_reent+0x22>
 8004986:	6824      	ldr	r4, [r4, #0]
 8004988:	e7f5      	b.n	8004976 <_fwalk_reent+0xe>
 800498a:	89ab      	ldrh	r3, [r5, #12]
 800498c:	2b01      	cmp	r3, #1
 800498e:	d907      	bls.n	80049a0 <_fwalk_reent+0x38>
 8004990:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004994:	3301      	adds	r3, #1
 8004996:	d003      	beq.n	80049a0 <_fwalk_reent+0x38>
 8004998:	4629      	mov	r1, r5
 800499a:	4640      	mov	r0, r8
 800499c:	47c8      	blx	r9
 800499e:	4306      	orrs	r6, r0
 80049a0:	3568      	adds	r5, #104	; 0x68
 80049a2:	e7ee      	b.n	8004982 <_fwalk_reent+0x1a>

080049a4 <_localeconv_r>:
 80049a4:	4b04      	ldr	r3, [pc, #16]	; (80049b8 <_localeconv_r+0x14>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	6a18      	ldr	r0, [r3, #32]
 80049aa:	4b04      	ldr	r3, [pc, #16]	; (80049bc <_localeconv_r+0x18>)
 80049ac:	2800      	cmp	r0, #0
 80049ae:	bf08      	it	eq
 80049b0:	4618      	moveq	r0, r3
 80049b2:	30f0      	adds	r0, #240	; 0xf0
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	2000000c 	.word	0x2000000c
 80049bc:	20000070 	.word	0x20000070

080049c0 <malloc>:
 80049c0:	4b02      	ldr	r3, [pc, #8]	; (80049cc <malloc+0xc>)
 80049c2:	4601      	mov	r1, r0
 80049c4:	6818      	ldr	r0, [r3, #0]
 80049c6:	f000 bb47 	b.w	8005058 <_malloc_r>
 80049ca:	bf00      	nop
 80049cc:	2000000c 	.word	0x2000000c

080049d0 <memchr>:
 80049d0:	b510      	push	{r4, lr}
 80049d2:	b2c9      	uxtb	r1, r1
 80049d4:	4402      	add	r2, r0
 80049d6:	4290      	cmp	r0, r2
 80049d8:	4603      	mov	r3, r0
 80049da:	d101      	bne.n	80049e0 <memchr+0x10>
 80049dc:	2000      	movs	r0, #0
 80049de:	bd10      	pop	{r4, pc}
 80049e0:	781c      	ldrb	r4, [r3, #0]
 80049e2:	3001      	adds	r0, #1
 80049e4:	428c      	cmp	r4, r1
 80049e6:	d1f6      	bne.n	80049d6 <memchr+0x6>
 80049e8:	4618      	mov	r0, r3
 80049ea:	bd10      	pop	{r4, pc}

080049ec <memcpy>:
 80049ec:	b510      	push	{r4, lr}
 80049ee:	1e43      	subs	r3, r0, #1
 80049f0:	440a      	add	r2, r1
 80049f2:	4291      	cmp	r1, r2
 80049f4:	d100      	bne.n	80049f8 <memcpy+0xc>
 80049f6:	bd10      	pop	{r4, pc}
 80049f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a00:	e7f7      	b.n	80049f2 <memcpy+0x6>

08004a02 <_Balloc>:
 8004a02:	b570      	push	{r4, r5, r6, lr}
 8004a04:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004a06:	4604      	mov	r4, r0
 8004a08:	460e      	mov	r6, r1
 8004a0a:	b93d      	cbnz	r5, 8004a1c <_Balloc+0x1a>
 8004a0c:	2010      	movs	r0, #16
 8004a0e:	f7ff ffd7 	bl	80049c0 <malloc>
 8004a12:	6260      	str	r0, [r4, #36]	; 0x24
 8004a14:	6045      	str	r5, [r0, #4]
 8004a16:	6085      	str	r5, [r0, #8]
 8004a18:	6005      	str	r5, [r0, #0]
 8004a1a:	60c5      	str	r5, [r0, #12]
 8004a1c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004a1e:	68eb      	ldr	r3, [r5, #12]
 8004a20:	b183      	cbz	r3, 8004a44 <_Balloc+0x42>
 8004a22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a24:	68db      	ldr	r3, [r3, #12]
 8004a26:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004a2a:	b9b8      	cbnz	r0, 8004a5c <_Balloc+0x5a>
 8004a2c:	2101      	movs	r1, #1
 8004a2e:	fa01 f506 	lsl.w	r5, r1, r6
 8004a32:	1d6a      	adds	r2, r5, #5
 8004a34:	0092      	lsls	r2, r2, #2
 8004a36:	4620      	mov	r0, r4
 8004a38:	f000 fab3 	bl	8004fa2 <_calloc_r>
 8004a3c:	b160      	cbz	r0, 8004a58 <_Balloc+0x56>
 8004a3e:	6046      	str	r6, [r0, #4]
 8004a40:	6085      	str	r5, [r0, #8]
 8004a42:	e00e      	b.n	8004a62 <_Balloc+0x60>
 8004a44:	2221      	movs	r2, #33	; 0x21
 8004a46:	2104      	movs	r1, #4
 8004a48:	4620      	mov	r0, r4
 8004a4a:	f000 faaa 	bl	8004fa2 <_calloc_r>
 8004a4e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a50:	60e8      	str	r0, [r5, #12]
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1e4      	bne.n	8004a22 <_Balloc+0x20>
 8004a58:	2000      	movs	r0, #0
 8004a5a:	bd70      	pop	{r4, r5, r6, pc}
 8004a5c:	6802      	ldr	r2, [r0, #0]
 8004a5e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8004a62:	2300      	movs	r3, #0
 8004a64:	6103      	str	r3, [r0, #16]
 8004a66:	60c3      	str	r3, [r0, #12]
 8004a68:	bd70      	pop	{r4, r5, r6, pc}

08004a6a <_Bfree>:
 8004a6a:	b570      	push	{r4, r5, r6, lr}
 8004a6c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004a6e:	4606      	mov	r6, r0
 8004a70:	460d      	mov	r5, r1
 8004a72:	b93c      	cbnz	r4, 8004a84 <_Bfree+0x1a>
 8004a74:	2010      	movs	r0, #16
 8004a76:	f7ff ffa3 	bl	80049c0 <malloc>
 8004a7a:	6270      	str	r0, [r6, #36]	; 0x24
 8004a7c:	6044      	str	r4, [r0, #4]
 8004a7e:	6084      	str	r4, [r0, #8]
 8004a80:	6004      	str	r4, [r0, #0]
 8004a82:	60c4      	str	r4, [r0, #12]
 8004a84:	b13d      	cbz	r5, 8004a96 <_Bfree+0x2c>
 8004a86:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004a88:	686a      	ldr	r2, [r5, #4]
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004a90:	6029      	str	r1, [r5, #0]
 8004a92:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004a96:	bd70      	pop	{r4, r5, r6, pc}

08004a98 <__multadd>:
 8004a98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a9c:	461f      	mov	r7, r3
 8004a9e:	4606      	mov	r6, r0
 8004aa0:	460c      	mov	r4, r1
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	690d      	ldr	r5, [r1, #16]
 8004aa6:	f101 0e14 	add.w	lr, r1, #20
 8004aaa:	f8de 0000 	ldr.w	r0, [lr]
 8004aae:	3301      	adds	r3, #1
 8004ab0:	b281      	uxth	r1, r0
 8004ab2:	fb02 7101 	mla	r1, r2, r1, r7
 8004ab6:	0c00      	lsrs	r0, r0, #16
 8004ab8:	0c0f      	lsrs	r7, r1, #16
 8004aba:	fb02 7000 	mla	r0, r2, r0, r7
 8004abe:	b289      	uxth	r1, r1
 8004ac0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8004ac4:	429d      	cmp	r5, r3
 8004ac6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004aca:	f84e 1b04 	str.w	r1, [lr], #4
 8004ace:	dcec      	bgt.n	8004aaa <__multadd+0x12>
 8004ad0:	b1d7      	cbz	r7, 8004b08 <__multadd+0x70>
 8004ad2:	68a3      	ldr	r3, [r4, #8]
 8004ad4:	429d      	cmp	r5, r3
 8004ad6:	db12      	blt.n	8004afe <__multadd+0x66>
 8004ad8:	6861      	ldr	r1, [r4, #4]
 8004ada:	4630      	mov	r0, r6
 8004adc:	3101      	adds	r1, #1
 8004ade:	f7ff ff90 	bl	8004a02 <_Balloc>
 8004ae2:	4680      	mov	r8, r0
 8004ae4:	6922      	ldr	r2, [r4, #16]
 8004ae6:	f104 010c 	add.w	r1, r4, #12
 8004aea:	3202      	adds	r2, #2
 8004aec:	0092      	lsls	r2, r2, #2
 8004aee:	300c      	adds	r0, #12
 8004af0:	f7ff ff7c 	bl	80049ec <memcpy>
 8004af4:	4621      	mov	r1, r4
 8004af6:	4630      	mov	r0, r6
 8004af8:	f7ff ffb7 	bl	8004a6a <_Bfree>
 8004afc:	4644      	mov	r4, r8
 8004afe:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004b02:	3501      	adds	r5, #1
 8004b04:	615f      	str	r7, [r3, #20]
 8004b06:	6125      	str	r5, [r4, #16]
 8004b08:	4620      	mov	r0, r4
 8004b0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004b0e <__hi0bits>:
 8004b0e:	0c02      	lsrs	r2, r0, #16
 8004b10:	0412      	lsls	r2, r2, #16
 8004b12:	4603      	mov	r3, r0
 8004b14:	b9b2      	cbnz	r2, 8004b44 <__hi0bits+0x36>
 8004b16:	0403      	lsls	r3, r0, #16
 8004b18:	2010      	movs	r0, #16
 8004b1a:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004b1e:	bf04      	itt	eq
 8004b20:	021b      	lsleq	r3, r3, #8
 8004b22:	3008      	addeq	r0, #8
 8004b24:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004b28:	bf04      	itt	eq
 8004b2a:	011b      	lsleq	r3, r3, #4
 8004b2c:	3004      	addeq	r0, #4
 8004b2e:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8004b32:	bf04      	itt	eq
 8004b34:	009b      	lsleq	r3, r3, #2
 8004b36:	3002      	addeq	r0, #2
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	db06      	blt.n	8004b4a <__hi0bits+0x3c>
 8004b3c:	005b      	lsls	r3, r3, #1
 8004b3e:	d503      	bpl.n	8004b48 <__hi0bits+0x3a>
 8004b40:	3001      	adds	r0, #1
 8004b42:	4770      	bx	lr
 8004b44:	2000      	movs	r0, #0
 8004b46:	e7e8      	b.n	8004b1a <__hi0bits+0xc>
 8004b48:	2020      	movs	r0, #32
 8004b4a:	4770      	bx	lr

08004b4c <__lo0bits>:
 8004b4c:	6803      	ldr	r3, [r0, #0]
 8004b4e:	4601      	mov	r1, r0
 8004b50:	f013 0207 	ands.w	r2, r3, #7
 8004b54:	d00b      	beq.n	8004b6e <__lo0bits+0x22>
 8004b56:	07da      	lsls	r2, r3, #31
 8004b58:	d423      	bmi.n	8004ba2 <__lo0bits+0x56>
 8004b5a:	0798      	lsls	r0, r3, #30
 8004b5c:	bf49      	itett	mi
 8004b5e:	085b      	lsrmi	r3, r3, #1
 8004b60:	089b      	lsrpl	r3, r3, #2
 8004b62:	2001      	movmi	r0, #1
 8004b64:	600b      	strmi	r3, [r1, #0]
 8004b66:	bf5c      	itt	pl
 8004b68:	600b      	strpl	r3, [r1, #0]
 8004b6a:	2002      	movpl	r0, #2
 8004b6c:	4770      	bx	lr
 8004b6e:	b298      	uxth	r0, r3
 8004b70:	b9a8      	cbnz	r0, 8004b9e <__lo0bits+0x52>
 8004b72:	2010      	movs	r0, #16
 8004b74:	0c1b      	lsrs	r3, r3, #16
 8004b76:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004b7a:	bf04      	itt	eq
 8004b7c:	0a1b      	lsreq	r3, r3, #8
 8004b7e:	3008      	addeq	r0, #8
 8004b80:	071a      	lsls	r2, r3, #28
 8004b82:	bf04      	itt	eq
 8004b84:	091b      	lsreq	r3, r3, #4
 8004b86:	3004      	addeq	r0, #4
 8004b88:	079a      	lsls	r2, r3, #30
 8004b8a:	bf04      	itt	eq
 8004b8c:	089b      	lsreq	r3, r3, #2
 8004b8e:	3002      	addeq	r0, #2
 8004b90:	07da      	lsls	r2, r3, #31
 8004b92:	d402      	bmi.n	8004b9a <__lo0bits+0x4e>
 8004b94:	085b      	lsrs	r3, r3, #1
 8004b96:	d006      	beq.n	8004ba6 <__lo0bits+0x5a>
 8004b98:	3001      	adds	r0, #1
 8004b9a:	600b      	str	r3, [r1, #0]
 8004b9c:	4770      	bx	lr
 8004b9e:	4610      	mov	r0, r2
 8004ba0:	e7e9      	b.n	8004b76 <__lo0bits+0x2a>
 8004ba2:	2000      	movs	r0, #0
 8004ba4:	4770      	bx	lr
 8004ba6:	2020      	movs	r0, #32
 8004ba8:	4770      	bx	lr

08004baa <__i2b>:
 8004baa:	b510      	push	{r4, lr}
 8004bac:	460c      	mov	r4, r1
 8004bae:	2101      	movs	r1, #1
 8004bb0:	f7ff ff27 	bl	8004a02 <_Balloc>
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	6144      	str	r4, [r0, #20]
 8004bb8:	6102      	str	r2, [r0, #16]
 8004bba:	bd10      	pop	{r4, pc}

08004bbc <__multiply>:
 8004bbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bc0:	4614      	mov	r4, r2
 8004bc2:	690a      	ldr	r2, [r1, #16]
 8004bc4:	6923      	ldr	r3, [r4, #16]
 8004bc6:	4689      	mov	r9, r1
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	bfbe      	ittt	lt
 8004bcc:	460b      	movlt	r3, r1
 8004bce:	46a1      	movlt	r9, r4
 8004bd0:	461c      	movlt	r4, r3
 8004bd2:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004bd6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004bda:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8004bde:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004be2:	eb07 060a 	add.w	r6, r7, sl
 8004be6:	429e      	cmp	r6, r3
 8004be8:	bfc8      	it	gt
 8004bea:	3101      	addgt	r1, #1
 8004bec:	f7ff ff09 	bl	8004a02 <_Balloc>
 8004bf0:	f100 0514 	add.w	r5, r0, #20
 8004bf4:	462b      	mov	r3, r5
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004bfc:	4543      	cmp	r3, r8
 8004bfe:	d316      	bcc.n	8004c2e <__multiply+0x72>
 8004c00:	f104 0214 	add.w	r2, r4, #20
 8004c04:	f109 0114 	add.w	r1, r9, #20
 8004c08:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8004c0c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8004c10:	9301      	str	r3, [sp, #4]
 8004c12:	9c01      	ldr	r4, [sp, #4]
 8004c14:	4613      	mov	r3, r2
 8004c16:	4294      	cmp	r4, r2
 8004c18:	d80c      	bhi.n	8004c34 <__multiply+0x78>
 8004c1a:	2e00      	cmp	r6, #0
 8004c1c:	dd03      	ble.n	8004c26 <__multiply+0x6a>
 8004c1e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d054      	beq.n	8004cd0 <__multiply+0x114>
 8004c26:	6106      	str	r6, [r0, #16]
 8004c28:	b003      	add	sp, #12
 8004c2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c2e:	f843 2b04 	str.w	r2, [r3], #4
 8004c32:	e7e3      	b.n	8004bfc <__multiply+0x40>
 8004c34:	f8b3 a000 	ldrh.w	sl, [r3]
 8004c38:	3204      	adds	r2, #4
 8004c3a:	f1ba 0f00 	cmp.w	sl, #0
 8004c3e:	d020      	beq.n	8004c82 <__multiply+0xc6>
 8004c40:	46ae      	mov	lr, r5
 8004c42:	4689      	mov	r9, r1
 8004c44:	f04f 0c00 	mov.w	ip, #0
 8004c48:	f859 4b04 	ldr.w	r4, [r9], #4
 8004c4c:	f8be b000 	ldrh.w	fp, [lr]
 8004c50:	b2a3      	uxth	r3, r4
 8004c52:	fb0a b303 	mla	r3, sl, r3, fp
 8004c56:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8004c5a:	f8de 4000 	ldr.w	r4, [lr]
 8004c5e:	4463      	add	r3, ip
 8004c60:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004c64:	fb0a c40b 	mla	r4, sl, fp, ip
 8004c68:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004c72:	454f      	cmp	r7, r9
 8004c74:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8004c78:	f84e 3b04 	str.w	r3, [lr], #4
 8004c7c:	d8e4      	bhi.n	8004c48 <__multiply+0x8c>
 8004c7e:	f8ce c000 	str.w	ip, [lr]
 8004c82:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8004c86:	f1b9 0f00 	cmp.w	r9, #0
 8004c8a:	d01f      	beq.n	8004ccc <__multiply+0x110>
 8004c8c:	46ae      	mov	lr, r5
 8004c8e:	468c      	mov	ip, r1
 8004c90:	f04f 0a00 	mov.w	sl, #0
 8004c94:	682b      	ldr	r3, [r5, #0]
 8004c96:	f8bc 4000 	ldrh.w	r4, [ip]
 8004c9a:	f8be b002 	ldrh.w	fp, [lr, #2]
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	fb09 b404 	mla	r4, r9, r4, fp
 8004ca4:	44a2      	add	sl, r4
 8004ca6:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8004caa:	f84e 3b04 	str.w	r3, [lr], #4
 8004cae:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004cb2:	f8be 4000 	ldrh.w	r4, [lr]
 8004cb6:	0c1b      	lsrs	r3, r3, #16
 8004cb8:	fb09 4303 	mla	r3, r9, r3, r4
 8004cbc:	4567      	cmp	r7, ip
 8004cbe:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8004cc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004cc6:	d8e6      	bhi.n	8004c96 <__multiply+0xda>
 8004cc8:	f8ce 3000 	str.w	r3, [lr]
 8004ccc:	3504      	adds	r5, #4
 8004cce:	e7a0      	b.n	8004c12 <__multiply+0x56>
 8004cd0:	3e01      	subs	r6, #1
 8004cd2:	e7a2      	b.n	8004c1a <__multiply+0x5e>

08004cd4 <__pow5mult>:
 8004cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cd8:	4615      	mov	r5, r2
 8004cda:	f012 0203 	ands.w	r2, r2, #3
 8004cde:	4606      	mov	r6, r0
 8004ce0:	460f      	mov	r7, r1
 8004ce2:	d007      	beq.n	8004cf4 <__pow5mult+0x20>
 8004ce4:	4c21      	ldr	r4, [pc, #132]	; (8004d6c <__pow5mult+0x98>)
 8004ce6:	3a01      	subs	r2, #1
 8004ce8:	2300      	movs	r3, #0
 8004cea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004cee:	f7ff fed3 	bl	8004a98 <__multadd>
 8004cf2:	4607      	mov	r7, r0
 8004cf4:	10ad      	asrs	r5, r5, #2
 8004cf6:	d035      	beq.n	8004d64 <__pow5mult+0x90>
 8004cf8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004cfa:	b93c      	cbnz	r4, 8004d0c <__pow5mult+0x38>
 8004cfc:	2010      	movs	r0, #16
 8004cfe:	f7ff fe5f 	bl	80049c0 <malloc>
 8004d02:	6270      	str	r0, [r6, #36]	; 0x24
 8004d04:	6044      	str	r4, [r0, #4]
 8004d06:	6084      	str	r4, [r0, #8]
 8004d08:	6004      	str	r4, [r0, #0]
 8004d0a:	60c4      	str	r4, [r0, #12]
 8004d0c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004d10:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004d14:	b94c      	cbnz	r4, 8004d2a <__pow5mult+0x56>
 8004d16:	f240 2171 	movw	r1, #625	; 0x271
 8004d1a:	4630      	mov	r0, r6
 8004d1c:	f7ff ff45 	bl	8004baa <__i2b>
 8004d20:	2300      	movs	r3, #0
 8004d22:	4604      	mov	r4, r0
 8004d24:	f8c8 0008 	str.w	r0, [r8, #8]
 8004d28:	6003      	str	r3, [r0, #0]
 8004d2a:	f04f 0800 	mov.w	r8, #0
 8004d2e:	07eb      	lsls	r3, r5, #31
 8004d30:	d50a      	bpl.n	8004d48 <__pow5mult+0x74>
 8004d32:	4639      	mov	r1, r7
 8004d34:	4622      	mov	r2, r4
 8004d36:	4630      	mov	r0, r6
 8004d38:	f7ff ff40 	bl	8004bbc <__multiply>
 8004d3c:	4681      	mov	r9, r0
 8004d3e:	4639      	mov	r1, r7
 8004d40:	4630      	mov	r0, r6
 8004d42:	f7ff fe92 	bl	8004a6a <_Bfree>
 8004d46:	464f      	mov	r7, r9
 8004d48:	106d      	asrs	r5, r5, #1
 8004d4a:	d00b      	beq.n	8004d64 <__pow5mult+0x90>
 8004d4c:	6820      	ldr	r0, [r4, #0]
 8004d4e:	b938      	cbnz	r0, 8004d60 <__pow5mult+0x8c>
 8004d50:	4622      	mov	r2, r4
 8004d52:	4621      	mov	r1, r4
 8004d54:	4630      	mov	r0, r6
 8004d56:	f7ff ff31 	bl	8004bbc <__multiply>
 8004d5a:	6020      	str	r0, [r4, #0]
 8004d5c:	f8c0 8000 	str.w	r8, [r0]
 8004d60:	4604      	mov	r4, r0
 8004d62:	e7e4      	b.n	8004d2e <__pow5mult+0x5a>
 8004d64:	4638      	mov	r0, r7
 8004d66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d6a:	bf00      	nop
 8004d6c:	08005b60 	.word	0x08005b60

08004d70 <__lshift>:
 8004d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d74:	460c      	mov	r4, r1
 8004d76:	4607      	mov	r7, r0
 8004d78:	4616      	mov	r6, r2
 8004d7a:	6923      	ldr	r3, [r4, #16]
 8004d7c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004d80:	eb0a 0903 	add.w	r9, sl, r3
 8004d84:	6849      	ldr	r1, [r1, #4]
 8004d86:	68a3      	ldr	r3, [r4, #8]
 8004d88:	f109 0501 	add.w	r5, r9, #1
 8004d8c:	42ab      	cmp	r3, r5
 8004d8e:	db31      	blt.n	8004df4 <__lshift+0x84>
 8004d90:	4638      	mov	r0, r7
 8004d92:	f7ff fe36 	bl	8004a02 <_Balloc>
 8004d96:	2200      	movs	r2, #0
 8004d98:	4680      	mov	r8, r0
 8004d9a:	4611      	mov	r1, r2
 8004d9c:	f100 0314 	add.w	r3, r0, #20
 8004da0:	4552      	cmp	r2, sl
 8004da2:	db2a      	blt.n	8004dfa <__lshift+0x8a>
 8004da4:	6920      	ldr	r0, [r4, #16]
 8004da6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004daa:	f104 0114 	add.w	r1, r4, #20
 8004dae:	f016 021f 	ands.w	r2, r6, #31
 8004db2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8004db6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8004dba:	d022      	beq.n	8004e02 <__lshift+0x92>
 8004dbc:	2000      	movs	r0, #0
 8004dbe:	f1c2 0c20 	rsb	ip, r2, #32
 8004dc2:	680e      	ldr	r6, [r1, #0]
 8004dc4:	4096      	lsls	r6, r2
 8004dc6:	4330      	orrs	r0, r6
 8004dc8:	f843 0b04 	str.w	r0, [r3], #4
 8004dcc:	f851 0b04 	ldr.w	r0, [r1], #4
 8004dd0:	458e      	cmp	lr, r1
 8004dd2:	fa20 f00c 	lsr.w	r0, r0, ip
 8004dd6:	d8f4      	bhi.n	8004dc2 <__lshift+0x52>
 8004dd8:	6018      	str	r0, [r3, #0]
 8004dda:	b108      	cbz	r0, 8004de0 <__lshift+0x70>
 8004ddc:	f109 0502 	add.w	r5, r9, #2
 8004de0:	3d01      	subs	r5, #1
 8004de2:	4638      	mov	r0, r7
 8004de4:	f8c8 5010 	str.w	r5, [r8, #16]
 8004de8:	4621      	mov	r1, r4
 8004dea:	f7ff fe3e 	bl	8004a6a <_Bfree>
 8004dee:	4640      	mov	r0, r8
 8004df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004df4:	3101      	adds	r1, #1
 8004df6:	005b      	lsls	r3, r3, #1
 8004df8:	e7c8      	b.n	8004d8c <__lshift+0x1c>
 8004dfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004dfe:	3201      	adds	r2, #1
 8004e00:	e7ce      	b.n	8004da0 <__lshift+0x30>
 8004e02:	3b04      	subs	r3, #4
 8004e04:	f851 2b04 	ldr.w	r2, [r1], #4
 8004e08:	458e      	cmp	lr, r1
 8004e0a:	f843 2f04 	str.w	r2, [r3, #4]!
 8004e0e:	d8f9      	bhi.n	8004e04 <__lshift+0x94>
 8004e10:	e7e6      	b.n	8004de0 <__lshift+0x70>

08004e12 <__mcmp>:
 8004e12:	6903      	ldr	r3, [r0, #16]
 8004e14:	690a      	ldr	r2, [r1, #16]
 8004e16:	b530      	push	{r4, r5, lr}
 8004e18:	1a9b      	subs	r3, r3, r2
 8004e1a:	d10c      	bne.n	8004e36 <__mcmp+0x24>
 8004e1c:	0092      	lsls	r2, r2, #2
 8004e1e:	3014      	adds	r0, #20
 8004e20:	3114      	adds	r1, #20
 8004e22:	1884      	adds	r4, r0, r2
 8004e24:	4411      	add	r1, r2
 8004e26:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004e2a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004e2e:	4295      	cmp	r5, r2
 8004e30:	d003      	beq.n	8004e3a <__mcmp+0x28>
 8004e32:	d305      	bcc.n	8004e40 <__mcmp+0x2e>
 8004e34:	2301      	movs	r3, #1
 8004e36:	4618      	mov	r0, r3
 8004e38:	bd30      	pop	{r4, r5, pc}
 8004e3a:	42a0      	cmp	r0, r4
 8004e3c:	d3f3      	bcc.n	8004e26 <__mcmp+0x14>
 8004e3e:	e7fa      	b.n	8004e36 <__mcmp+0x24>
 8004e40:	f04f 33ff 	mov.w	r3, #4294967295
 8004e44:	e7f7      	b.n	8004e36 <__mcmp+0x24>

08004e46 <__mdiff>:
 8004e46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e4a:	460d      	mov	r5, r1
 8004e4c:	4607      	mov	r7, r0
 8004e4e:	4611      	mov	r1, r2
 8004e50:	4628      	mov	r0, r5
 8004e52:	4614      	mov	r4, r2
 8004e54:	f7ff ffdd 	bl	8004e12 <__mcmp>
 8004e58:	1e06      	subs	r6, r0, #0
 8004e5a:	d108      	bne.n	8004e6e <__mdiff+0x28>
 8004e5c:	4631      	mov	r1, r6
 8004e5e:	4638      	mov	r0, r7
 8004e60:	f7ff fdcf 	bl	8004a02 <_Balloc>
 8004e64:	2301      	movs	r3, #1
 8004e66:	6146      	str	r6, [r0, #20]
 8004e68:	6103      	str	r3, [r0, #16]
 8004e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e6e:	bfa4      	itt	ge
 8004e70:	4623      	movge	r3, r4
 8004e72:	462c      	movge	r4, r5
 8004e74:	4638      	mov	r0, r7
 8004e76:	6861      	ldr	r1, [r4, #4]
 8004e78:	bfa6      	itte	ge
 8004e7a:	461d      	movge	r5, r3
 8004e7c:	2600      	movge	r6, #0
 8004e7e:	2601      	movlt	r6, #1
 8004e80:	f7ff fdbf 	bl	8004a02 <_Balloc>
 8004e84:	f04f 0c00 	mov.w	ip, #0
 8004e88:	60c6      	str	r6, [r0, #12]
 8004e8a:	692b      	ldr	r3, [r5, #16]
 8004e8c:	6926      	ldr	r6, [r4, #16]
 8004e8e:	f104 0214 	add.w	r2, r4, #20
 8004e92:	f105 0914 	add.w	r9, r5, #20
 8004e96:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8004e9a:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8004e9e:	f100 0114 	add.w	r1, r0, #20
 8004ea2:	f852 ab04 	ldr.w	sl, [r2], #4
 8004ea6:	f859 5b04 	ldr.w	r5, [r9], #4
 8004eaa:	fa1f f38a 	uxth.w	r3, sl
 8004eae:	4463      	add	r3, ip
 8004eb0:	b2ac      	uxth	r4, r5
 8004eb2:	1b1b      	subs	r3, r3, r4
 8004eb4:	0c2c      	lsrs	r4, r5, #16
 8004eb6:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8004eba:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8004ec4:	45c8      	cmp	r8, r9
 8004ec6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8004eca:	4696      	mov	lr, r2
 8004ecc:	f841 4b04 	str.w	r4, [r1], #4
 8004ed0:	d8e7      	bhi.n	8004ea2 <__mdiff+0x5c>
 8004ed2:	45be      	cmp	lr, r7
 8004ed4:	d305      	bcc.n	8004ee2 <__mdiff+0x9c>
 8004ed6:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8004eda:	b18b      	cbz	r3, 8004f00 <__mdiff+0xba>
 8004edc:	6106      	str	r6, [r0, #16]
 8004ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ee2:	f85e 4b04 	ldr.w	r4, [lr], #4
 8004ee6:	b2a2      	uxth	r2, r4
 8004ee8:	4462      	add	r2, ip
 8004eea:	1413      	asrs	r3, r2, #16
 8004eec:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004ef0:	b292      	uxth	r2, r2
 8004ef2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8004ef6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8004efa:	f841 2b04 	str.w	r2, [r1], #4
 8004efe:	e7e8      	b.n	8004ed2 <__mdiff+0x8c>
 8004f00:	3e01      	subs	r6, #1
 8004f02:	e7e8      	b.n	8004ed6 <__mdiff+0x90>

08004f04 <__d2b>:
 8004f04:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8004f08:	461c      	mov	r4, r3
 8004f0a:	2101      	movs	r1, #1
 8004f0c:	4690      	mov	r8, r2
 8004f0e:	9e08      	ldr	r6, [sp, #32]
 8004f10:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004f12:	f7ff fd76 	bl	8004a02 <_Balloc>
 8004f16:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8004f1a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8004f1e:	4607      	mov	r7, r0
 8004f20:	bb34      	cbnz	r4, 8004f70 <__d2b+0x6c>
 8004f22:	9201      	str	r2, [sp, #4]
 8004f24:	f1b8 0f00 	cmp.w	r8, #0
 8004f28:	d027      	beq.n	8004f7a <__d2b+0x76>
 8004f2a:	a802      	add	r0, sp, #8
 8004f2c:	f840 8d08 	str.w	r8, [r0, #-8]!
 8004f30:	f7ff fe0c 	bl	8004b4c <__lo0bits>
 8004f34:	9900      	ldr	r1, [sp, #0]
 8004f36:	b1f0      	cbz	r0, 8004f76 <__d2b+0x72>
 8004f38:	9a01      	ldr	r2, [sp, #4]
 8004f3a:	f1c0 0320 	rsb	r3, r0, #32
 8004f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f42:	430b      	orrs	r3, r1
 8004f44:	40c2      	lsrs	r2, r0
 8004f46:	617b      	str	r3, [r7, #20]
 8004f48:	9201      	str	r2, [sp, #4]
 8004f4a:	9b01      	ldr	r3, [sp, #4]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	bf14      	ite	ne
 8004f50:	2102      	movne	r1, #2
 8004f52:	2101      	moveq	r1, #1
 8004f54:	61bb      	str	r3, [r7, #24]
 8004f56:	6139      	str	r1, [r7, #16]
 8004f58:	b1c4      	cbz	r4, 8004f8c <__d2b+0x88>
 8004f5a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004f5e:	4404      	add	r4, r0
 8004f60:	6034      	str	r4, [r6, #0]
 8004f62:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004f66:	6028      	str	r0, [r5, #0]
 8004f68:	4638      	mov	r0, r7
 8004f6a:	b002      	add	sp, #8
 8004f6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f70:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004f74:	e7d5      	b.n	8004f22 <__d2b+0x1e>
 8004f76:	6179      	str	r1, [r7, #20]
 8004f78:	e7e7      	b.n	8004f4a <__d2b+0x46>
 8004f7a:	a801      	add	r0, sp, #4
 8004f7c:	f7ff fde6 	bl	8004b4c <__lo0bits>
 8004f80:	2101      	movs	r1, #1
 8004f82:	9b01      	ldr	r3, [sp, #4]
 8004f84:	6139      	str	r1, [r7, #16]
 8004f86:	617b      	str	r3, [r7, #20]
 8004f88:	3020      	adds	r0, #32
 8004f8a:	e7e5      	b.n	8004f58 <__d2b+0x54>
 8004f8c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004f90:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004f94:	6030      	str	r0, [r6, #0]
 8004f96:	6918      	ldr	r0, [r3, #16]
 8004f98:	f7ff fdb9 	bl	8004b0e <__hi0bits>
 8004f9c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004fa0:	e7e1      	b.n	8004f66 <__d2b+0x62>

08004fa2 <_calloc_r>:
 8004fa2:	b538      	push	{r3, r4, r5, lr}
 8004fa4:	fb02 f401 	mul.w	r4, r2, r1
 8004fa8:	4621      	mov	r1, r4
 8004faa:	f000 f855 	bl	8005058 <_malloc_r>
 8004fae:	4605      	mov	r5, r0
 8004fb0:	b118      	cbz	r0, 8004fba <_calloc_r+0x18>
 8004fb2:	4622      	mov	r2, r4
 8004fb4:	2100      	movs	r1, #0
 8004fb6:	f7fe f947 	bl	8003248 <memset>
 8004fba:	4628      	mov	r0, r5
 8004fbc:	bd38      	pop	{r3, r4, r5, pc}
	...

08004fc0 <_free_r>:
 8004fc0:	b538      	push	{r3, r4, r5, lr}
 8004fc2:	4605      	mov	r5, r0
 8004fc4:	2900      	cmp	r1, #0
 8004fc6:	d043      	beq.n	8005050 <_free_r+0x90>
 8004fc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004fcc:	1f0c      	subs	r4, r1, #4
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	bfb8      	it	lt
 8004fd2:	18e4      	addlt	r4, r4, r3
 8004fd4:	f000 fc4c 	bl	8005870 <__malloc_lock>
 8004fd8:	4a1e      	ldr	r2, [pc, #120]	; (8005054 <_free_r+0x94>)
 8004fda:	6813      	ldr	r3, [r2, #0]
 8004fdc:	4610      	mov	r0, r2
 8004fde:	b933      	cbnz	r3, 8004fee <_free_r+0x2e>
 8004fe0:	6063      	str	r3, [r4, #4]
 8004fe2:	6014      	str	r4, [r2, #0]
 8004fe4:	4628      	mov	r0, r5
 8004fe6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004fea:	f000 bc42 	b.w	8005872 <__malloc_unlock>
 8004fee:	42a3      	cmp	r3, r4
 8004ff0:	d90b      	bls.n	800500a <_free_r+0x4a>
 8004ff2:	6821      	ldr	r1, [r4, #0]
 8004ff4:	1862      	adds	r2, r4, r1
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	bf01      	itttt	eq
 8004ffa:	681a      	ldreq	r2, [r3, #0]
 8004ffc:	685b      	ldreq	r3, [r3, #4]
 8004ffe:	1852      	addeq	r2, r2, r1
 8005000:	6022      	streq	r2, [r4, #0]
 8005002:	6063      	str	r3, [r4, #4]
 8005004:	6004      	str	r4, [r0, #0]
 8005006:	e7ed      	b.n	8004fe4 <_free_r+0x24>
 8005008:	4613      	mov	r3, r2
 800500a:	685a      	ldr	r2, [r3, #4]
 800500c:	b10a      	cbz	r2, 8005012 <_free_r+0x52>
 800500e:	42a2      	cmp	r2, r4
 8005010:	d9fa      	bls.n	8005008 <_free_r+0x48>
 8005012:	6819      	ldr	r1, [r3, #0]
 8005014:	1858      	adds	r0, r3, r1
 8005016:	42a0      	cmp	r0, r4
 8005018:	d10b      	bne.n	8005032 <_free_r+0x72>
 800501a:	6820      	ldr	r0, [r4, #0]
 800501c:	4401      	add	r1, r0
 800501e:	1858      	adds	r0, r3, r1
 8005020:	4282      	cmp	r2, r0
 8005022:	6019      	str	r1, [r3, #0]
 8005024:	d1de      	bne.n	8004fe4 <_free_r+0x24>
 8005026:	6810      	ldr	r0, [r2, #0]
 8005028:	6852      	ldr	r2, [r2, #4]
 800502a:	4401      	add	r1, r0
 800502c:	6019      	str	r1, [r3, #0]
 800502e:	605a      	str	r2, [r3, #4]
 8005030:	e7d8      	b.n	8004fe4 <_free_r+0x24>
 8005032:	d902      	bls.n	800503a <_free_r+0x7a>
 8005034:	230c      	movs	r3, #12
 8005036:	602b      	str	r3, [r5, #0]
 8005038:	e7d4      	b.n	8004fe4 <_free_r+0x24>
 800503a:	6820      	ldr	r0, [r4, #0]
 800503c:	1821      	adds	r1, r4, r0
 800503e:	428a      	cmp	r2, r1
 8005040:	bf01      	itttt	eq
 8005042:	6811      	ldreq	r1, [r2, #0]
 8005044:	6852      	ldreq	r2, [r2, #4]
 8005046:	1809      	addeq	r1, r1, r0
 8005048:	6021      	streq	r1, [r4, #0]
 800504a:	6062      	str	r2, [r4, #4]
 800504c:	605c      	str	r4, [r3, #4]
 800504e:	e7c9      	b.n	8004fe4 <_free_r+0x24>
 8005050:	bd38      	pop	{r3, r4, r5, pc}
 8005052:	bf00      	nop
 8005054:	200001f8 	.word	0x200001f8

08005058 <_malloc_r>:
 8005058:	b570      	push	{r4, r5, r6, lr}
 800505a:	1ccd      	adds	r5, r1, #3
 800505c:	f025 0503 	bic.w	r5, r5, #3
 8005060:	3508      	adds	r5, #8
 8005062:	2d0c      	cmp	r5, #12
 8005064:	bf38      	it	cc
 8005066:	250c      	movcc	r5, #12
 8005068:	2d00      	cmp	r5, #0
 800506a:	4606      	mov	r6, r0
 800506c:	db01      	blt.n	8005072 <_malloc_r+0x1a>
 800506e:	42a9      	cmp	r1, r5
 8005070:	d903      	bls.n	800507a <_malloc_r+0x22>
 8005072:	230c      	movs	r3, #12
 8005074:	6033      	str	r3, [r6, #0]
 8005076:	2000      	movs	r0, #0
 8005078:	bd70      	pop	{r4, r5, r6, pc}
 800507a:	f000 fbf9 	bl	8005870 <__malloc_lock>
 800507e:	4a23      	ldr	r2, [pc, #140]	; (800510c <_malloc_r+0xb4>)
 8005080:	6814      	ldr	r4, [r2, #0]
 8005082:	4621      	mov	r1, r4
 8005084:	b991      	cbnz	r1, 80050ac <_malloc_r+0x54>
 8005086:	4c22      	ldr	r4, [pc, #136]	; (8005110 <_malloc_r+0xb8>)
 8005088:	6823      	ldr	r3, [r4, #0]
 800508a:	b91b      	cbnz	r3, 8005094 <_malloc_r+0x3c>
 800508c:	4630      	mov	r0, r6
 800508e:	f000 f97f 	bl	8005390 <_sbrk_r>
 8005092:	6020      	str	r0, [r4, #0]
 8005094:	4629      	mov	r1, r5
 8005096:	4630      	mov	r0, r6
 8005098:	f000 f97a 	bl	8005390 <_sbrk_r>
 800509c:	1c43      	adds	r3, r0, #1
 800509e:	d126      	bne.n	80050ee <_malloc_r+0x96>
 80050a0:	230c      	movs	r3, #12
 80050a2:	4630      	mov	r0, r6
 80050a4:	6033      	str	r3, [r6, #0]
 80050a6:	f000 fbe4 	bl	8005872 <__malloc_unlock>
 80050aa:	e7e4      	b.n	8005076 <_malloc_r+0x1e>
 80050ac:	680b      	ldr	r3, [r1, #0]
 80050ae:	1b5b      	subs	r3, r3, r5
 80050b0:	d41a      	bmi.n	80050e8 <_malloc_r+0x90>
 80050b2:	2b0b      	cmp	r3, #11
 80050b4:	d90f      	bls.n	80050d6 <_malloc_r+0x7e>
 80050b6:	600b      	str	r3, [r1, #0]
 80050b8:	18cc      	adds	r4, r1, r3
 80050ba:	50cd      	str	r5, [r1, r3]
 80050bc:	4630      	mov	r0, r6
 80050be:	f000 fbd8 	bl	8005872 <__malloc_unlock>
 80050c2:	f104 000b 	add.w	r0, r4, #11
 80050c6:	1d23      	adds	r3, r4, #4
 80050c8:	f020 0007 	bic.w	r0, r0, #7
 80050cc:	1ac3      	subs	r3, r0, r3
 80050ce:	d01b      	beq.n	8005108 <_malloc_r+0xb0>
 80050d0:	425a      	negs	r2, r3
 80050d2:	50e2      	str	r2, [r4, r3]
 80050d4:	bd70      	pop	{r4, r5, r6, pc}
 80050d6:	428c      	cmp	r4, r1
 80050d8:	bf0b      	itete	eq
 80050da:	6863      	ldreq	r3, [r4, #4]
 80050dc:	684b      	ldrne	r3, [r1, #4]
 80050de:	6013      	streq	r3, [r2, #0]
 80050e0:	6063      	strne	r3, [r4, #4]
 80050e2:	bf18      	it	ne
 80050e4:	460c      	movne	r4, r1
 80050e6:	e7e9      	b.n	80050bc <_malloc_r+0x64>
 80050e8:	460c      	mov	r4, r1
 80050ea:	6849      	ldr	r1, [r1, #4]
 80050ec:	e7ca      	b.n	8005084 <_malloc_r+0x2c>
 80050ee:	1cc4      	adds	r4, r0, #3
 80050f0:	f024 0403 	bic.w	r4, r4, #3
 80050f4:	42a0      	cmp	r0, r4
 80050f6:	d005      	beq.n	8005104 <_malloc_r+0xac>
 80050f8:	1a21      	subs	r1, r4, r0
 80050fa:	4630      	mov	r0, r6
 80050fc:	f000 f948 	bl	8005390 <_sbrk_r>
 8005100:	3001      	adds	r0, #1
 8005102:	d0cd      	beq.n	80050a0 <_malloc_r+0x48>
 8005104:	6025      	str	r5, [r4, #0]
 8005106:	e7d9      	b.n	80050bc <_malloc_r+0x64>
 8005108:	bd70      	pop	{r4, r5, r6, pc}
 800510a:	bf00      	nop
 800510c:	200001f8 	.word	0x200001f8
 8005110:	200001fc 	.word	0x200001fc

08005114 <__sfputc_r>:
 8005114:	6893      	ldr	r3, [r2, #8]
 8005116:	b410      	push	{r4}
 8005118:	3b01      	subs	r3, #1
 800511a:	2b00      	cmp	r3, #0
 800511c:	6093      	str	r3, [r2, #8]
 800511e:	da08      	bge.n	8005132 <__sfputc_r+0x1e>
 8005120:	6994      	ldr	r4, [r2, #24]
 8005122:	42a3      	cmp	r3, r4
 8005124:	db02      	blt.n	800512c <__sfputc_r+0x18>
 8005126:	b2cb      	uxtb	r3, r1
 8005128:	2b0a      	cmp	r3, #10
 800512a:	d102      	bne.n	8005132 <__sfputc_r+0x1e>
 800512c:	bc10      	pop	{r4}
 800512e:	f000 b983 	b.w	8005438 <__swbuf_r>
 8005132:	6813      	ldr	r3, [r2, #0]
 8005134:	1c58      	adds	r0, r3, #1
 8005136:	6010      	str	r0, [r2, #0]
 8005138:	7019      	strb	r1, [r3, #0]
 800513a:	b2c8      	uxtb	r0, r1
 800513c:	bc10      	pop	{r4}
 800513e:	4770      	bx	lr

08005140 <__sfputs_r>:
 8005140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005142:	4606      	mov	r6, r0
 8005144:	460f      	mov	r7, r1
 8005146:	4614      	mov	r4, r2
 8005148:	18d5      	adds	r5, r2, r3
 800514a:	42ac      	cmp	r4, r5
 800514c:	d101      	bne.n	8005152 <__sfputs_r+0x12>
 800514e:	2000      	movs	r0, #0
 8005150:	e007      	b.n	8005162 <__sfputs_r+0x22>
 8005152:	463a      	mov	r2, r7
 8005154:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005158:	4630      	mov	r0, r6
 800515a:	f7ff ffdb 	bl	8005114 <__sfputc_r>
 800515e:	1c43      	adds	r3, r0, #1
 8005160:	d1f3      	bne.n	800514a <__sfputs_r+0xa>
 8005162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005164 <_vfiprintf_r>:
 8005164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005168:	b09d      	sub	sp, #116	; 0x74
 800516a:	460c      	mov	r4, r1
 800516c:	4617      	mov	r7, r2
 800516e:	9303      	str	r3, [sp, #12]
 8005170:	4606      	mov	r6, r0
 8005172:	b118      	cbz	r0, 800517c <_vfiprintf_r+0x18>
 8005174:	6983      	ldr	r3, [r0, #24]
 8005176:	b90b      	cbnz	r3, 800517c <_vfiprintf_r+0x18>
 8005178:	f7ff fb8a 	bl	8004890 <__sinit>
 800517c:	4b7c      	ldr	r3, [pc, #496]	; (8005370 <_vfiprintf_r+0x20c>)
 800517e:	429c      	cmp	r4, r3
 8005180:	d157      	bne.n	8005232 <_vfiprintf_r+0xce>
 8005182:	6874      	ldr	r4, [r6, #4]
 8005184:	89a3      	ldrh	r3, [r4, #12]
 8005186:	0718      	lsls	r0, r3, #28
 8005188:	d55d      	bpl.n	8005246 <_vfiprintf_r+0xe2>
 800518a:	6923      	ldr	r3, [r4, #16]
 800518c:	2b00      	cmp	r3, #0
 800518e:	d05a      	beq.n	8005246 <_vfiprintf_r+0xe2>
 8005190:	2300      	movs	r3, #0
 8005192:	9309      	str	r3, [sp, #36]	; 0x24
 8005194:	2320      	movs	r3, #32
 8005196:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800519a:	2330      	movs	r3, #48	; 0x30
 800519c:	f04f 0b01 	mov.w	fp, #1
 80051a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80051a4:	46b8      	mov	r8, r7
 80051a6:	4645      	mov	r5, r8
 80051a8:	f815 3b01 	ldrb.w	r3, [r5], #1
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d155      	bne.n	800525c <_vfiprintf_r+0xf8>
 80051b0:	ebb8 0a07 	subs.w	sl, r8, r7
 80051b4:	d00b      	beq.n	80051ce <_vfiprintf_r+0x6a>
 80051b6:	4653      	mov	r3, sl
 80051b8:	463a      	mov	r2, r7
 80051ba:	4621      	mov	r1, r4
 80051bc:	4630      	mov	r0, r6
 80051be:	f7ff ffbf 	bl	8005140 <__sfputs_r>
 80051c2:	3001      	adds	r0, #1
 80051c4:	f000 80c4 	beq.w	8005350 <_vfiprintf_r+0x1ec>
 80051c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80051ca:	4453      	add	r3, sl
 80051cc:	9309      	str	r3, [sp, #36]	; 0x24
 80051ce:	f898 3000 	ldrb.w	r3, [r8]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	f000 80bc 	beq.w	8005350 <_vfiprintf_r+0x1ec>
 80051d8:	2300      	movs	r3, #0
 80051da:	f04f 32ff 	mov.w	r2, #4294967295
 80051de:	9304      	str	r3, [sp, #16]
 80051e0:	9307      	str	r3, [sp, #28]
 80051e2:	9205      	str	r2, [sp, #20]
 80051e4:	9306      	str	r3, [sp, #24]
 80051e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80051ea:	931a      	str	r3, [sp, #104]	; 0x68
 80051ec:	2205      	movs	r2, #5
 80051ee:	7829      	ldrb	r1, [r5, #0]
 80051f0:	4860      	ldr	r0, [pc, #384]	; (8005374 <_vfiprintf_r+0x210>)
 80051f2:	f7ff fbed 	bl	80049d0 <memchr>
 80051f6:	f105 0801 	add.w	r8, r5, #1
 80051fa:	9b04      	ldr	r3, [sp, #16]
 80051fc:	2800      	cmp	r0, #0
 80051fe:	d131      	bne.n	8005264 <_vfiprintf_r+0x100>
 8005200:	06d9      	lsls	r1, r3, #27
 8005202:	bf44      	itt	mi
 8005204:	2220      	movmi	r2, #32
 8005206:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800520a:	071a      	lsls	r2, r3, #28
 800520c:	bf44      	itt	mi
 800520e:	222b      	movmi	r2, #43	; 0x2b
 8005210:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005214:	782a      	ldrb	r2, [r5, #0]
 8005216:	2a2a      	cmp	r2, #42	; 0x2a
 8005218:	d02c      	beq.n	8005274 <_vfiprintf_r+0x110>
 800521a:	2100      	movs	r1, #0
 800521c:	200a      	movs	r0, #10
 800521e:	9a07      	ldr	r2, [sp, #28]
 8005220:	46a8      	mov	r8, r5
 8005222:	f898 3000 	ldrb.w	r3, [r8]
 8005226:	3501      	adds	r5, #1
 8005228:	3b30      	subs	r3, #48	; 0x30
 800522a:	2b09      	cmp	r3, #9
 800522c:	d96d      	bls.n	800530a <_vfiprintf_r+0x1a6>
 800522e:	b371      	cbz	r1, 800528e <_vfiprintf_r+0x12a>
 8005230:	e026      	b.n	8005280 <_vfiprintf_r+0x11c>
 8005232:	4b51      	ldr	r3, [pc, #324]	; (8005378 <_vfiprintf_r+0x214>)
 8005234:	429c      	cmp	r4, r3
 8005236:	d101      	bne.n	800523c <_vfiprintf_r+0xd8>
 8005238:	68b4      	ldr	r4, [r6, #8]
 800523a:	e7a3      	b.n	8005184 <_vfiprintf_r+0x20>
 800523c:	4b4f      	ldr	r3, [pc, #316]	; (800537c <_vfiprintf_r+0x218>)
 800523e:	429c      	cmp	r4, r3
 8005240:	bf08      	it	eq
 8005242:	68f4      	ldreq	r4, [r6, #12]
 8005244:	e79e      	b.n	8005184 <_vfiprintf_r+0x20>
 8005246:	4621      	mov	r1, r4
 8005248:	4630      	mov	r0, r6
 800524a:	f000 f959 	bl	8005500 <__swsetup_r>
 800524e:	2800      	cmp	r0, #0
 8005250:	d09e      	beq.n	8005190 <_vfiprintf_r+0x2c>
 8005252:	f04f 30ff 	mov.w	r0, #4294967295
 8005256:	b01d      	add	sp, #116	; 0x74
 8005258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800525c:	2b25      	cmp	r3, #37	; 0x25
 800525e:	d0a7      	beq.n	80051b0 <_vfiprintf_r+0x4c>
 8005260:	46a8      	mov	r8, r5
 8005262:	e7a0      	b.n	80051a6 <_vfiprintf_r+0x42>
 8005264:	4a43      	ldr	r2, [pc, #268]	; (8005374 <_vfiprintf_r+0x210>)
 8005266:	4645      	mov	r5, r8
 8005268:	1a80      	subs	r0, r0, r2
 800526a:	fa0b f000 	lsl.w	r0, fp, r0
 800526e:	4318      	orrs	r0, r3
 8005270:	9004      	str	r0, [sp, #16]
 8005272:	e7bb      	b.n	80051ec <_vfiprintf_r+0x88>
 8005274:	9a03      	ldr	r2, [sp, #12]
 8005276:	1d11      	adds	r1, r2, #4
 8005278:	6812      	ldr	r2, [r2, #0]
 800527a:	9103      	str	r1, [sp, #12]
 800527c:	2a00      	cmp	r2, #0
 800527e:	db01      	blt.n	8005284 <_vfiprintf_r+0x120>
 8005280:	9207      	str	r2, [sp, #28]
 8005282:	e004      	b.n	800528e <_vfiprintf_r+0x12a>
 8005284:	4252      	negs	r2, r2
 8005286:	f043 0302 	orr.w	r3, r3, #2
 800528a:	9207      	str	r2, [sp, #28]
 800528c:	9304      	str	r3, [sp, #16]
 800528e:	f898 3000 	ldrb.w	r3, [r8]
 8005292:	2b2e      	cmp	r3, #46	; 0x2e
 8005294:	d110      	bne.n	80052b8 <_vfiprintf_r+0x154>
 8005296:	f898 3001 	ldrb.w	r3, [r8, #1]
 800529a:	f108 0101 	add.w	r1, r8, #1
 800529e:	2b2a      	cmp	r3, #42	; 0x2a
 80052a0:	d137      	bne.n	8005312 <_vfiprintf_r+0x1ae>
 80052a2:	9b03      	ldr	r3, [sp, #12]
 80052a4:	f108 0802 	add.w	r8, r8, #2
 80052a8:	1d1a      	adds	r2, r3, #4
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	9203      	str	r2, [sp, #12]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	bfb8      	it	lt
 80052b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80052b6:	9305      	str	r3, [sp, #20]
 80052b8:	4d31      	ldr	r5, [pc, #196]	; (8005380 <_vfiprintf_r+0x21c>)
 80052ba:	2203      	movs	r2, #3
 80052bc:	f898 1000 	ldrb.w	r1, [r8]
 80052c0:	4628      	mov	r0, r5
 80052c2:	f7ff fb85 	bl	80049d0 <memchr>
 80052c6:	b140      	cbz	r0, 80052da <_vfiprintf_r+0x176>
 80052c8:	2340      	movs	r3, #64	; 0x40
 80052ca:	1b40      	subs	r0, r0, r5
 80052cc:	fa03 f000 	lsl.w	r0, r3, r0
 80052d0:	9b04      	ldr	r3, [sp, #16]
 80052d2:	f108 0801 	add.w	r8, r8, #1
 80052d6:	4303      	orrs	r3, r0
 80052d8:	9304      	str	r3, [sp, #16]
 80052da:	f898 1000 	ldrb.w	r1, [r8]
 80052de:	2206      	movs	r2, #6
 80052e0:	4828      	ldr	r0, [pc, #160]	; (8005384 <_vfiprintf_r+0x220>)
 80052e2:	f108 0701 	add.w	r7, r8, #1
 80052e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80052ea:	f7ff fb71 	bl	80049d0 <memchr>
 80052ee:	2800      	cmp	r0, #0
 80052f0:	d034      	beq.n	800535c <_vfiprintf_r+0x1f8>
 80052f2:	4b25      	ldr	r3, [pc, #148]	; (8005388 <_vfiprintf_r+0x224>)
 80052f4:	bb03      	cbnz	r3, 8005338 <_vfiprintf_r+0x1d4>
 80052f6:	9b03      	ldr	r3, [sp, #12]
 80052f8:	3307      	adds	r3, #7
 80052fa:	f023 0307 	bic.w	r3, r3, #7
 80052fe:	3308      	adds	r3, #8
 8005300:	9303      	str	r3, [sp, #12]
 8005302:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005304:	444b      	add	r3, r9
 8005306:	9309      	str	r3, [sp, #36]	; 0x24
 8005308:	e74c      	b.n	80051a4 <_vfiprintf_r+0x40>
 800530a:	fb00 3202 	mla	r2, r0, r2, r3
 800530e:	2101      	movs	r1, #1
 8005310:	e786      	b.n	8005220 <_vfiprintf_r+0xbc>
 8005312:	2300      	movs	r3, #0
 8005314:	250a      	movs	r5, #10
 8005316:	4618      	mov	r0, r3
 8005318:	9305      	str	r3, [sp, #20]
 800531a:	4688      	mov	r8, r1
 800531c:	f898 2000 	ldrb.w	r2, [r8]
 8005320:	3101      	adds	r1, #1
 8005322:	3a30      	subs	r2, #48	; 0x30
 8005324:	2a09      	cmp	r2, #9
 8005326:	d903      	bls.n	8005330 <_vfiprintf_r+0x1cc>
 8005328:	2b00      	cmp	r3, #0
 800532a:	d0c5      	beq.n	80052b8 <_vfiprintf_r+0x154>
 800532c:	9005      	str	r0, [sp, #20]
 800532e:	e7c3      	b.n	80052b8 <_vfiprintf_r+0x154>
 8005330:	fb05 2000 	mla	r0, r5, r0, r2
 8005334:	2301      	movs	r3, #1
 8005336:	e7f0      	b.n	800531a <_vfiprintf_r+0x1b6>
 8005338:	ab03      	add	r3, sp, #12
 800533a:	9300      	str	r3, [sp, #0]
 800533c:	4622      	mov	r2, r4
 800533e:	4b13      	ldr	r3, [pc, #76]	; (800538c <_vfiprintf_r+0x228>)
 8005340:	a904      	add	r1, sp, #16
 8005342:	4630      	mov	r0, r6
 8005344:	f7fe f81a 	bl	800337c <_printf_float>
 8005348:	f1b0 3fff 	cmp.w	r0, #4294967295
 800534c:	4681      	mov	r9, r0
 800534e:	d1d8      	bne.n	8005302 <_vfiprintf_r+0x19e>
 8005350:	89a3      	ldrh	r3, [r4, #12]
 8005352:	065b      	lsls	r3, r3, #25
 8005354:	f53f af7d 	bmi.w	8005252 <_vfiprintf_r+0xee>
 8005358:	9809      	ldr	r0, [sp, #36]	; 0x24
 800535a:	e77c      	b.n	8005256 <_vfiprintf_r+0xf2>
 800535c:	ab03      	add	r3, sp, #12
 800535e:	9300      	str	r3, [sp, #0]
 8005360:	4622      	mov	r2, r4
 8005362:	4b0a      	ldr	r3, [pc, #40]	; (800538c <_vfiprintf_r+0x228>)
 8005364:	a904      	add	r1, sp, #16
 8005366:	4630      	mov	r0, r6
 8005368:	f7fe fab8 	bl	80038dc <_printf_i>
 800536c:	e7ec      	b.n	8005348 <_vfiprintf_r+0x1e4>
 800536e:	bf00      	nop
 8005370:	08005a2c 	.word	0x08005a2c
 8005374:	08005b6c 	.word	0x08005b6c
 8005378:	08005a4c 	.word	0x08005a4c
 800537c:	08005a0c 	.word	0x08005a0c
 8005380:	08005b72 	.word	0x08005b72
 8005384:	08005b76 	.word	0x08005b76
 8005388:	0800337d 	.word	0x0800337d
 800538c:	08005141 	.word	0x08005141

08005390 <_sbrk_r>:
 8005390:	b538      	push	{r3, r4, r5, lr}
 8005392:	2300      	movs	r3, #0
 8005394:	4c05      	ldr	r4, [pc, #20]	; (80053ac <_sbrk_r+0x1c>)
 8005396:	4605      	mov	r5, r0
 8005398:	4608      	mov	r0, r1
 800539a:	6023      	str	r3, [r4, #0]
 800539c:	f000 fad4 	bl	8005948 <_sbrk>
 80053a0:	1c43      	adds	r3, r0, #1
 80053a2:	d102      	bne.n	80053aa <_sbrk_r+0x1a>
 80053a4:	6823      	ldr	r3, [r4, #0]
 80053a6:	b103      	cbz	r3, 80053aa <_sbrk_r+0x1a>
 80053a8:	602b      	str	r3, [r5, #0]
 80053aa:	bd38      	pop	{r3, r4, r5, pc}
 80053ac:	2000099c 	.word	0x2000099c

080053b0 <__sread>:
 80053b0:	b510      	push	{r4, lr}
 80053b2:	460c      	mov	r4, r1
 80053b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053b8:	f000 fa5c 	bl	8005874 <_read_r>
 80053bc:	2800      	cmp	r0, #0
 80053be:	bfab      	itete	ge
 80053c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80053c2:	89a3      	ldrhlt	r3, [r4, #12]
 80053c4:	181b      	addge	r3, r3, r0
 80053c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80053ca:	bfac      	ite	ge
 80053cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80053ce:	81a3      	strhlt	r3, [r4, #12]
 80053d0:	bd10      	pop	{r4, pc}

080053d2 <__swrite>:
 80053d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053d6:	461f      	mov	r7, r3
 80053d8:	898b      	ldrh	r3, [r1, #12]
 80053da:	4605      	mov	r5, r0
 80053dc:	05db      	lsls	r3, r3, #23
 80053de:	460c      	mov	r4, r1
 80053e0:	4616      	mov	r6, r2
 80053e2:	d505      	bpl.n	80053f0 <__swrite+0x1e>
 80053e4:	2302      	movs	r3, #2
 80053e6:	2200      	movs	r2, #0
 80053e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053ec:	f000 f9b8 	bl	8005760 <_lseek_r>
 80053f0:	89a3      	ldrh	r3, [r4, #12]
 80053f2:	4632      	mov	r2, r6
 80053f4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053f8:	81a3      	strh	r3, [r4, #12]
 80053fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053fe:	463b      	mov	r3, r7
 8005400:	4628      	mov	r0, r5
 8005402:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005406:	f000 b869 	b.w	80054dc <_write_r>

0800540a <__sseek>:
 800540a:	b510      	push	{r4, lr}
 800540c:	460c      	mov	r4, r1
 800540e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005412:	f000 f9a5 	bl	8005760 <_lseek_r>
 8005416:	1c43      	adds	r3, r0, #1
 8005418:	89a3      	ldrh	r3, [r4, #12]
 800541a:	bf15      	itete	ne
 800541c:	6560      	strne	r0, [r4, #84]	; 0x54
 800541e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005422:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005426:	81a3      	strheq	r3, [r4, #12]
 8005428:	bf18      	it	ne
 800542a:	81a3      	strhne	r3, [r4, #12]
 800542c:	bd10      	pop	{r4, pc}

0800542e <__sclose>:
 800542e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005432:	f000 b8d3 	b.w	80055dc <_close_r>
	...

08005438 <__swbuf_r>:
 8005438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800543a:	460e      	mov	r6, r1
 800543c:	4614      	mov	r4, r2
 800543e:	4605      	mov	r5, r0
 8005440:	b118      	cbz	r0, 800544a <__swbuf_r+0x12>
 8005442:	6983      	ldr	r3, [r0, #24]
 8005444:	b90b      	cbnz	r3, 800544a <__swbuf_r+0x12>
 8005446:	f7ff fa23 	bl	8004890 <__sinit>
 800544a:	4b21      	ldr	r3, [pc, #132]	; (80054d0 <__swbuf_r+0x98>)
 800544c:	429c      	cmp	r4, r3
 800544e:	d12a      	bne.n	80054a6 <__swbuf_r+0x6e>
 8005450:	686c      	ldr	r4, [r5, #4]
 8005452:	69a3      	ldr	r3, [r4, #24]
 8005454:	60a3      	str	r3, [r4, #8]
 8005456:	89a3      	ldrh	r3, [r4, #12]
 8005458:	071a      	lsls	r2, r3, #28
 800545a:	d52e      	bpl.n	80054ba <__swbuf_r+0x82>
 800545c:	6923      	ldr	r3, [r4, #16]
 800545e:	b363      	cbz	r3, 80054ba <__swbuf_r+0x82>
 8005460:	6923      	ldr	r3, [r4, #16]
 8005462:	6820      	ldr	r0, [r4, #0]
 8005464:	b2f6      	uxtb	r6, r6
 8005466:	1ac0      	subs	r0, r0, r3
 8005468:	6963      	ldr	r3, [r4, #20]
 800546a:	4637      	mov	r7, r6
 800546c:	4298      	cmp	r0, r3
 800546e:	db04      	blt.n	800547a <__swbuf_r+0x42>
 8005470:	4621      	mov	r1, r4
 8005472:	4628      	mov	r0, r5
 8005474:	f000 f94a 	bl	800570c <_fflush_r>
 8005478:	bb28      	cbnz	r0, 80054c6 <__swbuf_r+0x8e>
 800547a:	68a3      	ldr	r3, [r4, #8]
 800547c:	3001      	adds	r0, #1
 800547e:	3b01      	subs	r3, #1
 8005480:	60a3      	str	r3, [r4, #8]
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	1c5a      	adds	r2, r3, #1
 8005486:	6022      	str	r2, [r4, #0]
 8005488:	701e      	strb	r6, [r3, #0]
 800548a:	6963      	ldr	r3, [r4, #20]
 800548c:	4298      	cmp	r0, r3
 800548e:	d004      	beq.n	800549a <__swbuf_r+0x62>
 8005490:	89a3      	ldrh	r3, [r4, #12]
 8005492:	07db      	lsls	r3, r3, #31
 8005494:	d519      	bpl.n	80054ca <__swbuf_r+0x92>
 8005496:	2e0a      	cmp	r6, #10
 8005498:	d117      	bne.n	80054ca <__swbuf_r+0x92>
 800549a:	4621      	mov	r1, r4
 800549c:	4628      	mov	r0, r5
 800549e:	f000 f935 	bl	800570c <_fflush_r>
 80054a2:	b190      	cbz	r0, 80054ca <__swbuf_r+0x92>
 80054a4:	e00f      	b.n	80054c6 <__swbuf_r+0x8e>
 80054a6:	4b0b      	ldr	r3, [pc, #44]	; (80054d4 <__swbuf_r+0x9c>)
 80054a8:	429c      	cmp	r4, r3
 80054aa:	d101      	bne.n	80054b0 <__swbuf_r+0x78>
 80054ac:	68ac      	ldr	r4, [r5, #8]
 80054ae:	e7d0      	b.n	8005452 <__swbuf_r+0x1a>
 80054b0:	4b09      	ldr	r3, [pc, #36]	; (80054d8 <__swbuf_r+0xa0>)
 80054b2:	429c      	cmp	r4, r3
 80054b4:	bf08      	it	eq
 80054b6:	68ec      	ldreq	r4, [r5, #12]
 80054b8:	e7cb      	b.n	8005452 <__swbuf_r+0x1a>
 80054ba:	4621      	mov	r1, r4
 80054bc:	4628      	mov	r0, r5
 80054be:	f000 f81f 	bl	8005500 <__swsetup_r>
 80054c2:	2800      	cmp	r0, #0
 80054c4:	d0cc      	beq.n	8005460 <__swbuf_r+0x28>
 80054c6:	f04f 37ff 	mov.w	r7, #4294967295
 80054ca:	4638      	mov	r0, r7
 80054cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054ce:	bf00      	nop
 80054d0:	08005a2c 	.word	0x08005a2c
 80054d4:	08005a4c 	.word	0x08005a4c
 80054d8:	08005a0c 	.word	0x08005a0c

080054dc <_write_r>:
 80054dc:	b538      	push	{r3, r4, r5, lr}
 80054de:	4605      	mov	r5, r0
 80054e0:	4608      	mov	r0, r1
 80054e2:	4611      	mov	r1, r2
 80054e4:	2200      	movs	r2, #0
 80054e6:	4c05      	ldr	r4, [pc, #20]	; (80054fc <_write_r+0x20>)
 80054e8:	6022      	str	r2, [r4, #0]
 80054ea:	461a      	mov	r2, r3
 80054ec:	f7fd f8fc 	bl	80026e8 <_write>
 80054f0:	1c43      	adds	r3, r0, #1
 80054f2:	d102      	bne.n	80054fa <_write_r+0x1e>
 80054f4:	6823      	ldr	r3, [r4, #0]
 80054f6:	b103      	cbz	r3, 80054fa <_write_r+0x1e>
 80054f8:	602b      	str	r3, [r5, #0]
 80054fa:	bd38      	pop	{r3, r4, r5, pc}
 80054fc:	2000099c 	.word	0x2000099c

08005500 <__swsetup_r>:
 8005500:	4b32      	ldr	r3, [pc, #200]	; (80055cc <__swsetup_r+0xcc>)
 8005502:	b570      	push	{r4, r5, r6, lr}
 8005504:	681d      	ldr	r5, [r3, #0]
 8005506:	4606      	mov	r6, r0
 8005508:	460c      	mov	r4, r1
 800550a:	b125      	cbz	r5, 8005516 <__swsetup_r+0x16>
 800550c:	69ab      	ldr	r3, [r5, #24]
 800550e:	b913      	cbnz	r3, 8005516 <__swsetup_r+0x16>
 8005510:	4628      	mov	r0, r5
 8005512:	f7ff f9bd 	bl	8004890 <__sinit>
 8005516:	4b2e      	ldr	r3, [pc, #184]	; (80055d0 <__swsetup_r+0xd0>)
 8005518:	429c      	cmp	r4, r3
 800551a:	d10f      	bne.n	800553c <__swsetup_r+0x3c>
 800551c:	686c      	ldr	r4, [r5, #4]
 800551e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005522:	b29a      	uxth	r2, r3
 8005524:	0715      	lsls	r5, r2, #28
 8005526:	d42c      	bmi.n	8005582 <__swsetup_r+0x82>
 8005528:	06d0      	lsls	r0, r2, #27
 800552a:	d411      	bmi.n	8005550 <__swsetup_r+0x50>
 800552c:	2209      	movs	r2, #9
 800552e:	6032      	str	r2, [r6, #0]
 8005530:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005534:	81a3      	strh	r3, [r4, #12]
 8005536:	f04f 30ff 	mov.w	r0, #4294967295
 800553a:	bd70      	pop	{r4, r5, r6, pc}
 800553c:	4b25      	ldr	r3, [pc, #148]	; (80055d4 <__swsetup_r+0xd4>)
 800553e:	429c      	cmp	r4, r3
 8005540:	d101      	bne.n	8005546 <__swsetup_r+0x46>
 8005542:	68ac      	ldr	r4, [r5, #8]
 8005544:	e7eb      	b.n	800551e <__swsetup_r+0x1e>
 8005546:	4b24      	ldr	r3, [pc, #144]	; (80055d8 <__swsetup_r+0xd8>)
 8005548:	429c      	cmp	r4, r3
 800554a:	bf08      	it	eq
 800554c:	68ec      	ldreq	r4, [r5, #12]
 800554e:	e7e6      	b.n	800551e <__swsetup_r+0x1e>
 8005550:	0751      	lsls	r1, r2, #29
 8005552:	d512      	bpl.n	800557a <__swsetup_r+0x7a>
 8005554:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005556:	b141      	cbz	r1, 800556a <__swsetup_r+0x6a>
 8005558:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800555c:	4299      	cmp	r1, r3
 800555e:	d002      	beq.n	8005566 <__swsetup_r+0x66>
 8005560:	4630      	mov	r0, r6
 8005562:	f7ff fd2d 	bl	8004fc0 <_free_r>
 8005566:	2300      	movs	r3, #0
 8005568:	6363      	str	r3, [r4, #52]	; 0x34
 800556a:	89a3      	ldrh	r3, [r4, #12]
 800556c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005570:	81a3      	strh	r3, [r4, #12]
 8005572:	2300      	movs	r3, #0
 8005574:	6063      	str	r3, [r4, #4]
 8005576:	6923      	ldr	r3, [r4, #16]
 8005578:	6023      	str	r3, [r4, #0]
 800557a:	89a3      	ldrh	r3, [r4, #12]
 800557c:	f043 0308 	orr.w	r3, r3, #8
 8005580:	81a3      	strh	r3, [r4, #12]
 8005582:	6923      	ldr	r3, [r4, #16]
 8005584:	b94b      	cbnz	r3, 800559a <__swsetup_r+0x9a>
 8005586:	89a3      	ldrh	r3, [r4, #12]
 8005588:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800558c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005590:	d003      	beq.n	800559a <__swsetup_r+0x9a>
 8005592:	4621      	mov	r1, r4
 8005594:	4630      	mov	r0, r6
 8005596:	f000 f919 	bl	80057cc <__smakebuf_r>
 800559a:	89a2      	ldrh	r2, [r4, #12]
 800559c:	f012 0301 	ands.w	r3, r2, #1
 80055a0:	d00c      	beq.n	80055bc <__swsetup_r+0xbc>
 80055a2:	2300      	movs	r3, #0
 80055a4:	60a3      	str	r3, [r4, #8]
 80055a6:	6963      	ldr	r3, [r4, #20]
 80055a8:	425b      	negs	r3, r3
 80055aa:	61a3      	str	r3, [r4, #24]
 80055ac:	6923      	ldr	r3, [r4, #16]
 80055ae:	b953      	cbnz	r3, 80055c6 <__swsetup_r+0xc6>
 80055b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055b4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80055b8:	d1ba      	bne.n	8005530 <__swsetup_r+0x30>
 80055ba:	bd70      	pop	{r4, r5, r6, pc}
 80055bc:	0792      	lsls	r2, r2, #30
 80055be:	bf58      	it	pl
 80055c0:	6963      	ldrpl	r3, [r4, #20]
 80055c2:	60a3      	str	r3, [r4, #8]
 80055c4:	e7f2      	b.n	80055ac <__swsetup_r+0xac>
 80055c6:	2000      	movs	r0, #0
 80055c8:	e7f7      	b.n	80055ba <__swsetup_r+0xba>
 80055ca:	bf00      	nop
 80055cc:	2000000c 	.word	0x2000000c
 80055d0:	08005a2c 	.word	0x08005a2c
 80055d4:	08005a4c 	.word	0x08005a4c
 80055d8:	08005a0c 	.word	0x08005a0c

080055dc <_close_r>:
 80055dc:	b538      	push	{r3, r4, r5, lr}
 80055de:	2300      	movs	r3, #0
 80055e0:	4c05      	ldr	r4, [pc, #20]	; (80055f8 <_close_r+0x1c>)
 80055e2:	4605      	mov	r5, r0
 80055e4:	4608      	mov	r0, r1
 80055e6:	6023      	str	r3, [r4, #0]
 80055e8:	f000 f986 	bl	80058f8 <_close>
 80055ec:	1c43      	adds	r3, r0, #1
 80055ee:	d102      	bne.n	80055f6 <_close_r+0x1a>
 80055f0:	6823      	ldr	r3, [r4, #0]
 80055f2:	b103      	cbz	r3, 80055f6 <_close_r+0x1a>
 80055f4:	602b      	str	r3, [r5, #0]
 80055f6:	bd38      	pop	{r3, r4, r5, pc}
 80055f8:	2000099c 	.word	0x2000099c

080055fc <__sflush_r>:
 80055fc:	898a      	ldrh	r2, [r1, #12]
 80055fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005602:	4605      	mov	r5, r0
 8005604:	0710      	lsls	r0, r2, #28
 8005606:	460c      	mov	r4, r1
 8005608:	d45a      	bmi.n	80056c0 <__sflush_r+0xc4>
 800560a:	684b      	ldr	r3, [r1, #4]
 800560c:	2b00      	cmp	r3, #0
 800560e:	dc05      	bgt.n	800561c <__sflush_r+0x20>
 8005610:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005612:	2b00      	cmp	r3, #0
 8005614:	dc02      	bgt.n	800561c <__sflush_r+0x20>
 8005616:	2000      	movs	r0, #0
 8005618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800561c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800561e:	2e00      	cmp	r6, #0
 8005620:	d0f9      	beq.n	8005616 <__sflush_r+0x1a>
 8005622:	2300      	movs	r3, #0
 8005624:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005628:	682f      	ldr	r7, [r5, #0]
 800562a:	602b      	str	r3, [r5, #0]
 800562c:	d033      	beq.n	8005696 <__sflush_r+0x9a>
 800562e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005630:	89a3      	ldrh	r3, [r4, #12]
 8005632:	075a      	lsls	r2, r3, #29
 8005634:	d505      	bpl.n	8005642 <__sflush_r+0x46>
 8005636:	6863      	ldr	r3, [r4, #4]
 8005638:	1ac0      	subs	r0, r0, r3
 800563a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800563c:	b10b      	cbz	r3, 8005642 <__sflush_r+0x46>
 800563e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005640:	1ac0      	subs	r0, r0, r3
 8005642:	2300      	movs	r3, #0
 8005644:	4602      	mov	r2, r0
 8005646:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005648:	6a21      	ldr	r1, [r4, #32]
 800564a:	4628      	mov	r0, r5
 800564c:	47b0      	blx	r6
 800564e:	1c43      	adds	r3, r0, #1
 8005650:	89a3      	ldrh	r3, [r4, #12]
 8005652:	d106      	bne.n	8005662 <__sflush_r+0x66>
 8005654:	6829      	ldr	r1, [r5, #0]
 8005656:	291d      	cmp	r1, #29
 8005658:	d84b      	bhi.n	80056f2 <__sflush_r+0xf6>
 800565a:	4a2b      	ldr	r2, [pc, #172]	; (8005708 <__sflush_r+0x10c>)
 800565c:	40ca      	lsrs	r2, r1
 800565e:	07d6      	lsls	r6, r2, #31
 8005660:	d547      	bpl.n	80056f2 <__sflush_r+0xf6>
 8005662:	2200      	movs	r2, #0
 8005664:	6062      	str	r2, [r4, #4]
 8005666:	6922      	ldr	r2, [r4, #16]
 8005668:	04d9      	lsls	r1, r3, #19
 800566a:	6022      	str	r2, [r4, #0]
 800566c:	d504      	bpl.n	8005678 <__sflush_r+0x7c>
 800566e:	1c42      	adds	r2, r0, #1
 8005670:	d101      	bne.n	8005676 <__sflush_r+0x7a>
 8005672:	682b      	ldr	r3, [r5, #0]
 8005674:	b903      	cbnz	r3, 8005678 <__sflush_r+0x7c>
 8005676:	6560      	str	r0, [r4, #84]	; 0x54
 8005678:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800567a:	602f      	str	r7, [r5, #0]
 800567c:	2900      	cmp	r1, #0
 800567e:	d0ca      	beq.n	8005616 <__sflush_r+0x1a>
 8005680:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005684:	4299      	cmp	r1, r3
 8005686:	d002      	beq.n	800568e <__sflush_r+0x92>
 8005688:	4628      	mov	r0, r5
 800568a:	f7ff fc99 	bl	8004fc0 <_free_r>
 800568e:	2000      	movs	r0, #0
 8005690:	6360      	str	r0, [r4, #52]	; 0x34
 8005692:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005696:	6a21      	ldr	r1, [r4, #32]
 8005698:	2301      	movs	r3, #1
 800569a:	4628      	mov	r0, r5
 800569c:	47b0      	blx	r6
 800569e:	1c41      	adds	r1, r0, #1
 80056a0:	d1c6      	bne.n	8005630 <__sflush_r+0x34>
 80056a2:	682b      	ldr	r3, [r5, #0]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d0c3      	beq.n	8005630 <__sflush_r+0x34>
 80056a8:	2b1d      	cmp	r3, #29
 80056aa:	d001      	beq.n	80056b0 <__sflush_r+0xb4>
 80056ac:	2b16      	cmp	r3, #22
 80056ae:	d101      	bne.n	80056b4 <__sflush_r+0xb8>
 80056b0:	602f      	str	r7, [r5, #0]
 80056b2:	e7b0      	b.n	8005616 <__sflush_r+0x1a>
 80056b4:	89a3      	ldrh	r3, [r4, #12]
 80056b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056ba:	81a3      	strh	r3, [r4, #12]
 80056bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80056c0:	690f      	ldr	r7, [r1, #16]
 80056c2:	2f00      	cmp	r7, #0
 80056c4:	d0a7      	beq.n	8005616 <__sflush_r+0x1a>
 80056c6:	0793      	lsls	r3, r2, #30
 80056c8:	bf18      	it	ne
 80056ca:	2300      	movne	r3, #0
 80056cc:	680e      	ldr	r6, [r1, #0]
 80056ce:	bf08      	it	eq
 80056d0:	694b      	ldreq	r3, [r1, #20]
 80056d2:	eba6 0807 	sub.w	r8, r6, r7
 80056d6:	600f      	str	r7, [r1, #0]
 80056d8:	608b      	str	r3, [r1, #8]
 80056da:	f1b8 0f00 	cmp.w	r8, #0
 80056de:	dd9a      	ble.n	8005616 <__sflush_r+0x1a>
 80056e0:	4643      	mov	r3, r8
 80056e2:	463a      	mov	r2, r7
 80056e4:	6a21      	ldr	r1, [r4, #32]
 80056e6:	4628      	mov	r0, r5
 80056e8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80056ea:	47b0      	blx	r6
 80056ec:	2800      	cmp	r0, #0
 80056ee:	dc07      	bgt.n	8005700 <__sflush_r+0x104>
 80056f0:	89a3      	ldrh	r3, [r4, #12]
 80056f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056f6:	81a3      	strh	r3, [r4, #12]
 80056f8:	f04f 30ff 	mov.w	r0, #4294967295
 80056fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005700:	4407      	add	r7, r0
 8005702:	eba8 0800 	sub.w	r8, r8, r0
 8005706:	e7e8      	b.n	80056da <__sflush_r+0xde>
 8005708:	20400001 	.word	0x20400001

0800570c <_fflush_r>:
 800570c:	b538      	push	{r3, r4, r5, lr}
 800570e:	690b      	ldr	r3, [r1, #16]
 8005710:	4605      	mov	r5, r0
 8005712:	460c      	mov	r4, r1
 8005714:	b1db      	cbz	r3, 800574e <_fflush_r+0x42>
 8005716:	b118      	cbz	r0, 8005720 <_fflush_r+0x14>
 8005718:	6983      	ldr	r3, [r0, #24]
 800571a:	b90b      	cbnz	r3, 8005720 <_fflush_r+0x14>
 800571c:	f7ff f8b8 	bl	8004890 <__sinit>
 8005720:	4b0c      	ldr	r3, [pc, #48]	; (8005754 <_fflush_r+0x48>)
 8005722:	429c      	cmp	r4, r3
 8005724:	d109      	bne.n	800573a <_fflush_r+0x2e>
 8005726:	686c      	ldr	r4, [r5, #4]
 8005728:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800572c:	b17b      	cbz	r3, 800574e <_fflush_r+0x42>
 800572e:	4621      	mov	r1, r4
 8005730:	4628      	mov	r0, r5
 8005732:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005736:	f7ff bf61 	b.w	80055fc <__sflush_r>
 800573a:	4b07      	ldr	r3, [pc, #28]	; (8005758 <_fflush_r+0x4c>)
 800573c:	429c      	cmp	r4, r3
 800573e:	d101      	bne.n	8005744 <_fflush_r+0x38>
 8005740:	68ac      	ldr	r4, [r5, #8]
 8005742:	e7f1      	b.n	8005728 <_fflush_r+0x1c>
 8005744:	4b05      	ldr	r3, [pc, #20]	; (800575c <_fflush_r+0x50>)
 8005746:	429c      	cmp	r4, r3
 8005748:	bf08      	it	eq
 800574a:	68ec      	ldreq	r4, [r5, #12]
 800574c:	e7ec      	b.n	8005728 <_fflush_r+0x1c>
 800574e:	2000      	movs	r0, #0
 8005750:	bd38      	pop	{r3, r4, r5, pc}
 8005752:	bf00      	nop
 8005754:	08005a2c 	.word	0x08005a2c
 8005758:	08005a4c 	.word	0x08005a4c
 800575c:	08005a0c 	.word	0x08005a0c

08005760 <_lseek_r>:
 8005760:	b538      	push	{r3, r4, r5, lr}
 8005762:	4605      	mov	r5, r0
 8005764:	4608      	mov	r0, r1
 8005766:	4611      	mov	r1, r2
 8005768:	2200      	movs	r2, #0
 800576a:	4c05      	ldr	r4, [pc, #20]	; (8005780 <_lseek_r+0x20>)
 800576c:	6022      	str	r2, [r4, #0]
 800576e:	461a      	mov	r2, r3
 8005770:	f000 f8da 	bl	8005928 <_lseek>
 8005774:	1c43      	adds	r3, r0, #1
 8005776:	d102      	bne.n	800577e <_lseek_r+0x1e>
 8005778:	6823      	ldr	r3, [r4, #0]
 800577a:	b103      	cbz	r3, 800577e <_lseek_r+0x1e>
 800577c:	602b      	str	r3, [r5, #0]
 800577e:	bd38      	pop	{r3, r4, r5, pc}
 8005780:	2000099c 	.word	0x2000099c

08005784 <__swhatbuf_r>:
 8005784:	b570      	push	{r4, r5, r6, lr}
 8005786:	460e      	mov	r6, r1
 8005788:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800578c:	b090      	sub	sp, #64	; 0x40
 800578e:	2900      	cmp	r1, #0
 8005790:	4614      	mov	r4, r2
 8005792:	461d      	mov	r5, r3
 8005794:	da07      	bge.n	80057a6 <__swhatbuf_r+0x22>
 8005796:	2300      	movs	r3, #0
 8005798:	602b      	str	r3, [r5, #0]
 800579a:	89b3      	ldrh	r3, [r6, #12]
 800579c:	061a      	lsls	r2, r3, #24
 800579e:	d410      	bmi.n	80057c2 <__swhatbuf_r+0x3e>
 80057a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057a4:	e00e      	b.n	80057c4 <__swhatbuf_r+0x40>
 80057a6:	aa01      	add	r2, sp, #4
 80057a8:	f000 f884 	bl	80058b4 <_fstat_r>
 80057ac:	2800      	cmp	r0, #0
 80057ae:	dbf2      	blt.n	8005796 <__swhatbuf_r+0x12>
 80057b0:	9a02      	ldr	r2, [sp, #8]
 80057b2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80057b6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80057ba:	425a      	negs	r2, r3
 80057bc:	415a      	adcs	r2, r3
 80057be:	602a      	str	r2, [r5, #0]
 80057c0:	e7ee      	b.n	80057a0 <__swhatbuf_r+0x1c>
 80057c2:	2340      	movs	r3, #64	; 0x40
 80057c4:	2000      	movs	r0, #0
 80057c6:	6023      	str	r3, [r4, #0]
 80057c8:	b010      	add	sp, #64	; 0x40
 80057ca:	bd70      	pop	{r4, r5, r6, pc}

080057cc <__smakebuf_r>:
 80057cc:	898b      	ldrh	r3, [r1, #12]
 80057ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80057d0:	079d      	lsls	r5, r3, #30
 80057d2:	4606      	mov	r6, r0
 80057d4:	460c      	mov	r4, r1
 80057d6:	d507      	bpl.n	80057e8 <__smakebuf_r+0x1c>
 80057d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80057dc:	6023      	str	r3, [r4, #0]
 80057de:	6123      	str	r3, [r4, #16]
 80057e0:	2301      	movs	r3, #1
 80057e2:	6163      	str	r3, [r4, #20]
 80057e4:	b002      	add	sp, #8
 80057e6:	bd70      	pop	{r4, r5, r6, pc}
 80057e8:	ab01      	add	r3, sp, #4
 80057ea:	466a      	mov	r2, sp
 80057ec:	f7ff ffca 	bl	8005784 <__swhatbuf_r>
 80057f0:	9900      	ldr	r1, [sp, #0]
 80057f2:	4605      	mov	r5, r0
 80057f4:	4630      	mov	r0, r6
 80057f6:	f7ff fc2f 	bl	8005058 <_malloc_r>
 80057fa:	b948      	cbnz	r0, 8005810 <__smakebuf_r+0x44>
 80057fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005800:	059a      	lsls	r2, r3, #22
 8005802:	d4ef      	bmi.n	80057e4 <__smakebuf_r+0x18>
 8005804:	f023 0303 	bic.w	r3, r3, #3
 8005808:	f043 0302 	orr.w	r3, r3, #2
 800580c:	81a3      	strh	r3, [r4, #12]
 800580e:	e7e3      	b.n	80057d8 <__smakebuf_r+0xc>
 8005810:	4b0d      	ldr	r3, [pc, #52]	; (8005848 <__smakebuf_r+0x7c>)
 8005812:	62b3      	str	r3, [r6, #40]	; 0x28
 8005814:	89a3      	ldrh	r3, [r4, #12]
 8005816:	6020      	str	r0, [r4, #0]
 8005818:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800581c:	81a3      	strh	r3, [r4, #12]
 800581e:	9b00      	ldr	r3, [sp, #0]
 8005820:	6120      	str	r0, [r4, #16]
 8005822:	6163      	str	r3, [r4, #20]
 8005824:	9b01      	ldr	r3, [sp, #4]
 8005826:	b15b      	cbz	r3, 8005840 <__smakebuf_r+0x74>
 8005828:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800582c:	4630      	mov	r0, r6
 800582e:	f000 f853 	bl	80058d8 <_isatty_r>
 8005832:	b128      	cbz	r0, 8005840 <__smakebuf_r+0x74>
 8005834:	89a3      	ldrh	r3, [r4, #12]
 8005836:	f023 0303 	bic.w	r3, r3, #3
 800583a:	f043 0301 	orr.w	r3, r3, #1
 800583e:	81a3      	strh	r3, [r4, #12]
 8005840:	89a3      	ldrh	r3, [r4, #12]
 8005842:	431d      	orrs	r5, r3
 8005844:	81a5      	strh	r5, [r4, #12]
 8005846:	e7cd      	b.n	80057e4 <__smakebuf_r+0x18>
 8005848:	08004811 	.word	0x08004811

0800584c <__ascii_mbtowc>:
 800584c:	b082      	sub	sp, #8
 800584e:	b901      	cbnz	r1, 8005852 <__ascii_mbtowc+0x6>
 8005850:	a901      	add	r1, sp, #4
 8005852:	b142      	cbz	r2, 8005866 <__ascii_mbtowc+0x1a>
 8005854:	b14b      	cbz	r3, 800586a <__ascii_mbtowc+0x1e>
 8005856:	7813      	ldrb	r3, [r2, #0]
 8005858:	600b      	str	r3, [r1, #0]
 800585a:	7812      	ldrb	r2, [r2, #0]
 800585c:	1c10      	adds	r0, r2, #0
 800585e:	bf18      	it	ne
 8005860:	2001      	movne	r0, #1
 8005862:	b002      	add	sp, #8
 8005864:	4770      	bx	lr
 8005866:	4610      	mov	r0, r2
 8005868:	e7fb      	b.n	8005862 <__ascii_mbtowc+0x16>
 800586a:	f06f 0001 	mvn.w	r0, #1
 800586e:	e7f8      	b.n	8005862 <__ascii_mbtowc+0x16>

08005870 <__malloc_lock>:
 8005870:	4770      	bx	lr

08005872 <__malloc_unlock>:
 8005872:	4770      	bx	lr

08005874 <_read_r>:
 8005874:	b538      	push	{r3, r4, r5, lr}
 8005876:	4605      	mov	r5, r0
 8005878:	4608      	mov	r0, r1
 800587a:	4611      	mov	r1, r2
 800587c:	2200      	movs	r2, #0
 800587e:	4c05      	ldr	r4, [pc, #20]	; (8005894 <_read_r+0x20>)
 8005880:	6022      	str	r2, [r4, #0]
 8005882:	461a      	mov	r2, r3
 8005884:	f000 f858 	bl	8005938 <_read>
 8005888:	1c43      	adds	r3, r0, #1
 800588a:	d102      	bne.n	8005892 <_read_r+0x1e>
 800588c:	6823      	ldr	r3, [r4, #0]
 800588e:	b103      	cbz	r3, 8005892 <_read_r+0x1e>
 8005890:	602b      	str	r3, [r5, #0]
 8005892:	bd38      	pop	{r3, r4, r5, pc}
 8005894:	2000099c 	.word	0x2000099c

08005898 <__ascii_wctomb>:
 8005898:	b149      	cbz	r1, 80058ae <__ascii_wctomb+0x16>
 800589a:	2aff      	cmp	r2, #255	; 0xff
 800589c:	bf8b      	itete	hi
 800589e:	238a      	movhi	r3, #138	; 0x8a
 80058a0:	700a      	strbls	r2, [r1, #0]
 80058a2:	6003      	strhi	r3, [r0, #0]
 80058a4:	2001      	movls	r0, #1
 80058a6:	bf88      	it	hi
 80058a8:	f04f 30ff 	movhi.w	r0, #4294967295
 80058ac:	4770      	bx	lr
 80058ae:	4608      	mov	r0, r1
 80058b0:	4770      	bx	lr
	...

080058b4 <_fstat_r>:
 80058b4:	b538      	push	{r3, r4, r5, lr}
 80058b6:	2300      	movs	r3, #0
 80058b8:	4c06      	ldr	r4, [pc, #24]	; (80058d4 <_fstat_r+0x20>)
 80058ba:	4605      	mov	r5, r0
 80058bc:	4608      	mov	r0, r1
 80058be:	4611      	mov	r1, r2
 80058c0:	6023      	str	r3, [r4, #0]
 80058c2:	f000 f821 	bl	8005908 <_fstat>
 80058c6:	1c43      	adds	r3, r0, #1
 80058c8:	d102      	bne.n	80058d0 <_fstat_r+0x1c>
 80058ca:	6823      	ldr	r3, [r4, #0]
 80058cc:	b103      	cbz	r3, 80058d0 <_fstat_r+0x1c>
 80058ce:	602b      	str	r3, [r5, #0]
 80058d0:	bd38      	pop	{r3, r4, r5, pc}
 80058d2:	bf00      	nop
 80058d4:	2000099c 	.word	0x2000099c

080058d8 <_isatty_r>:
 80058d8:	b538      	push	{r3, r4, r5, lr}
 80058da:	2300      	movs	r3, #0
 80058dc:	4c05      	ldr	r4, [pc, #20]	; (80058f4 <_isatty_r+0x1c>)
 80058de:	4605      	mov	r5, r0
 80058e0:	4608      	mov	r0, r1
 80058e2:	6023      	str	r3, [r4, #0]
 80058e4:	f000 f818 	bl	8005918 <_isatty>
 80058e8:	1c43      	adds	r3, r0, #1
 80058ea:	d102      	bne.n	80058f2 <_isatty_r+0x1a>
 80058ec:	6823      	ldr	r3, [r4, #0]
 80058ee:	b103      	cbz	r3, 80058f2 <_isatty_r+0x1a>
 80058f0:	602b      	str	r3, [r5, #0]
 80058f2:	bd38      	pop	{r3, r4, r5, pc}
 80058f4:	2000099c 	.word	0x2000099c

080058f8 <_close>:
 80058f8:	2258      	movs	r2, #88	; 0x58
 80058fa:	4b02      	ldr	r3, [pc, #8]	; (8005904 <_close+0xc>)
 80058fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005900:	601a      	str	r2, [r3, #0]
 8005902:	4770      	bx	lr
 8005904:	2000099c 	.word	0x2000099c

08005908 <_fstat>:
 8005908:	2258      	movs	r2, #88	; 0x58
 800590a:	4b02      	ldr	r3, [pc, #8]	; (8005914 <_fstat+0xc>)
 800590c:	f04f 30ff 	mov.w	r0, #4294967295
 8005910:	601a      	str	r2, [r3, #0]
 8005912:	4770      	bx	lr
 8005914:	2000099c 	.word	0x2000099c

08005918 <_isatty>:
 8005918:	2258      	movs	r2, #88	; 0x58
 800591a:	4b02      	ldr	r3, [pc, #8]	; (8005924 <_isatty+0xc>)
 800591c:	2000      	movs	r0, #0
 800591e:	601a      	str	r2, [r3, #0]
 8005920:	4770      	bx	lr
 8005922:	bf00      	nop
 8005924:	2000099c 	.word	0x2000099c

08005928 <_lseek>:
 8005928:	2258      	movs	r2, #88	; 0x58
 800592a:	4b02      	ldr	r3, [pc, #8]	; (8005934 <_lseek+0xc>)
 800592c:	f04f 30ff 	mov.w	r0, #4294967295
 8005930:	601a      	str	r2, [r3, #0]
 8005932:	4770      	bx	lr
 8005934:	2000099c 	.word	0x2000099c

08005938 <_read>:
 8005938:	2258      	movs	r2, #88	; 0x58
 800593a:	4b02      	ldr	r3, [pc, #8]	; (8005944 <_read+0xc>)
 800593c:	f04f 30ff 	mov.w	r0, #4294967295
 8005940:	601a      	str	r2, [r3, #0]
 8005942:	4770      	bx	lr
 8005944:	2000099c 	.word	0x2000099c

08005948 <_sbrk>:
 8005948:	4b04      	ldr	r3, [pc, #16]	; (800595c <_sbrk+0x14>)
 800594a:	4602      	mov	r2, r0
 800594c:	6819      	ldr	r1, [r3, #0]
 800594e:	b909      	cbnz	r1, 8005954 <_sbrk+0xc>
 8005950:	4903      	ldr	r1, [pc, #12]	; (8005960 <_sbrk+0x18>)
 8005952:	6019      	str	r1, [r3, #0]
 8005954:	6818      	ldr	r0, [r3, #0]
 8005956:	4402      	add	r2, r0
 8005958:	601a      	str	r2, [r3, #0]
 800595a:	4770      	bx	lr
 800595c:	20000200 	.word	0x20000200
 8005960:	200009a0 	.word	0x200009a0

08005964 <_init>:
 8005964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005966:	bf00      	nop
 8005968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800596a:	bc08      	pop	{r3}
 800596c:	469e      	mov	lr, r3
 800596e:	4770      	bx	lr

08005970 <_fini>:
 8005970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005972:	bf00      	nop
 8005974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005976:	bc08      	pop	{r3}
 8005978:	469e      	mov	lr, r3
 800597a:	4770      	bx	lr
