
*** Running xst
    with args -ifn top.xst -ofn top.srp -intstyle ise

Reading design: top.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/saul/projects/digital/DIGIMP/Papilio/counter/FPGA/project_1/project_1.srcs/sources_1/imports/counter/counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "/home/saul/projects/digital/DIGIMP/Papilio/counter/FPGA/project_1/project_1.srcs/sources_1/new/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <counter>.
WARNING:HDLCompiler:413 - "/home/saul/projects/digital/DIGIMP/Papilio/counter/FPGA/project_1/project_1.srcs/sources_1/imports/counter/counter.v" Line 19: Result of 27-bit expression is truncated to fit in 26-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/saul/projects/digital/DIGIMP/Papilio/counter/FPGA/project_1/project_1.srcs/sources_1/new/top.v".
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <counter>.
    Related source file is "/home/saul/projects/digital/DIGIMP/Papilio/counter/FPGA/project_1/project_1.srcs/sources_1/imports/counter/counter.v".
    Found 26-bit register for signal <out>.
    Found 26-bit adder for signal <out[25]_GND_2_o_add_2_OUT> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Registers                                            : 1
 26-bit register                                       : 1
# Multiplexers                                         : 1
 26-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <out>: 1 register on signal <out>.
Unit <counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...
WARNING:Xst:1710 - FF/Latch <counter1/out_25> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 25
 Flip-Flops                                            : 25

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.657ns (Maximum Frequency: 214.731MHz)
   Minimum input arrival time before clock: 4.125ns
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: No path found

=========================================================================
