
AVRASM ver. 2.1.30  E:\projectsss\6\6-2\Debug\List\2.asm Tue Jun 29 23:44:19 2021

E:\projectsss\6\6-2\Debug\List\2.asm(1088): warning: Register r5 already defined by the .DEF directive
E:\projectsss\6\6-2\Debug\List\2.asm(1089): warning: Register r4 already defined by the .DEF directive
E:\projectsss\6\6-2\Debug\List\2.asm(1090): warning: Register r6 already defined by the .DEF directive
E:\projectsss\6\6-2\Debug\List\2.asm(1091): warning: Register r7 already defined by the .DEF directive
E:\projectsss\6\6-2\Debug\List\2.asm(1092): warning: Register r9 already defined by the .DEF directive
E:\projectsss\6\6-2\Debug\List\2.asm(1093): warning: Register r8 already defined by the .DEF directive
E:\projectsss\6\6-2\Debug\List\2.asm(1094): warning: Register r11 already defined by the .DEF directive
E:\projectsss\6\6-2\Debug\List\2.asm(1095): warning: Register r10 already defined by the .DEF directive
E:\projectsss\6\6-2\Debug\List\2.asm(1096): warning: Register r13 already defined by the .DEF directive
E:\projectsss\6\6-2\Debug\List\2.asm(1097): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega32
                 ;Program type           : Application
                 ;Clock frequency        : 1/000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 512 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega32
                 	#pragma AVRPART MEMORY PROG_FLASH 32768
                 	#pragma AVRPART MEMORY EEPROM 1024
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 2048
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x085F
                 	.EQU __DSTACK_SIZE=0x0200
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _x=R5
                 	.DEF _steps=R4
                 	.DEF _s=R6
                 	.DEF _s_msb=R7
                 	.DEF _rx_wr_index=R9
                 	.DEF _rx_rd_index=R8
                 	.DEF _rx_counter=R11
                 	.DEF _tx_wr_index=R10
                 	.DEF _tx_rd_index=R13
                 	.DEF _tx_counter=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 004b 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0078 	JMP  _usart_rx_isr
00001c 940c 0000 	JMP  0x00
00001e 940c 00c2 	JMP  _usart_tx_isr
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
000033 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000034 0000
000035 0000      	.DB  0x0,0x0,0x0,0x0
000036 0000
000037 0000      	.DB  0x0,0x0,0x0,0x0
000038 0000      	.DB  0x0,0x0
                 
                 _0x0:
000039 6425
E:\projectsss\6\6-2\Debug\List\2.asm(1145): warning: .cseg .db misalignment - padding zero byte
00003a 0000      	.DB  0x25,0x64,0x0
                 _0x2020060:
E:\projectsss\6\6-2\Debug\List\2.asm(1147): warning: .cseg .db misalignment - padding zero byte
00003b 0001      	.DB  0x1
                 _0x2020000:
00003c 4e2d
00003d 4e41
00003e 4900
00003f 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
E:\projectsss\6\6-2\Debug\List\2.asm(1150): warning: .cseg .db misalignment - padding zero byte
000040 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
000041 0001      	.DW  0x01
000042 0002      	.DW  0x02
000043 0066      	.DW  __REG_BIT_VARS*2
                 
000044 000a      	.DW  0x0A
000045 0004      	.DW  0x04
000046 0068      	.DW  __REG_VARS*2
                 
000047 0001      	.DW  0x01
000048 0270      	.DW  __seed_G101
000049 0076      	.DW  _0x2020060*2
                 
                 _0xFFFFFFFF:
00004a 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00004b 94f8      	CLI
00004c 27ee      	CLR  R30
00004d bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00004e e0f1      	LDI  R31,1
00004f bffb      	OUT  GICR,R31
000050 bfeb      	OUT  GICR,R30
000051 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000052 e08d      	LDI  R24,(14-2)+1
000053 e0a2      	LDI  R26,2
000054 27bb      	CLR  R27
                 __CLEAR_REG:
000055 93ed      	ST   X+,R30
000056 958a      	DEC  R24
000057 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000058 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000059 e098      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00005a e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
00005b 93ed      	ST   X+,R30
00005c 9701      	SBIW R24,1
00005d f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00005e e8e2      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00005f e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000060 9185      	LPM  R24,Z+
000061 9195      	LPM  R25,Z+
000062 9700      	SBIW R24,0
000063 f061      	BREQ __GLOBAL_INI_END
000064 91a5      	LPM  R26,Z+
000065 91b5      	LPM  R27,Z+
000066 9005      	LPM  R0,Z+
000067 9015      	LPM  R1,Z+
000068 01bf      	MOVW R22,R30
000069 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00006a 9005      	LPM  R0,Z+
00006b 920d      	ST   X+,R0
00006c 9701      	SBIW R24,1
00006d f7e1      	BRNE __GLOBAL_INI_LOOP
00006e 01fb      	MOVW R30,R22
00006f cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000070 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000071 bfed      	OUT  SPL,R30
000072 e0e8      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000073 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000074 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000075 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000076 940c 0102 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x260
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 29/06/2021
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega32
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 1/000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 512
                 ;*******************************************************/
                 ;
                 ;#include <mega32.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <stdio.h>
                 ;#include <delay.h>
                 ;#include <stdlib.h>
                 ;
                 ;// Declare your global variables here
                 ;char x;char steps=0;
                 ;unsigned int s;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 8
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 003B {
                 
                 	.CSEG
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
000078 920a      	ST   -Y,R0
000079 921a      	ST   -Y,R1
00007a 92fa      	ST   -Y,R15
00007b 936a      	ST   -Y,R22
00007c 937a      	ST   -Y,R23
00007d 938a      	ST   -Y,R24
00007e 939a      	ST   -Y,R25
00007f 93aa      	ST   -Y,R26
000080 93ba      	ST   -Y,R27
000081 93ea      	ST   -Y,R30
000082 93fa      	ST   -Y,R31
000083 b7ef      	IN   R30,SREG
000084 93ea      	ST   -Y,R30
                 ; 0000 003C char status,data;
                 ; 0000 003D status=UCSRA;
000085 931a      	ST   -Y,R17
000086 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
000087 b11b      	IN   R17,11
                 ; 0000 003E data=UDR;
000088 b10c      	IN   R16,12
                 ; 0000 003F if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000089 2fe1      	MOV  R30,R17
00008a 71ec      	ANDI R30,LOW(0x1C)
00008b f489      	BRNE _0x3
                 ; 0000 0040    {
                 ; 0000 0041    rx_buffer[rx_wr_index++]=data;
00008c 2de9      	MOV  R30,R9
00008d 9493      	INC  R9
00008e e0f0      	LDI  R31,0
00008f 5ae0      	SUBI R30,LOW(-_rx_buffer)
000090 4ffd      	SBCI R31,HIGH(-_rx_buffer)
000091 8300      	ST   Z,R16
                 ; 0000 0042 #if RX_BUFFER_SIZE == 256
                 ; 0000 0043    // special case for receiver buffer size=256
                 ; 0000 0044    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 0045 #else
                 ; 0000 0046    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
000092 e0e8      	LDI  R30,LOW(8)
000093 15e9      	CP   R30,R9
000094 f409      	BRNE _0x4
000095 2499      	CLR  R9
                 ; 0000 0047    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
000096 94b3      	INC  R11
000097 e0e8      	LDI  R30,LOW(8)
000098 15eb      	CP   R30,R11
000099 f419      	BRNE _0x5
                 ; 0000 0048       {
                 ; 0000 0049       rx_counter=0;
00009a 24bb      	CLR  R11
                 ; 0000 004A       rx_buffer_overflow=1;
00009b 9468      	SET
00009c f820      	BLD  R2,0
                 ; 0000 004B       }
                 ; 0000 004C #endif
                 ; 0000 004D    }
                 _0x5:
                 ; 0000 004E steps=getchar();
                 _0x3:
00009d d011      	RCALL _getchar
00009e 2e4e      	MOV  R4,R30
                 ; 0000 004F }
00009f 9109      	LD   R16,Y+
0000a0 9119      	LD   R17,Y+
0000a1 91e9      	LD   R30,Y+
0000a2 bfef      	OUT  SREG,R30
0000a3 91f9      	LD   R31,Y+
0000a4 91e9      	LD   R30,Y+
0000a5 91b9      	LD   R27,Y+
0000a6 91a9      	LD   R26,Y+
0000a7 9199      	LD   R25,Y+
0000a8 9189      	LD   R24,Y+
0000a9 9179      	LD   R23,Y+
0000aa 9169      	LD   R22,Y+
0000ab 90f9      	LD   R15,Y+
0000ac 9019      	LD   R1,Y+
0000ad 9009      	LD   R0,Y+
0000ae 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0056 {
                 _getchar:
                 ; .FSTART _getchar
                 ; 0000 0057 char data;
                 ; 0000 0058 while (rx_counter==0);
0000af 931a      	ST   -Y,R17
                 ;	data -> R17
                 _0x6:
0000b0 20bb      	TST  R11
0000b1 f3f1      	BREQ _0x6
                 ; 0000 0059 data=rx_buffer[rx_rd_index++];
0000b2 2de8      	MOV  R30,R8
0000b3 9483      	INC  R8
0000b4 e0f0      	LDI  R31,0
0000b5 5ae0      	SUBI R30,LOW(-_rx_buffer)
0000b6 4ffd      	SBCI R31,HIGH(-_rx_buffer)
0000b7 8110      	LD   R17,Z
                 ; 0000 005A #if RX_BUFFER_SIZE != 256
                 ; 0000 005B if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
0000b8 e0e8      	LDI  R30,LOW(8)
0000b9 15e8      	CP   R30,R8
0000ba f409      	BRNE _0x9
0000bb 2488      	CLR  R8
                 ; 0000 005C #endif
                 ; 0000 005D #asm("cli")
                 _0x9:
0000bc 94f8      	cli
                 ; 0000 005E --rx_counter;
0000bd 94ba      	DEC  R11
                 ; 0000 005F #asm("sei")
0000be 9478      	sei
                 ; 0000 0060 return data;
0000bf 2fe1      	MOV  R30,R17
0000c0 9119      	LD   R17,Y+
0000c1 9508      	RET
                 ; 0000 0061 }
                 ; .FEND
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART Transmitter buffer
                 ;#define TX_BUFFER_SIZE 8
                 ;char tx_buffer[TX_BUFFER_SIZE];
                 ;
                 ;#if TX_BUFFER_SIZE <= 256
                 ;unsigned char tx_wr_index=0,tx_rd_index=0;
                 ;#else
                 ;unsigned int tx_wr_index=0,tx_rd_index=0;
                 ;#endif
                 ;
                 ;#if TX_BUFFER_SIZE < 256
                 ;unsigned char tx_counter=0;
                 ;#else
                 ;unsigned int tx_counter=0;
                 ;#endif
                 ;
                 ;// USART Transmitter interrupt service routine
                 ;interrupt [USART_TXC] void usart_tx_isr(void)
                 ; 0000 0077 {
                 _usart_tx_isr:
                 ; .FSTART _usart_tx_isr
0000c2 93ea      	ST   -Y,R30
0000c3 93fa      	ST   -Y,R31
0000c4 b7ef      	IN   R30,SREG
0000c5 93ea      	ST   -Y,R30
                 ; 0000 0078 if (tx_counter)
0000c6 20cc      	TST  R12
0000c7 f061      	BREQ _0xA
                 ; 0000 0079    {
                 ; 0000 007A    --tx_counter;
0000c8 94ca      	DEC  R12
                 ; 0000 007B    UDR=tx_buffer[tx_rd_index++];
0000c9 2ded      	MOV  R30,R13
0000ca 94d3      	INC  R13
0000cb e0f0      	LDI  R31,0
0000cc 59e8      	SUBI R30,LOW(-_tx_buffer)
0000cd 4ffd      	SBCI R31,HIGH(-_tx_buffer)
0000ce 81e0      	LD   R30,Z
0000cf b9ec      	OUT  0xC,R30
                 ; 0000 007C #if TX_BUFFER_SIZE != 256
                 ; 0000 007D    if (tx_rd_index == TX_BUFFER_SIZE) tx_rd_index=0;
0000d0 e0e8      	LDI  R30,LOW(8)
0000d1 15ed      	CP   R30,R13
0000d2 f409      	BRNE _0xB
0000d3 24dd      	CLR  R13
                 ; 0000 007E #endif
                 ; 0000 007F    }
                 _0xB:
                 ; 0000 0080 }
                 _0xA:
0000d4 91e9      	LD   R30,Y+
0000d5 bfef      	OUT  SREG,R30
0000d6 91f9      	LD   R31,Y+
0000d7 91e9      	LD   R30,Y+
0000d8 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 0087 {
                 _putchar:
                 ; .FSTART _putchar
                 ; 0000 0088 while (tx_counter == TX_BUFFER_SIZE);
0000d9 93aa      	ST   -Y,R26
                 ;	c -> Y+0
                 _0xC:
0000da e0e8      	LDI  R30,LOW(8)
0000db 15ec      	CP   R30,R12
0000dc f3e9      	BREQ _0xC
                 ; 0000 0089 #asm("cli")
0000dd 94f8      	cli
                 ; 0000 008A if (tx_counter || ((UCSRA & DATA_REGISTER_EMPTY)==0))
0000de 20cc      	TST  R12
0000df f411      	BRNE _0x10
0000e0 995d      	SBIC 0xB,5
0000e1 c00d      	RJMP _0xF
                 _0x10:
                 ; 0000 008B    {
                 ; 0000 008C    tx_buffer[tx_wr_index++]=c;
0000e2 2dea      	MOV  R30,R10
0000e3 94a3      	INC  R10
0000e4 e0f0      	LDI  R31,0
0000e5 59e8      	SUBI R30,LOW(-_tx_buffer)
0000e6 4ffd      	SBCI R31,HIGH(-_tx_buffer)
0000e7 81a8      	LD   R26,Y
0000e8 83a0      	STD  Z+0,R26
                 ; 0000 008D #if TX_BUFFER_SIZE != 256
                 ; 0000 008E    if (tx_wr_index == TX_BUFFER_SIZE) tx_wr_index=0;
0000e9 e0e8      	LDI  R30,LOW(8)
0000ea 15ea      	CP   R30,R10
0000eb f409      	BRNE _0x12
0000ec 24aa      	CLR  R10
                 ; 0000 008F #endif
                 ; 0000 0090    ++tx_counter;
                 _0x12:
0000ed 94c3      	INC  R12
                 ; 0000 0091    }
                 ; 0000 0092 else
0000ee c002      	RJMP _0x13
                 _0xF:
                 ; 0000 0093    UDR=c;
0000ef 81e8      	LD   R30,Y
0000f0 b9ec      	OUT  0xC,R30
                 ; 0000 0094 #asm("sei")
                 _0x13:
0000f1 9478      	sei
                 ; 0000 0095 }
0000f2 c00d      	RJMP _0x20A0001
                 ; .FEND
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;// Voltage Reference: Int., cap. on AREF
                 ;#define ADC_VREF_TYPE ((1<<REFS1) | (1<<REFS0) | (0<<ADLAR))
                 ;
                 ;// Read the AD conversion result
                 ;unsigned int read_adc(unsigned char adc_input)
                 ; 0000 00A1 {
                 _read_adc:
                 ; .FSTART _read_adc
                 ; 0000 00A2 ADMUX=adc_input | ADC_VREF_TYPE;
0000f3 93aa      	ST   -Y,R26
                 ;	adc_input -> Y+0
0000f4 81e8      	LD   R30,Y
0000f5 6ce0      	ORI  R30,LOW(0xC0)
0000f6 b9e7      	OUT  0x7,R30
                 ; 0000 00A3 // Delay needed for the stabilization of the ADC input voltage
                 ; 0000 00A4 delay_us(10);
                +
0000f7 e083     +LDI R24 , LOW ( 3 )
                +__DELAY_USB_LOOP :
0000f8 958a     +DEC R24
0000f9 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 3
                 ; 0000 00A5 // Start the AD conversion
                 ; 0000 00A6 ADCSRA|=(1<<ADSC);
0000fa 9a36      	SBI  0x6,6
                 ; 0000 00A7 // Wait for the AD conversion to complete
                 ; 0000 00A8 while ((ADCSRA & (1<<ADIF))==0);
                 _0x14:
0000fb 9b34      	SBIS 0x6,4
0000fc cffe      	RJMP _0x14
                 ; 0000 00A9 ADCSRA|=(1<<ADIF);
0000fd 9a34      	SBI  0x6,4
                 ; 0000 00AA return ADCW;
0000fe b1e4      	IN   R30,0x4
0000ff b1f5      	IN   R31,0x4+1
                 _0x20A0001:
000100 9621      	ADIW R28,1
000101 9508      	RET
                 ; 0000 00AB }
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 00AE {
                 _main:
                 ; .FSTART _main
                 ; 0000 00AF // Declare your local variables here
                 ; 0000 00B0 
                 ; 0000 00B1 // Input/Output Ports initialization
                 ; 0000 00B2 // Port A initialization
                 ; 0000 00B3 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00B4 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000102 e0e0      	LDI  R30,LOW(0)
000103 bbea      	OUT  0x1A,R30
                 ; 0000 00B5 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00B6 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000104 bbeb      	OUT  0x1B,R30
                 ; 0000 00B7 
                 ; 0000 00B8 // Port B initialization
                 ; 0000 00B9 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 00BA DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
000105 efef      	LDI  R30,LOW(255)
000106 bbe7      	OUT  0x17,R30
                 ; 0000 00BB // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 00BC PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000107 e0e0      	LDI  R30,LOW(0)
000108 bbe8      	OUT  0x18,R30
                 ; 0000 00BD 
                 ; 0000 00BE // Port C initialization
                 ; 0000 00BF // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00C0 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000109 bbe4      	OUT  0x14,R30
                 ; 0000 00C1 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00C2 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00010a bbe5      	OUT  0x15,R30
                 ; 0000 00C3 
                 ; 0000 00C4 // Port D initialization
                 ; 0000 00C5 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00C6 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
00010b bbe1      	OUT  0x11,R30
                 ; 0000 00C7 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00C8 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
00010c bbe2      	OUT  0x12,R30
                 ; 0000 00C9 
                 ; 0000 00CA // Timer/Counter 0 initialization
                 ; 0000 00CB // Clock source: System Clock
                 ; 0000 00CC // Clock value: Timer 0 Stopped
                 ; 0000 00CD // Mode: Normal top=0xFF
                 ; 0000 00CE // OC0 output: Disconnected
                 ; 0000 00CF TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
00010d bfe3      	OUT  0x33,R30
                 ; 0000 00D0 TCNT0=0x00;
00010e bfe2      	OUT  0x32,R30
                 ; 0000 00D1 OCR0=0x00;
00010f bfec      	OUT  0x3C,R30
                 ; 0000 00D2 
                 ; 0000 00D3 // Timer/Counter 1 initialization
                 ; 0000 00D4 // Clock source: System Clock
                 ; 0000 00D5 // Clock value: Timer1 Stopped
                 ; 0000 00D6 // Mode: Normal top=0xFFFF
                 ; 0000 00D7 // OC1A output: Disconnected
                 ; 0000 00D8 // OC1B output: Disconnected
                 ; 0000 00D9 // Noise Canceler: Off
                 ; 0000 00DA // Input Capture on Falling Edge
                 ; 0000 00DB // Timer1 Overflow Interrupt: Off
                 ; 0000 00DC // Input Capture Interrupt: Off
                 ; 0000 00DD // Compare A Match Interrupt: Off
                 ; 0000 00DE // Compare B Match Interrupt: Off
                 ; 0000 00DF TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
000110 bdef      	OUT  0x2F,R30
                 ; 0000 00E0 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000111 bdee      	OUT  0x2E,R30
                 ; 0000 00E1 TCNT1H=0x00;
000112 bded      	OUT  0x2D,R30
                 ; 0000 00E2 TCNT1L=0x00;
000113 bdec      	OUT  0x2C,R30
                 ; 0000 00E3 ICR1H=0x00;
000114 bde7      	OUT  0x27,R30
                 ; 0000 00E4 ICR1L=0x00;
000115 bde6      	OUT  0x26,R30
                 ; 0000 00E5 OCR1AH=0x00;
000116 bdeb      	OUT  0x2B,R30
                 ; 0000 00E6 OCR1AL=0x00;
000117 bdea      	OUT  0x2A,R30
                 ; 0000 00E7 OCR1BH=0x00;
000118 bde9      	OUT  0x29,R30
                 ; 0000 00E8 OCR1BL=0x00;
000119 bde8      	OUT  0x28,R30
                 ; 0000 00E9 
                 ; 0000 00EA // Timer/Counter 2 initialization
                 ; 0000 00EB // Clock source: System Clock
                 ; 0000 00EC // Clock value: Timer2 Stopped
                 ; 0000 00ED // Mode: Normal top=0xFF
                 ; 0000 00EE // OC2 output: Disconnected
                 ; 0000 00EF ASSR=0<<AS2;
00011a bde2      	OUT  0x22,R30
                 ; 0000 00F0 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
00011b bde5      	OUT  0x25,R30
                 ; 0000 00F1 TCNT2=0x00;
00011c bde4      	OUT  0x24,R30
                 ; 0000 00F2 OCR2=0x00;
00011d bde3      	OUT  0x23,R30
                 ; 0000 00F3 
                 ; 0000 00F4 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00F5 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
00011e bfe9      	OUT  0x39,R30
                 ; 0000 00F6 
                 ; 0000 00F7 // External Interrupt(s) initialization
                 ; 0000 00F8 // INT0: Off
                 ; 0000 00F9 // INT1: Off
                 ; 0000 00FA // INT2: Off
                 ; 0000 00FB MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00011f bfe5      	OUT  0x35,R30
                 ; 0000 00FC MCUCSR=(0<<ISC2);
000120 bfe4      	OUT  0x34,R30
                 ; 0000 00FD 
                 ; 0000 00FE // USART initialization
                 ; 0000 00FF // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0100 // USART Receiver: On
                 ; 0000 0101 // USART Transmitter: On
                 ; 0000 0102 // USART Mode: Asynchronous
                 ; 0000 0103 // USART Baud Rate: 4800
                 ; 0000 0104 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
000121 b9eb      	OUT  0xB,R30
                 ; 0000 0105 UCSRB=(1<<RXCIE) | (1<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000122 ede8      	LDI  R30,LOW(216)
000123 b9ea      	OUT  0xA,R30
                 ; 0000 0106 UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
000124 e8e6      	LDI  R30,LOW(134)
000125 bde0      	OUT  0x20,R30
                 ; 0000 0107 UBRRH=0x00;
000126 e0e0      	LDI  R30,LOW(0)
000127 bde0      	OUT  0x20,R30
                 ; 0000 0108 UBRRL=0x0C;
000128 e0ec      	LDI  R30,LOW(12)
000129 b9e9      	OUT  0x9,R30
                 ; 0000 0109 
                 ; 0000 010A // Analog Comparator initialization
                 ; 0000 010B // Analog Comparator: Off
                 ; 0000 010C // The Analog Comparator's positive input is
                 ; 0000 010D // connected to the AIN0 pin
                 ; 0000 010E // The Analog Comparator's negative input is
                 ; 0000 010F // connected to the AIN1 pin
                 ; 0000 0110 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00012a e8e0      	LDI  R30,LOW(128)
00012b b9e8      	OUT  0x8,R30
                 ; 0000 0111 
                 ; 0000 0112 // ADC initialization
                 ; 0000 0113 // ADC Clock frequency: 125/000 kHz
                 ; 0000 0114 // ADC Voltage Reference: Int., cap. on AREF
                 ; 0000 0115 // ADC Auto Trigger Source: ADC Stopped
                 ; 0000 0116 ADMUX=ADC_VREF_TYPE;
00012c ece0      	LDI  R30,LOW(192)
00012d b9e7      	OUT  0x7,R30
                 ; 0000 0117 ADCSRA=(1<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
00012e e8e3      	LDI  R30,LOW(131)
00012f b9e6      	OUT  0x6,R30
                 ; 0000 0118 SFIOR=(0<<ADTS2) | (0<<ADTS1) | (0<<ADTS0);
000130 e0e0      	LDI  R30,LOW(0)
000131 bfe0      	OUT  0x30,R30
                 ; 0000 0119 
                 ; 0000 011A // SPI initialization
                 ; 0000 011B // SPI disabled
                 ; 0000 011C SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000132 b9ed      	OUT  0xD,R30
                 ; 0000 011D 
                 ; 0000 011E // TWI initialization
                 ; 0000 011F // TWI disabled
                 ; 0000 0120 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000133 bfe6      	OUT  0x36,R30
                 ; 0000 0121 
                 ; 0000 0122 // Global enable interrupts
                 ; 0000 0123 #asm("sei")
000134 9478      	sei
                 ; 0000 0124 
                 ; 0000 0125 while (1)
                 _0x17:
                 ; 0000 0126       {
                 ; 0000 0127       // Place your code here
                 ; 0000 0128       s=read_adc(0);
000135 e0a0      	LDI  R26,LOW(0)
000136 dfbc      	RCALL _read_adc
000137 013f      	MOVW R6,R30
                 ; 0000 0129       printf("%d",s/4);
                +
000138 e7e2     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
000139 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
00013a 93fa      	ST   -Y,R31
00013b 93ea      	ST   -Y,R30
00013c 01f3      	MOVW R30,R6
00013d 940e 031e 	CALL __LSRW2
00013f 2766      	CLR  R22
000140 2777      	CLR  R23
000141 940e 034c 	CALL __PUTPARD1
000143 e084      	LDI  R24,4
000144 d167      	RCALL _printf
000145 9626      	ADIW R28,6
                 ; 0000 012A       for(x=0;x<=steps;x++)
000146 2455      	CLR  R5
                 _0x1B:
000147 1445      	CP   R4,R5
000148 f100      	BRLO _0x1C
                 ; 0000 012B         {
                 ; 0000 012C           if(x%4==1)  PORTB=0x09;
000149 940e 02ea 	CALL SUBOPT_0x0
00014b 30e1      	CPI  R30,LOW(0x1)
00014c e0a0      	LDI  R26,HIGH(0x1)
00014d 07fa      	CPC  R31,R26
00014e f411      	BRNE _0x1D
00014f e0e9      	LDI  R30,LOW(9)
000150 bbe8      	OUT  0x18,R30
                 ; 0000 012D           if(x%4==2)  PORTB=0x05;
                 _0x1D:
000151 940e 02ea 	CALL SUBOPT_0x0
000153 30e2      	CPI  R30,LOW(0x2)
000154 e0a0      	LDI  R26,HIGH(0x2)
000155 07fa      	CPC  R31,R26
000156 f411      	BRNE _0x1E
000157 e0e5      	LDI  R30,LOW(5)
000158 bbe8      	OUT  0x18,R30
                 ; 0000 012E           if(x%4==3)  PORTB=0x06;
                 _0x1E:
000159 940e 02ea 	CALL SUBOPT_0x0
00015b 30e3      	CPI  R30,LOW(0x3)
00015c e0a0      	LDI  R26,HIGH(0x3)
00015d 07fa      	CPC  R31,R26
00015e f411      	BRNE _0x1F
00015f e0e6      	LDI  R30,LOW(6)
000160 bbe8      	OUT  0x18,R30
                 ; 0000 012F           if(x%4==0)  PORTB=0x0A;
                 _0x1F:
000161 940e 02ea 	CALL SUBOPT_0x0
000163 9730      	SBIW R30,0
000164 f411      	BRNE _0x20
000165 e0ea      	LDI  R30,LOW(10)
000166 bbe8      	OUT  0x18,R30
                 ; 0000 0130         }
                 _0x20:
000167 9453      	INC  R5
000168 cfde      	RJMP _0x1B
                 _0x1C:
                 ; 0000 0131       }
000169 cfcb      	RJMP _0x17
                 ; 0000 0132 }
                 _0x21:
00016a cfff      	RJMP _0x21
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _put_usart_G100:
                 ; .FSTART _put_usart_G100
00016b 93ba      	ST   -Y,R27
00016c 93aa      	ST   -Y,R26
00016d 81aa      	LDD  R26,Y+2
00016e df6a      	RCALL _putchar
00016f 81a8      	LD   R26,Y
000170 81b9      	LDD  R27,Y+1
000171 91ed      	LD   R30,X+
000172 91fd      	LD   R31,X+
000173 9631      	ADIW R30,1
000174 93fe      	ST   -X,R31
000175 93ee      	ST   -X,R30
000176 9623      	ADIW R28,3
000177 9508      	RET
                 ; .FEND
                 __print_G100:
                 ; .FSTART __print_G100
000178 93ba      	ST   -Y,R27
000179 93aa      	ST   -Y,R26
00017a 9726      	SBIW R28,6
00017b 940e 0351 	CALL __SAVELOCR6
00017d e010      	LDI  R17,0
00017e 85ac      	LDD  R26,Y+12
00017f 85bd      	LDD  R27,Y+12+1
000180 e0e0      	LDI  R30,LOW(0)
000181 e0f0      	LDI  R31,HIGH(0)
000182 93ed      	ST   X+,R30
000183 93fc      	ST   X,R31
                 _0x2000016:
000184 89ea      	LDD  R30,Y+18
000185 89fb      	LDD  R31,Y+18+1
000186 9631      	ADIW R30,1
000187 8bea      	STD  Y+18,R30
000188 8bfb      	STD  Y+18+1,R31
000189 9731      	SBIW R30,1
00018a 91e4      	LPM  R30,Z
00018b 2f2e      	MOV  R18,R30
00018c 30e0      	CPI  R30,0
00018d f409      	BRNE PC+2
00018e c115      	RJMP _0x2000018
00018f 2fe1      	MOV  R30,R17
000190 30e0      	CPI  R30,0
000191 f439      	BRNE _0x200001C
000192 3225      	CPI  R18,37
000193 f411      	BRNE _0x200001D
000194 e011      	LDI  R17,LOW(1)
000195 c002      	RJMP _0x200001E
                 _0x200001D:
000196 940e 02f1 	CALL SUBOPT_0x1
                 _0x200001E:
000198 c10a      	RJMP _0x200001B
                 _0x200001C:
000199 30e1      	CPI  R30,LOW(0x1)
00019a f4a9      	BRNE _0x200001F
00019b 3225      	CPI  R18,37
00019c f419      	BRNE _0x2000020
00019d 940e 02f1 	CALL SUBOPT_0x1
00019f c102      	RJMP _0x20000CC
                 _0x2000020:
0001a0 e012      	LDI  R17,LOW(2)
0001a1 e040      	LDI  R20,LOW(0)
0001a2 e000      	LDI  R16,LOW(0)
0001a3 322d      	CPI  R18,45
0001a4 f411      	BRNE _0x2000021
0001a5 e001      	LDI  R16,LOW(1)
0001a6 c0fc      	RJMP _0x200001B
                 _0x2000021:
0001a7 322b      	CPI  R18,43
0001a8 f411      	BRNE _0x2000022
0001a9 e24b      	LDI  R20,LOW(43)
0001aa c0f8      	RJMP _0x200001B
                 _0x2000022:
0001ab 3220      	CPI  R18,32
0001ac f411      	BRNE _0x2000023
0001ad e240      	LDI  R20,LOW(32)
0001ae c0f4      	RJMP _0x200001B
                 _0x2000023:
0001af c002      	RJMP _0x2000024
                 _0x200001F:
0001b0 30e2      	CPI  R30,LOW(0x2)
0001b1 f439      	BRNE _0x2000025
                 _0x2000024:
0001b2 e050      	LDI  R21,LOW(0)
0001b3 e013      	LDI  R17,LOW(3)
0001b4 3320      	CPI  R18,48
0001b5 f411      	BRNE _0x2000026
0001b6 6800      	ORI  R16,LOW(128)
0001b7 c0eb      	RJMP _0x200001B
                 _0x2000026:
0001b8 c003      	RJMP _0x2000027
                 _0x2000025:
0001b9 30e3      	CPI  R30,LOW(0x3)
0001ba f009      	BREQ PC+2
0001bb c0e7      	RJMP _0x200001B
                 _0x2000027:
0001bc 3320      	CPI  R18,48
0001bd f010      	BRLO _0x200002A
0001be 332a      	CPI  R18,58
0001bf f008      	BRLO _0x200002B
                 _0x200002A:
0001c0 c007      	RJMP _0x2000029
                 _0x200002B:
0001c1 e0aa      	LDI  R26,LOW(10)
0001c2 9f5a      	MUL  R21,R26
0001c3 2d50      	MOV  R21,R0
0001c4 2fe2      	MOV  R30,R18
0001c5 53e0      	SUBI R30,LOW(48)
0001c6 0f5e      	ADD  R21,R30
0001c7 c0db      	RJMP _0x200001B
                 _0x2000029:
0001c8 2fe2      	MOV  R30,R18
0001c9 36e3      	CPI  R30,LOW(0x63)
0001ca f449      	BRNE _0x200002F
0001cb 940e 02f8 	CALL SUBOPT_0x2
0001cd 89e8      	LDD  R30,Y+16
0001ce 89f9      	LDD  R31,Y+16+1
0001cf 81a4      	LDD  R26,Z+4
0001d0 93aa      	ST   -Y,R26
0001d1 940e 02fe 	CALL SUBOPT_0x3
0001d3 c0ce      	RJMP _0x2000030
                 _0x200002F:
0001d4 37e3      	CPI  R30,LOW(0x73)
0001d5 f441      	BRNE _0x2000032
0001d6 940e 02f8 	CALL SUBOPT_0x2
0001d8 940e 0304 	CALL SUBOPT_0x4
0001da 940e 02d1 	CALL _strlen
0001dc 2f1e      	MOV  R17,R30
0001dd c00a      	RJMP _0x2000033
                 _0x2000032:
0001de 37e0      	CPI  R30,LOW(0x70)
0001df f461      	BRNE _0x2000035
0001e0 940e 02f8 	CALL SUBOPT_0x2
0001e2 940e 0304 	CALL SUBOPT_0x4
0001e4 940e 02dd 	CALL _strlenf
0001e6 2f1e      	MOV  R17,R30
0001e7 6008      	ORI  R16,LOW(8)
                 _0x2000033:
0001e8 6002      	ORI  R16,LOW(2)
0001e9 770f      	ANDI R16,LOW(127)
0001ea e030      	LDI  R19,LOW(0)
0001eb c034      	RJMP _0x2000036
                 _0x2000035:
0001ec 36e4      	CPI  R30,LOW(0x64)
0001ed f011      	BREQ _0x2000039
0001ee 36e9      	CPI  R30,LOW(0x69)
0001ef f411      	BRNE _0x200003A
                 _0x2000039:
0001f0 6004      	ORI  R16,LOW(4)
0001f1 c002      	RJMP _0x200003B
                 _0x200003A:
0001f2 37e5      	CPI  R30,LOW(0x75)
0001f3 f431      	BRNE _0x200003C
                 _0x200003B:
0001f4 e5e4      	LDI  R30,LOW(_tbl10_G100*2)
0001f5 e0f0      	LDI  R31,HIGH(_tbl10_G100*2)
0001f6 83ee      	STD  Y+6,R30
0001f7 83ff      	STD  Y+6+1,R31
0001f8 e015      	LDI  R17,LOW(5)
0001f9 c00c      	RJMP _0x200003D
                 _0x200003C:
0001fa 35e8      	CPI  R30,LOW(0x58)
0001fb f411      	BRNE _0x200003F
0001fc 6008      	ORI  R16,LOW(8)
0001fd c003      	RJMP _0x2000040
                 _0x200003F:
0001fe 37e8      	CPI  R30,LOW(0x78)
0001ff f009      	BREQ PC+2
000200 c0a1      	RJMP _0x2000071
                 _0x2000040:
000201 e5ee      	LDI  R30,LOW(_tbl16_G100*2)
000202 e0f0      	LDI  R31,HIGH(_tbl16_G100*2)
000203 83ee      	STD  Y+6,R30
000204 83ff      	STD  Y+6+1,R31
000205 e014      	LDI  R17,LOW(4)
                 _0x200003D:
000206 ff02      	SBRS R16,2
000207 c014      	RJMP _0x2000042
000208 940e 02f8 	CALL SUBOPT_0x2
00020a 940e 030e 	CALL SUBOPT_0x5
00020c 85ab      	LDD  R26,Y+11
00020d 23aa      	TST  R26
00020e f43a      	BRPL _0x2000043
00020f 85ea      	LDD  R30,Y+10
000210 85fb      	LDD  R31,Y+10+1
000211 940e 031a 	CALL __ANEGW1
000213 87ea      	STD  Y+10,R30
000214 87fb      	STD  Y+10+1,R31
000215 e24d      	LDI  R20,LOW(45)
                 _0x2000043:
000216 3040      	CPI  R20,0
000217 f011      	BREQ _0x2000044
000218 5f1f      	SUBI R17,-LOW(1)
000219 c001      	RJMP _0x2000045
                 _0x2000044:
00021a 7f0b      	ANDI R16,LOW(251)
                 _0x2000045:
00021b c004      	RJMP _0x2000046
                 _0x2000042:
00021c 940e 02f8 	CALL SUBOPT_0x2
00021e 940e 030e 	CALL SUBOPT_0x5
                 _0x2000046:
                 _0x2000036:
000220 fd00      	SBRC R16,0
000221 c011      	RJMP _0x2000047
                 _0x2000048:
000222 1715      	CP   R17,R21
000223 f478      	BRSH _0x200004A
000224 ff07      	SBRS R16,7
000225 c008      	RJMP _0x200004B
000226 ff02      	SBRS R16,2
000227 c004      	RJMP _0x200004C
000228 7f0b      	ANDI R16,LOW(251)
000229 2f24      	MOV  R18,R20
00022a 5011      	SUBI R17,LOW(1)
00022b c001      	RJMP _0x200004D
                 _0x200004C:
00022c e320      	LDI  R18,LOW(48)
                 _0x200004D:
00022d c001      	RJMP _0x200004E
                 _0x200004B:
00022e e220      	LDI  R18,LOW(32)
                 _0x200004E:
00022f 940e 02f1 	CALL SUBOPT_0x1
000231 5051      	SUBI R21,LOW(1)
000232 cfef      	RJMP _0x2000048
                 _0x200004A:
                 _0x2000047:
000233 2f31      	MOV  R19,R17
000234 ff01      	SBRS R16,1
000235 c017      	RJMP _0x200004F
                 _0x2000050:
000236 3030      	CPI  R19,0
000237 f0a1      	BREQ _0x2000052
000238 ff03      	SBRS R16,3
000239 c006      	RJMP _0x2000053
00023a 81ee      	LDD  R30,Y+6
00023b 81ff      	LDD  R31,Y+6+1
00023c 9125      	LPM  R18,Z+
00023d 83ee      	STD  Y+6,R30
00023e 83ff      	STD  Y+6+1,R31
00023f c005      	RJMP _0x2000054
                 _0x2000053:
000240 81ae      	LDD  R26,Y+6
000241 81bf      	LDD  R27,Y+6+1
000242 912d      	LD   R18,X+
000243 83ae      	STD  Y+6,R26
000244 83bf      	STD  Y+6+1,R27
                 _0x2000054:
000245 940e 02f1 	CALL SUBOPT_0x1
000247 3050      	CPI  R21,0
000248 f009      	BREQ _0x2000055
000249 5051      	SUBI R21,LOW(1)
                 _0x2000055:
00024a 5031      	SUBI R19,LOW(1)
00024b cfea      	RJMP _0x2000050
                 _0x2000052:
00024c c04b      	RJMP _0x2000056
                 _0x200004F:
                 _0x2000058:
00024d e320      	LDI  R18,LOW(48)
00024e 81ee      	LDD  R30,Y+6
00024f 81ff      	LDD  R31,Y+6+1
000250 940e 0348 	CALL __GETW1PF
000252 87e8      	STD  Y+8,R30
000253 87f9      	STD  Y+8+1,R31
000254 81ee      	LDD  R30,Y+6
000255 81ff      	LDD  R31,Y+6+1
000256 9632      	ADIW R30,2
000257 83ee      	STD  Y+6,R30
000258 83ff      	STD  Y+6+1,R31
                 _0x200005A:
000259 85e8      	LDD  R30,Y+8
00025a 85f9      	LDD  R31,Y+8+1
00025b 85aa      	LDD  R26,Y+10
00025c 85bb      	LDD  R27,Y+10+1
00025d 17ae      	CP   R26,R30
00025e 07bf      	CPC  R27,R31
00025f f050      	BRLO _0x200005C
000260 5f2f      	SUBI R18,-LOW(1)
000261 85a8      	LDD  R26,Y+8
000262 85b9      	LDD  R27,Y+8+1
000263 85ea      	LDD  R30,Y+10
000264 85fb      	LDD  R31,Y+10+1
000265 1bea      	SUB  R30,R26
000266 0bfb      	SBC  R31,R27
000267 87ea      	STD  Y+10,R30
000268 87fb      	STD  Y+10+1,R31
000269 cfef      	RJMP _0x200005A
                 _0x200005C:
00026a 332a      	CPI  R18,58
00026b f028      	BRLO _0x200005D
00026c ff03      	SBRS R16,3
00026d c002      	RJMP _0x200005E
00026e 5f29      	SUBI R18,-LOW(7)
00026f c001      	RJMP _0x200005F
                 _0x200005E:
000270 5d29      	SUBI R18,-LOW(39)
                 _0x200005F:
                 _0x200005D:
000271 fd04      	SBRC R16,4
000272 c01a      	RJMP _0x2000061
000273 3321      	CPI  R18,49
000274 f420      	BRSH _0x2000063
000275 85a8      	LDD  R26,Y+8
000276 85b9      	LDD  R27,Y+8+1
000277 9711      	SBIW R26,1
000278 f409      	BRNE _0x2000062
                 _0x2000063:
000279 c009      	RJMP _0x20000CD
                 _0x2000062:
00027a 1753      	CP   R21,R19
00027b f010      	BRLO _0x2000067
00027c ff00      	SBRS R16,0
00027d c001      	RJMP _0x2000068
                 _0x2000067:
00027e c013      	RJMP _0x2000066
                 _0x2000068:
00027f e220      	LDI  R18,LOW(32)
000280 ff07      	SBRS R16,7
000281 c00b      	RJMP _0x2000069
000282 e320      	LDI  R18,LOW(48)
                 _0x20000CD:
000283 6100      	ORI  R16,LOW(16)
000284 ff02      	SBRS R16,2
000285 c007      	RJMP _0x200006A
000286 7f0b      	ANDI R16,LOW(251)
000287 934a      	ST   -Y,R20
000288 940e 02fe 	CALL SUBOPT_0x3
00028a 3050      	CPI  R21,0
00028b f009      	BREQ _0x200006B
00028c 5051      	SUBI R21,LOW(1)
                 _0x200006B:
                 _0x200006A:
                 _0x2000069:
                 _0x2000061:
00028d 940e 02f1 	CALL SUBOPT_0x1
00028f 3050      	CPI  R21,0
000290 f009      	BREQ _0x200006C
000291 5051      	SUBI R21,LOW(1)
                 _0x200006C:
                 _0x2000066:
000292 5031      	SUBI R19,LOW(1)
000293 85a8      	LDD  R26,Y+8
000294 85b9      	LDD  R27,Y+8+1
000295 9712      	SBIW R26,2
000296 f008      	BRLO _0x2000059
000297 cfb5      	RJMP _0x2000058
                 _0x2000059:
                 _0x2000056:
000298 ff00      	SBRS R16,0
000299 c008      	RJMP _0x200006D
                 _0x200006E:
00029a 3050      	CPI  R21,0
00029b f031      	BREQ _0x2000070
00029c 5051      	SUBI R21,LOW(1)
00029d e2e0      	LDI  R30,LOW(32)
00029e 93ea      	ST   -Y,R30
00029f 940e 02fe 	CALL SUBOPT_0x3
0002a1 cff8      	RJMP _0x200006E
                 _0x2000070:
                 _0x200006D:
                 _0x2000071:
                 _0x2000030:
                 _0x20000CC:
0002a2 e010      	LDI  R17,LOW(0)
                 _0x200001B:
0002a3 cee0      	RJMP _0x2000016
                 _0x2000018:
0002a4 85ac      	LDD  R26,Y+12
0002a5 85bd      	LDD  R27,Y+12+1
0002a6 940e 0344 	CALL __GETW1P
0002a8 940e 0358 	CALL __LOADLOCR6
0002aa 9664      	ADIW R28,20
0002ab 9508      	RET
                 ; .FEND
                 _printf:
                 ; .FSTART _printf
0002ac 92ff      	PUSH R15
0002ad 2ef8      	MOV  R15,R24
0002ae 9726      	SBIW R28,6
0002af 931a      	ST   -Y,R17
0002b0 930a      	ST   -Y,R16
0002b1 01de      	MOVW R26,R28
0002b2 9614      	ADIW R26,4
0002b3 940e 0316 	CALL __ADDW2R15
0002b5 018d      	MOVW R16,R26
0002b6 e0e0      	LDI  R30,LOW(0)
0002b7 83ec      	STD  Y+4,R30
0002b8 83ed      	STD  Y+4+1,R30
0002b9 83ee      	STD  Y+6,R30
0002ba 83ef      	STD  Y+6+1,R30
0002bb 01de      	MOVW R26,R28
0002bc 9618      	ADIW R26,8
0002bd 940e 0316 	CALL __ADDW2R15
0002bf 940e 0344 	CALL __GETW1P
0002c1 93fa      	ST   -Y,R31
0002c2 93ea      	ST   -Y,R30
0002c3 931a      	ST   -Y,R17
0002c4 930a      	ST   -Y,R16
0002c5 e6eb      	LDI  R30,LOW(_put_usart_G100)
0002c6 e0f1      	LDI  R31,HIGH(_put_usart_G100)
0002c7 93fa      	ST   -Y,R31
0002c8 93ea      	ST   -Y,R30
0002c9 01de      	MOVW R26,R28
0002ca 9618      	ADIW R26,8
0002cb deac      	RCALL __print_G100
0002cc 8119      	LDD  R17,Y+1
0002cd 8108      	LDD  R16,Y+0
0002ce 9628      	ADIW R28,8
0002cf 90ff      	POP  R15
0002d0 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.DSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
0002d1 93ba      	ST   -Y,R27
0002d2 93aa      	ST   -Y,R26
0002d3 91a9          ld   r26,y+
0002d4 91b9          ld   r27,y+
0002d5 27ee          clr  r30
0002d6 27ff          clr  r31
                 strlen0:
0002d7 916d          ld   r22,x+
0002d8 2366          tst  r22
0002d9 f011          breq strlen1
0002da 9631          adiw r30,1
0002db cffb          rjmp strlen0
                 strlen1:
0002dc 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
0002dd 93ba      	ST   -Y,R27
0002de 93aa      	ST   -Y,R26
0002df 27aa          clr  r26
0002e0 27bb          clr  r27
0002e1 91e9          ld   r30,y+
0002e2 91f9          ld   r31,y+
                 strlenf0:
0002e3 9005      	lpm  r0,z+
0002e4 2000          tst  r0
0002e5 f011          breq strlenf1
0002e6 9611          adiw r26,1
0002e7 cffb          rjmp strlenf0
                 strlenf1:
0002e8 01fd          movw r30,r26
0002e9 9508          ret
                 ; .FEND
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer:
000260           	.BYTE 0x8
                 _tx_buffer:
000268           	.BYTE 0x8
                 __seed_G101:
000270           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x0:
0002ea 2da5      	MOV  R26,R5
0002eb 27bb      	CLR  R27
0002ec e0e4      	LDI  R30,LOW(4)
0002ed e0f0      	LDI  R31,HIGH(4)
0002ee 940e 0336 	CALL __MODW21
0002f0 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:13 WORDS
                 SUBOPT_0x1:
0002f1 932a      	ST   -Y,R18
0002f2 85ad      	LDD  R26,Y+13
0002f3 85be      	LDD  R27,Y+13+1
0002f4 85ef      	LDD  R30,Y+15
0002f5 89f8      	LDD  R31,Y+15+1
0002f6 9509      	ICALL
0002f7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:9 WORDS
                 SUBOPT_0x2:
0002f8 89e8      	LDD  R30,Y+16
0002f9 89f9      	LDD  R31,Y+16+1
0002fa 9734      	SBIW R30,4
0002fb 8be8      	STD  Y+16,R30
0002fc 8bf9      	STD  Y+16+1,R31
0002fd 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x3:
0002fe 85ad      	LDD  R26,Y+13
0002ff 85be      	LDD  R27,Y+13+1
000300 85ef      	LDD  R30,Y+15
000301 89f8      	LDD  R31,Y+15+1
000302 9509      	ICALL
000303 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x4:
000304 89a8      	LDD  R26,Y+16
000305 89b9      	LDD  R27,Y+16+1
000306 9614      	ADIW R26,4
000307 940e 0344 	CALL __GETW1P
000309 83ee      	STD  Y+6,R30
00030a 83ff      	STD  Y+6+1,R31
00030b 81ae      	LDD  R26,Y+6
00030c 81bf      	LDD  R27,Y+6+1
00030d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x5:
00030e 89a8      	LDD  R26,Y+16
00030f 89b9      	LDD  R27,Y+16+1
000310 9614      	ADIW R26,4
000311 940e 0344 	CALL __GETW1P
000313 87ea      	STD  Y+10,R30
000314 87fb      	STD  Y+10+1,R31
000315 9508      	RET
                 
                 
                 	.CSEG
                 __ADDW2R15:
000316 2400      	CLR  R0
000317 0daf      	ADD  R26,R15
000318 1db0      	ADC  R27,R0
000319 9508      	RET
                 
                 __ANEGW1:
00031a 95f1      	NEG  R31
00031b 95e1      	NEG  R30
00031c 40f0      	SBCI R31,0
00031d 9508      	RET
                 
                 __LSRW2:
00031e 95f6      	LSR  R31
00031f 95e7      	ROR  R30
000320 95f6      	LSR  R31
000321 95e7      	ROR  R30
000322 9508      	RET
                 
                 __DIVW21U:
000323 2400      	CLR  R0
000324 2411      	CLR  R1
000325 e190      	LDI  R25,16
                 __DIVW21U1:
000326 0faa      	LSL  R26
000327 1fbb      	ROL  R27
000328 1c00      	ROL  R0
000329 1c11      	ROL  R1
00032a 1a0e      	SUB  R0,R30
00032b 0a1f      	SBC  R1,R31
00032c f418      	BRCC __DIVW21U2
00032d 0e0e      	ADD  R0,R30
00032e 1e1f      	ADC  R1,R31
00032f c001      	RJMP __DIVW21U3
                 __DIVW21U2:
000330 60a1      	SBR  R26,1
                 __DIVW21U3:
000331 959a      	DEC  R25
000332 f799      	BRNE __DIVW21U1
000333 01fd      	MOVW R30,R26
000334 01d0      	MOVW R26,R0
000335 9508      	RET
                 
                 __MODW21:
000336 94e8      	CLT
000337 ffb7      	SBRS R27,7
000338 c004      	RJMP __MODW211
000339 95a0      	COM  R26
00033a 95b0      	COM  R27
00033b 9611      	ADIW R26,1
00033c 9468      	SET
                 __MODW211:
00033d fdf7      	SBRC R31,7
00033e dfdb      	RCALL __ANEGW1
00033f dfe3      	RCALL __DIVW21U
000340 01fd      	MOVW R30,R26
000341 f40e      	BRTC __MODW212
000342 dfd7      	RCALL __ANEGW1
                 __MODW212:
000343 9508      	RET
                 
                 __GETW1P:
000344 91ed      	LD   R30,X+
000345 91fc      	LD   R31,X
000346 9711      	SBIW R26,1
000347 9508      	RET
                 
                 __GETW1PF:
000348 9005      	LPM  R0,Z+
000349 91f4      	LPM  R31,Z
00034a 2de0      	MOV  R30,R0
00034b 9508      	RET
                 
                 __PUTPARD1:
00034c 937a      	ST   -Y,R23
00034d 936a      	ST   -Y,R22
00034e 93fa      	ST   -Y,R31
00034f 93ea      	ST   -Y,R30
000350 9508      	RET
                 
                 __SAVELOCR6:
000351 935a      	ST   -Y,R21
                 __SAVELOCR5:
000352 934a      	ST   -Y,R20
                 __SAVELOCR4:
000353 933a      	ST   -Y,R19
                 __SAVELOCR3:
000354 932a      	ST   -Y,R18
                 __SAVELOCR2:
000355 931a      	ST   -Y,R17
000356 930a      	ST   -Y,R16
000357 9508      	RET
                 
                 __LOADLOCR6:
000358 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000359 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
00035a 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00035b 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00035c 8119      	LDD  R17,Y+1
00035d 8108      	LD   R16,Y
00035e 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega32 register use summary:
r0 :  18 r1 :   7 r2 :   1 r3 :   0 r4 :   2 r5 :   4 r6 :   2 r7 :   0 
r8 :   4 r9 :   4 r10:   4 r11:   5 r12:   5 r13:   4 r14:   0 r15:   6 
r16:  34 r17:  27 r18:  27 r19:   8 r20:   9 r21:  17 r22:   8 r23:   4 
r24:  13 r25:   6 r26:  68 r27:  31 r28:  11 r29:   1 r30: 206 r31:  67 
x  :  13 y  : 163 z  :  17 
Registers used: 32 out of 35 (91.4%)

ATmega32 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   2 add   :   3 
adiw  :  16 and   :   0 andi  :   5 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :  15 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   7 
brlt  :   0 brmi  :   0 brne  :  33 brpl  :   1 brsh  :   2 brtc  :   1 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :  36 
cbi   :   0 cbr   :   0 clc   :   0 clh   :   0 cli   :   3 cln   :   0 
clr   :  18 cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   2 
cp    :  10 cpc   :   4 cpi   :  32 cpse  :   0 dec   :   5 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 
in    :   6 inc   :   7 jmp   :  22 ld    :  35 ldd   :  57 ldi   :  79 
lds   :   0 lpm   :  14 lsl   :   1 lsr   :   2 mov   :  19 movw  :  13 
mul   :   1 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   0 
ori   :   7 out   :  54 pop   :   1 push  :   1 rcall :   8 ret   :  23 
reti  :   2 rjmp  :  59 rol   :   3 ror   :   2 sbc   :   2 sbci  :   5 
sbi   :   2 sbic  :   1 sbis  :   1 sbiw  :  11 sbr   :   1 sbrc  :   3 
sbrs  :  11 sec   :   0 seh   :   0 sei   :   3 sen   :   0 ser   :   0 
ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  60 std   :  29 sts   :   0 sub   :   2 subi  :  17 swap  :   0 
tst   :   6 wdr   :   0 
Instructions used: 61 out of 116 (52.6%)

ATmega32 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0006be   1660     66   1726   32768   5.3%
[.dseg] 0x000060 0x000274      0     20     20    2048   1.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 13 warnings
