// Seed: 1728636806
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    input tri0 id_3,
    output wand id_4,
    input wire id_5,
    input tri0 id_6,
    input wor id_7,
    output supply0 id_8
);
  wire id_10;
endmodule
module module_1 #(
    parameter id_11 = 32'd51,
    parameter id_17 = 32'd47,
    parameter id_5  = 32'd2
) (
    input tri0 id_0,
    input wand id_1,
    output tri0 id_2
    , id_15,
    input supply0 id_3,
    input wor id_4,
    input wor _id_5,
    output tri id_6,
    input tri1 id_7,
    output supply1 id_8,
    output uwire id_9,
    output wor id_10,
    output wire _id_11,
    output supply1 id_12,
    output tri1 id_13
);
  logic [7:0][(  1  ==  id_5  ) : 1] id_16;
  logic [id_11 : -1  ==  -1 'h0] _id_17;
  logic id_18;
  assign id_16[(id_17)&1] = id_16;
  module_0 modCall_1 (
      id_8,
      id_0,
      id_12,
      id_3,
      id_9,
      id_3,
      id_7,
      id_3,
      id_12
  );
endmodule
