

================================================================
== Vitis HLS Report for 'conv_7x7'
================================================================
* Date:           Sat Mar 25 14:07:31 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.289 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5527|     5527|  55.270 us|  55.270 us|  5527|  5527|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- HEIGHT_WIDTH_KERNEL  |     5525|     5525|         9|          3|          1|  1840|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.28>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel = alloca i32 1"   --->   Operation 12 'alloca' 'kernel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 13 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%ow = alloca i32 1"   --->   Operation 14 'alloca' 'ow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 16 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%oh = alloca i32 1"   --->   Operation 17 'alloca' 'oh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten71 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [conv_7x7.cpp:41]   --->   Operation 19 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [conv_7x7.cpp:41]   --->   Operation 20 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [conv_7x7.cpp:41]   --->   Operation 21 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [conv_7x7.cpp:41]   --->   Operation 22 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln41 = store i11 0, i11 %indvar_flatten71" [conv_7x7.cpp:41]   --->   Operation 23 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln41 = store i5 0, i5 %oh" [conv_7x7.cpp:41]   --->   Operation 24 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln41 = store i6 0, i6 %h" [conv_7x7.cpp:41]   --->   Operation 25 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln41 = store i8 0, i8 %indvar_flatten" [conv_7x7.cpp:41]   --->   Operation 26 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln41 = store i5 0, i5 %ow" [conv_7x7.cpp:41]   --->   Operation 27 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln41 = store i6 0, i6 %w" [conv_7x7.cpp:41]   --->   Operation 28 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln41 = store i3 0, i3 %kernel" [conv_7x7.cpp:41]   --->   Operation 29 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.body8" [conv_7x7.cpp:41]   --->   Operation 30 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten71_load = load i11 %indvar_flatten71" [conv_7x7.cpp:41]   --->   Operation 31 'load' 'indvar_flatten71_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 32 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.88ns)   --->   "%icmp_ln41 = icmp_eq  i11 %indvar_flatten71_load, i11 1840" [conv_7x7.cpp:41]   --->   Operation 33 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.63ns)   --->   "%add_ln41_1 = add i11 %indvar_flatten71_load, i11 1" [conv_7x7.cpp:41]   --->   Operation 34 'add' 'add_ln41_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc88, void %for.end91" [conv_7x7.cpp:41]   --->   Operation 35 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_load = load i3 %kernel" [conv_7x7.cpp:47]   --->   Operation 36 'load' 'kernel_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load_3 = load i8 %indvar_flatten" [conv_7x7.cpp:44]   --->   Operation 37 'load' 'indvar_flatten_load_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.55ns)   --->   "%icmp_ln44 = icmp_eq  i8 %indvar_flatten_load_3, i8 80" [conv_7x7.cpp:44]   --->   Operation 38 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln41)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%xor_ln41 = xor i1 %icmp_ln44, i1 1" [conv_7x7.cpp:41]   --->   Operation 39 'xor' 'xor_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.13ns)   --->   "%icmp_ln47 = icmp_eq  i3 %kernel_load, i3 4" [conv_7x7.cpp:47]   --->   Operation 40 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln41 = and i1 %icmp_ln47, i1 %xor_ln41" [conv_7x7.cpp:41]   --->   Operation 41 'and' 'and_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln44)   --->   "%or_ln44 = or i1 %and_ln41, i1 %icmp_ln44" [conv_7x7.cpp:44]   --->   Operation 42 'or' 'or_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln44 = select i1 %or_ln44, i3 0, i3 %kernel_load" [conv_7x7.cpp:44]   --->   Operation 43 'select' 'select_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i3 %select_ln44"   --->   Operation 44 'zext' 'zext_ln1319' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (3.78ns)   --->   "%mul_ln1319 = mul i7 %zext_ln1319, i7 21"   --->   Operation 45 'mul' 'mul_ln1319' <Predicate = (!icmp_ln41)> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i3 %select_ln44" [conv_7x7.cpp:51]   --->   Operation 46 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.95ns)   --->   "%switch_ln51 = switch i2 %trunc_ln51, void %arrayidx122.0.0.014.case.3, i2 0, void %arrayidx122.0.0.014.case.0, i2 1, void %arrayidx122.0.0.014.case.1, i2 2, void %arrayidx122.0.0.014.case.2" [conv_7x7.cpp:51]   --->   Operation 47 'switch' 'switch_ln51' <Predicate = (!icmp_ln41)> <Delay = 0.95>
ST_1 : Operation 48 [1/1] (1.82ns)   --->   "%rhs = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i16 %p_read_4, i3 %select_ln44"   --->   Operation 48 'mux' 'rhs' <Predicate = (!icmp_ln41)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.99>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%w_load = load i6 %w" [conv_7x7.cpp:41]   --->   Operation 49 'load' 'w_load' <Predicate = (!icmp_ln41 & !icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%h_load = load i6 %h"   --->   Operation 50 'load' 'h_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.18ns)   --->   "%select_ln41_1 = select i1 %icmp_ln44, i6 0, i6 %w_load" [conv_7x7.cpp:41]   --->   Operation 51 'select' 'select_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_2)   --->   "%select_ln41_4 = select i1 %icmp_ln44, i6 8, i6 6" [conv_7x7.cpp:41]   --->   Operation 52 'select' 'select_ln41_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln41_2 = add i6 %h_load, i6 %select_ln41_4" [conv_7x7.cpp:41]   --->   Operation 53 'add' 'add_ln41_2' <Predicate = (!icmp_ln41)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i6 %add_ln41_2" [conv_7x7.cpp:41]   --->   Operation 54 'zext' 'zext_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.91ns)   --->   "%add_ln41_3 = add i8 %zext_ln41, i8 104" [conv_7x7.cpp:41]   --->   Operation 55 'add' 'add_ln41_3' <Predicate = (!icmp_ln41)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln1317 = zext i8 %add_ln41_3"   --->   Operation 56 'zext' 'zext_ln1317' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%X_buf_0_addr = getelementptr i16 %X_buf_0, i64 0, i64 %zext_ln1317"   --->   Operation 57 'getelementptr' 'X_buf_0_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%X_buf_0_load = load i8 %X_buf_0_addr" [conv_7x7.cpp:41]   --->   Operation 58 'load' 'X_buf_0_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%X_buf_2_addr = getelementptr i16 %X_buf_2, i64 0, i64 %zext_ln1317"   --->   Operation 59 'getelementptr' 'X_buf_2_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (3.25ns)   --->   "%X_buf_2_load = load i8 %X_buf_2_addr" [conv_7x7.cpp:41]   --->   Operation 60 'load' 'X_buf_2_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%X_buf_4_addr = getelementptr i16 %X_buf_4, i64 0, i64 %zext_ln1317"   --->   Operation 61 'getelementptr' 'X_buf_4_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (3.25ns)   --->   "%X_buf_4_load = load i8 %X_buf_4_addr" [conv_7x7.cpp:41]   --->   Operation 62 'load' 'X_buf_4_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%X_buf_6_addr = getelementptr i16 %X_buf_6, i64 0, i64 %zext_ln1317"   --->   Operation 63 'getelementptr' 'X_buf_6_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%X_buf_6_load = load i8 %X_buf_6_addr" [conv_7x7.cpp:41]   --->   Operation 64 'load' 'X_buf_6_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%X_buf_8_addr = getelementptr i16 %X_buf_8, i64 0, i64 %zext_ln1317"   --->   Operation 65 'getelementptr' 'X_buf_8_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%X_buf_8_load = load i8 %X_buf_8_addr" [conv_7x7.cpp:41]   --->   Operation 66 'load' 'X_buf_8_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%X_buf_10_addr = getelementptr i16 %X_buf_10, i64 0, i64 %zext_ln1317"   --->   Operation 67 'getelementptr' 'X_buf_10_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%X_buf_10_load = load i8 %X_buf_10_addr" [conv_7x7.cpp:41]   --->   Operation 68 'load' 'X_buf_10_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%X_buf_12_addr = getelementptr i16 %X_buf_12, i64 0, i64 %zext_ln1317"   --->   Operation 69 'getelementptr' 'X_buf_12_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%X_buf_12_load = load i8 %X_buf_12_addr" [conv_7x7.cpp:41]   --->   Operation 70 'load' 'X_buf_12_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%X_buf_14_addr = getelementptr i16 %X_buf_14, i64 0, i64 %zext_ln1317"   --->   Operation 71 'getelementptr' 'X_buf_14_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%X_buf_14_load = load i8 %X_buf_14_addr" [conv_7x7.cpp:41]   --->   Operation 72 'load' 'X_buf_14_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%X_buf_16_addr = getelementptr i16 %X_buf_16, i64 0, i64 %zext_ln1317"   --->   Operation 73 'getelementptr' 'X_buf_16_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%X_buf_16_load = load i8 %X_buf_16_addr" [conv_7x7.cpp:41]   --->   Operation 74 'load' 'X_buf_16_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%X_buf_18_addr = getelementptr i16 %X_buf_18, i64 0, i64 %zext_ln1317"   --->   Operation 75 'getelementptr' 'X_buf_18_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%X_buf_18_load = load i8 %X_buf_18_addr" [conv_7x7.cpp:41]   --->   Operation 76 'load' 'X_buf_18_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%X_buf_20_addr = getelementptr i16 %X_buf_20, i64 0, i64 %zext_ln1317"   --->   Operation 77 'getelementptr' 'X_buf_20_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%X_buf_20_load = load i8 %X_buf_20_addr" [conv_7x7.cpp:41]   --->   Operation 78 'load' 'X_buf_20_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%X_buf_22_addr = getelementptr i16 %X_buf_22, i64 0, i64 %zext_ln1317"   --->   Operation 79 'getelementptr' 'X_buf_22_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (3.25ns)   --->   "%X_buf_22_load = load i8 %X_buf_22_addr" [conv_7x7.cpp:41]   --->   Operation 80 'load' 'X_buf_22_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%X_buf_24_addr = getelementptr i16 %X_buf_24, i64 0, i64 %zext_ln1317"   --->   Operation 81 'getelementptr' 'X_buf_24_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (3.25ns)   --->   "%X_buf_24_load = load i8 %X_buf_24_addr" [conv_7x7.cpp:41]   --->   Operation 82 'load' 'X_buf_24_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%X_buf_26_addr = getelementptr i16 %X_buf_26, i64 0, i64 %zext_ln1317"   --->   Operation 83 'getelementptr' 'X_buf_26_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%X_buf_26_load = load i8 %X_buf_26_addr" [conv_7x7.cpp:41]   --->   Operation 84 'load' 'X_buf_26_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%X_buf_28_addr = getelementptr i16 %X_buf_28, i64 0, i64 %zext_ln1317"   --->   Operation 85 'getelementptr' 'X_buf_28_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (3.25ns)   --->   "%X_buf_28_load = load i8 %X_buf_28_addr" [conv_7x7.cpp:41]   --->   Operation 86 'load' 'X_buf_28_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%X_buf_30_addr = getelementptr i16 %X_buf_30, i64 0, i64 %zext_ln1317"   --->   Operation 87 'getelementptr' 'X_buf_30_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (3.25ns)   --->   "%X_buf_30_load = load i8 %X_buf_30_addr" [conv_7x7.cpp:41]   --->   Operation 88 'load' 'X_buf_30_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%X_buf_32_addr = getelementptr i16 %X_buf_32, i64 0, i64 %zext_ln1317"   --->   Operation 89 'getelementptr' 'X_buf_32_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (3.25ns)   --->   "%X_buf_32_load = load i8 %X_buf_32_addr" [conv_7x7.cpp:41]   --->   Operation 90 'load' 'X_buf_32_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%X_buf_34_addr = getelementptr i16 %X_buf_34, i64 0, i64 %zext_ln1317"   --->   Operation 91 'getelementptr' 'X_buf_34_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%X_buf_34_load = load i8 %X_buf_34_addr" [conv_7x7.cpp:41]   --->   Operation 92 'load' 'X_buf_34_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%X_buf_36_addr = getelementptr i16 %X_buf_36, i64 0, i64 %zext_ln1317"   --->   Operation 93 'getelementptr' 'X_buf_36_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%X_buf_36_load = load i8 %X_buf_36_addr" [conv_7x7.cpp:41]   --->   Operation 94 'load' 'X_buf_36_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%X_buf_38_addr = getelementptr i16 %X_buf_38, i64 0, i64 %zext_ln1317"   --->   Operation 95 'getelementptr' 'X_buf_38_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (3.25ns)   --->   "%X_buf_38_load = load i8 %X_buf_38_addr" [conv_7x7.cpp:41]   --->   Operation 96 'load' 'X_buf_38_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%X_buf_1_addr = getelementptr i16 %X_buf_1, i64 0, i64 %zext_ln1317"   --->   Operation 97 'getelementptr' 'X_buf_1_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (3.25ns)   --->   "%X_buf_1_load = load i8 %X_buf_1_addr" [conv_7x7.cpp:41]   --->   Operation 98 'load' 'X_buf_1_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%X_buf_3_addr = getelementptr i16 %X_buf_3, i64 0, i64 %zext_ln1317"   --->   Operation 99 'getelementptr' 'X_buf_3_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (3.25ns)   --->   "%X_buf_3_load = load i8 %X_buf_3_addr" [conv_7x7.cpp:41]   --->   Operation 100 'load' 'X_buf_3_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%X_buf_5_addr = getelementptr i16 %X_buf_5, i64 0, i64 %zext_ln1317"   --->   Operation 101 'getelementptr' 'X_buf_5_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%X_buf_5_load = load i8 %X_buf_5_addr" [conv_7x7.cpp:41]   --->   Operation 102 'load' 'X_buf_5_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%X_buf_7_addr = getelementptr i16 %X_buf_7, i64 0, i64 %zext_ln1317"   --->   Operation 103 'getelementptr' 'X_buf_7_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%X_buf_7_load = load i8 %X_buf_7_addr" [conv_7x7.cpp:41]   --->   Operation 104 'load' 'X_buf_7_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%X_buf_9_addr = getelementptr i16 %X_buf_9, i64 0, i64 %zext_ln1317"   --->   Operation 105 'getelementptr' 'X_buf_9_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%X_buf_9_load = load i8 %X_buf_9_addr" [conv_7x7.cpp:41]   --->   Operation 106 'load' 'X_buf_9_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%X_buf_11_addr = getelementptr i16 %X_buf_11, i64 0, i64 %zext_ln1317"   --->   Operation 107 'getelementptr' 'X_buf_11_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%X_buf_11_load = load i8 %X_buf_11_addr" [conv_7x7.cpp:41]   --->   Operation 108 'load' 'X_buf_11_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%X_buf_13_addr = getelementptr i16 %X_buf_13, i64 0, i64 %zext_ln1317"   --->   Operation 109 'getelementptr' 'X_buf_13_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (3.25ns)   --->   "%X_buf_13_load = load i8 %X_buf_13_addr" [conv_7x7.cpp:41]   --->   Operation 110 'load' 'X_buf_13_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%X_buf_15_addr = getelementptr i16 %X_buf_15, i64 0, i64 %zext_ln1317"   --->   Operation 111 'getelementptr' 'X_buf_15_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (3.25ns)   --->   "%X_buf_15_load = load i8 %X_buf_15_addr" [conv_7x7.cpp:41]   --->   Operation 112 'load' 'X_buf_15_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%X_buf_17_addr = getelementptr i16 %X_buf_17, i64 0, i64 %zext_ln1317"   --->   Operation 113 'getelementptr' 'X_buf_17_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (3.25ns)   --->   "%X_buf_17_load = load i8 %X_buf_17_addr" [conv_7x7.cpp:41]   --->   Operation 114 'load' 'X_buf_17_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%X_buf_19_addr = getelementptr i16 %X_buf_19, i64 0, i64 %zext_ln1317"   --->   Operation 115 'getelementptr' 'X_buf_19_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (3.25ns)   --->   "%X_buf_19_load = load i8 %X_buf_19_addr" [conv_7x7.cpp:41]   --->   Operation 116 'load' 'X_buf_19_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%X_buf_21_addr = getelementptr i16 %X_buf_21, i64 0, i64 %zext_ln1317"   --->   Operation 117 'getelementptr' 'X_buf_21_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (3.25ns)   --->   "%X_buf_21_load = load i8 %X_buf_21_addr" [conv_7x7.cpp:41]   --->   Operation 118 'load' 'X_buf_21_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%X_buf_23_addr = getelementptr i16 %X_buf_23, i64 0, i64 %zext_ln1317"   --->   Operation 119 'getelementptr' 'X_buf_23_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (3.25ns)   --->   "%X_buf_23_load = load i8 %X_buf_23_addr" [conv_7x7.cpp:41]   --->   Operation 120 'load' 'X_buf_23_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%X_buf_25_addr = getelementptr i16 %X_buf_25, i64 0, i64 %zext_ln1317"   --->   Operation 121 'getelementptr' 'X_buf_25_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (3.25ns)   --->   "%X_buf_25_load = load i8 %X_buf_25_addr" [conv_7x7.cpp:41]   --->   Operation 122 'load' 'X_buf_25_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%X_buf_27_addr = getelementptr i16 %X_buf_27, i64 0, i64 %zext_ln1317"   --->   Operation 123 'getelementptr' 'X_buf_27_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%X_buf_27_load = load i8 %X_buf_27_addr" [conv_7x7.cpp:41]   --->   Operation 124 'load' 'X_buf_27_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%X_buf_29_addr = getelementptr i16 %X_buf_29, i64 0, i64 %zext_ln1317"   --->   Operation 125 'getelementptr' 'X_buf_29_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (3.25ns)   --->   "%X_buf_29_load = load i8 %X_buf_29_addr" [conv_7x7.cpp:41]   --->   Operation 126 'load' 'X_buf_29_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%X_buf_31_addr = getelementptr i16 %X_buf_31, i64 0, i64 %zext_ln1317"   --->   Operation 127 'getelementptr' 'X_buf_31_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (3.25ns)   --->   "%X_buf_31_load = load i8 %X_buf_31_addr" [conv_7x7.cpp:41]   --->   Operation 128 'load' 'X_buf_31_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%X_buf_33_addr = getelementptr i16 %X_buf_33, i64 0, i64 %zext_ln1317"   --->   Operation 129 'getelementptr' 'X_buf_33_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (3.25ns)   --->   "%X_buf_33_load = load i8 %X_buf_33_addr" [conv_7x7.cpp:41]   --->   Operation 130 'load' 'X_buf_33_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%X_buf_35_addr = getelementptr i16 %X_buf_35, i64 0, i64 %zext_ln1317"   --->   Operation 131 'getelementptr' 'X_buf_35_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 132 [2/2] (3.25ns)   --->   "%X_buf_35_load = load i8 %X_buf_35_addr" [conv_7x7.cpp:41]   --->   Operation 132 'load' 'X_buf_35_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%X_buf_37_addr = getelementptr i16 %X_buf_37, i64 0, i64 %zext_ln1317"   --->   Operation 133 'getelementptr' 'X_buf_37_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (3.25ns)   --->   "%X_buf_37_load = load i8 %X_buf_37_addr" [conv_7x7.cpp:41]   --->   Operation 134 'load' 'X_buf_37_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%X_buf_39_addr = getelementptr i16 %X_buf_39, i64 0, i64 %zext_ln1317"   --->   Operation 135 'getelementptr' 'X_buf_39_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (3.25ns)   --->   "%X_buf_39_load = load i8 %X_buf_39_addr" [conv_7x7.cpp:41]   --->   Operation 136 'load' 'X_buf_39_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%X_buf_40_addr = getelementptr i16 %X_buf_40, i64 0, i64 %zext_ln1317"   --->   Operation 137 'getelementptr' 'X_buf_40_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (3.25ns)   --->   "%X_buf_40_load = load i8 %X_buf_40_addr" [conv_7x7.cpp:41]   --->   Operation 138 'load' 'X_buf_40_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%X_buf_41_addr = getelementptr i16 %X_buf_41, i64 0, i64 %zext_ln1317"   --->   Operation 139 'getelementptr' 'X_buf_41_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (3.25ns)   --->   "%X_buf_41_load = load i8 %X_buf_41_addr" [conv_7x7.cpp:41]   --->   Operation 140 'load' 'X_buf_41_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%X_buf_42_addr = getelementptr i16 %X_buf_42, i64 0, i64 %zext_ln1317"   --->   Operation 141 'getelementptr' 'X_buf_42_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 142 [2/2] (3.25ns)   --->   "%X_buf_42_load = load i8 %X_buf_42_addr" [conv_7x7.cpp:41]   --->   Operation 142 'load' 'X_buf_42_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%X_buf_43_addr = getelementptr i16 %X_buf_43, i64 0, i64 %zext_ln1317"   --->   Operation 143 'getelementptr' 'X_buf_43_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (3.25ns)   --->   "%X_buf_43_load = load i8 %X_buf_43_addr" [conv_7x7.cpp:41]   --->   Operation 144 'load' 'X_buf_43_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%X_buf_44_addr = getelementptr i16 %X_buf_44, i64 0, i64 %zext_ln1317"   --->   Operation 145 'getelementptr' 'X_buf_44_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (3.25ns)   --->   "%X_buf_44_load = load i8 %X_buf_44_addr" [conv_7x7.cpp:41]   --->   Operation 146 'load' 'X_buf_44_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_2 : Operation 147 [1/1] (1.87ns)   --->   "%add_ln1319 = add i7 %mul_ln1319, i7 14"   --->   Operation 147 'add' 'add_ln1319' <Predicate = (!icmp_ln41)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i7 %add_ln1319"   --->   Operation 148 'zext' 'zext_ln1319_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%W_buf_6_addr = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_1"   --->   Operation 149 'getelementptr' 'W_buf_6_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.87ns)   --->   "%add_ln1319_1 = add i7 %mul_ln1319, i7 15"   --->   Operation 150 'add' 'add_ln1319_1' <Predicate = (!icmp_ln41)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1319_2 = zext i7 %add_ln1319_1"   --->   Operation 151 'zext' 'zext_ln1319_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%W_buf_6_addr_1 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_2"   --->   Operation 152 'getelementptr' 'W_buf_6_addr_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.87ns)   --->   "%add_ln1319_2 = add i7 %mul_ln1319, i7 16"   --->   Operation 153 'add' 'add_ln1319_2' <Predicate = (!icmp_ln41)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1319_3 = zext i7 %add_ln1319_2"   --->   Operation 154 'zext' 'zext_ln1319_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%W_buf_6_addr_2 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_3"   --->   Operation 155 'getelementptr' 'W_buf_6_addr_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (3.25ns)   --->   "%W_buf_6_load = load i7 %W_buf_6_addr"   --->   Operation 156 'load' 'W_buf_6_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 157 [2/2] (3.25ns)   --->   "%W_buf_6_load_1 = load i7 %W_buf_6_addr_1"   --->   Operation 157 'load' 'W_buf_6_load_1' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_2 : Operation 158 [2/2] (3.25ns)   --->   "%W_buf_6_load_2 = load i7 %W_buf_6_addr_2"   --->   Operation 158 'load' 'W_buf_6_load_2' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>

State 3 <SV = 2> <Delay = 6.45>
ST_3 : Operation 159 [1/2] (3.25ns)   --->   "%X_buf_0_load = load i8 %X_buf_0_addr" [conv_7x7.cpp:41]   --->   Operation 159 'load' 'X_buf_0_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 160 [1/2] (3.25ns)   --->   "%X_buf_2_load = load i8 %X_buf_2_addr" [conv_7x7.cpp:41]   --->   Operation 160 'load' 'X_buf_2_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 161 [1/2] (3.25ns)   --->   "%X_buf_4_load = load i8 %X_buf_4_addr" [conv_7x7.cpp:41]   --->   Operation 161 'load' 'X_buf_4_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 162 [1/2] (3.25ns)   --->   "%X_buf_6_load = load i8 %X_buf_6_addr" [conv_7x7.cpp:41]   --->   Operation 162 'load' 'X_buf_6_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 163 [1/2] (3.25ns)   --->   "%X_buf_8_load = load i8 %X_buf_8_addr" [conv_7x7.cpp:41]   --->   Operation 163 'load' 'X_buf_8_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 164 [1/2] (3.25ns)   --->   "%X_buf_10_load = load i8 %X_buf_10_addr" [conv_7x7.cpp:41]   --->   Operation 164 'load' 'X_buf_10_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 165 [1/2] (3.25ns)   --->   "%X_buf_12_load = load i8 %X_buf_12_addr" [conv_7x7.cpp:41]   --->   Operation 165 'load' 'X_buf_12_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 166 [1/2] (3.25ns)   --->   "%X_buf_14_load = load i8 %X_buf_14_addr" [conv_7x7.cpp:41]   --->   Operation 166 'load' 'X_buf_14_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 167 [1/2] (3.25ns)   --->   "%X_buf_16_load = load i8 %X_buf_16_addr" [conv_7x7.cpp:41]   --->   Operation 167 'load' 'X_buf_16_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 168 [1/2] (3.25ns)   --->   "%X_buf_18_load = load i8 %X_buf_18_addr" [conv_7x7.cpp:41]   --->   Operation 168 'load' 'X_buf_18_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 169 [1/2] (3.25ns)   --->   "%X_buf_20_load = load i8 %X_buf_20_addr" [conv_7x7.cpp:41]   --->   Operation 169 'load' 'X_buf_20_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 170 [1/2] (3.25ns)   --->   "%X_buf_22_load = load i8 %X_buf_22_addr" [conv_7x7.cpp:41]   --->   Operation 170 'load' 'X_buf_22_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 171 [1/2] (3.25ns)   --->   "%X_buf_24_load = load i8 %X_buf_24_addr" [conv_7x7.cpp:41]   --->   Operation 171 'load' 'X_buf_24_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 172 [1/2] (3.25ns)   --->   "%X_buf_26_load = load i8 %X_buf_26_addr" [conv_7x7.cpp:41]   --->   Operation 172 'load' 'X_buf_26_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 173 [1/2] (3.25ns)   --->   "%X_buf_28_load = load i8 %X_buf_28_addr" [conv_7x7.cpp:41]   --->   Operation 173 'load' 'X_buf_28_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 174 [1/2] (3.25ns)   --->   "%X_buf_30_load = load i8 %X_buf_30_addr" [conv_7x7.cpp:41]   --->   Operation 174 'load' 'X_buf_30_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 175 [1/2] (3.25ns)   --->   "%X_buf_32_load = load i8 %X_buf_32_addr" [conv_7x7.cpp:41]   --->   Operation 175 'load' 'X_buf_32_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 176 [1/2] (3.25ns)   --->   "%X_buf_34_load = load i8 %X_buf_34_addr" [conv_7x7.cpp:41]   --->   Operation 176 'load' 'X_buf_34_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 177 [1/2] (3.25ns)   --->   "%X_buf_36_load = load i8 %X_buf_36_addr" [conv_7x7.cpp:41]   --->   Operation 177 'load' 'X_buf_36_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 178 [1/2] (3.25ns)   --->   "%X_buf_38_load = load i8 %X_buf_38_addr" [conv_7x7.cpp:41]   --->   Operation 178 'load' 'X_buf_38_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 179 [1/2] (3.25ns)   --->   "%X_buf_1_load = load i8 %X_buf_1_addr" [conv_7x7.cpp:41]   --->   Operation 179 'load' 'X_buf_1_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 180 [1/2] (3.25ns)   --->   "%X_buf_3_load = load i8 %X_buf_3_addr" [conv_7x7.cpp:41]   --->   Operation 180 'load' 'X_buf_3_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 181 [1/2] (3.25ns)   --->   "%X_buf_5_load = load i8 %X_buf_5_addr" [conv_7x7.cpp:41]   --->   Operation 181 'load' 'X_buf_5_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 182 [1/2] (3.25ns)   --->   "%X_buf_7_load = load i8 %X_buf_7_addr" [conv_7x7.cpp:41]   --->   Operation 182 'load' 'X_buf_7_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 183 [1/2] (3.25ns)   --->   "%X_buf_9_load = load i8 %X_buf_9_addr" [conv_7x7.cpp:41]   --->   Operation 183 'load' 'X_buf_9_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 184 [1/2] (3.25ns)   --->   "%X_buf_11_load = load i8 %X_buf_11_addr" [conv_7x7.cpp:41]   --->   Operation 184 'load' 'X_buf_11_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 185 [1/2] (3.25ns)   --->   "%X_buf_13_load = load i8 %X_buf_13_addr" [conv_7x7.cpp:41]   --->   Operation 185 'load' 'X_buf_13_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 186 [1/2] (3.25ns)   --->   "%X_buf_15_load = load i8 %X_buf_15_addr" [conv_7x7.cpp:41]   --->   Operation 186 'load' 'X_buf_15_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 187 [1/2] (3.25ns)   --->   "%X_buf_17_load = load i8 %X_buf_17_addr" [conv_7x7.cpp:41]   --->   Operation 187 'load' 'X_buf_17_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 188 [1/2] (3.25ns)   --->   "%X_buf_19_load = load i8 %X_buf_19_addr" [conv_7x7.cpp:41]   --->   Operation 188 'load' 'X_buf_19_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 189 [1/2] (3.25ns)   --->   "%X_buf_21_load = load i8 %X_buf_21_addr" [conv_7x7.cpp:41]   --->   Operation 189 'load' 'X_buf_21_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 190 [1/2] (3.25ns)   --->   "%X_buf_23_load = load i8 %X_buf_23_addr" [conv_7x7.cpp:41]   --->   Operation 190 'load' 'X_buf_23_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 191 [1/2] (3.25ns)   --->   "%X_buf_25_load = load i8 %X_buf_25_addr" [conv_7x7.cpp:41]   --->   Operation 191 'load' 'X_buf_25_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 192 [1/2] (3.25ns)   --->   "%X_buf_27_load = load i8 %X_buf_27_addr" [conv_7x7.cpp:41]   --->   Operation 192 'load' 'X_buf_27_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 193 [1/2] (3.25ns)   --->   "%X_buf_29_load = load i8 %X_buf_29_addr" [conv_7x7.cpp:41]   --->   Operation 193 'load' 'X_buf_29_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 194 [1/2] (3.25ns)   --->   "%X_buf_31_load = load i8 %X_buf_31_addr" [conv_7x7.cpp:41]   --->   Operation 194 'load' 'X_buf_31_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 195 [1/2] (3.25ns)   --->   "%X_buf_33_load = load i8 %X_buf_33_addr" [conv_7x7.cpp:41]   --->   Operation 195 'load' 'X_buf_33_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 196 [1/2] (3.25ns)   --->   "%X_buf_35_load = load i8 %X_buf_35_addr" [conv_7x7.cpp:41]   --->   Operation 196 'load' 'X_buf_35_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 197 [1/2] (3.25ns)   --->   "%X_buf_37_load = load i8 %X_buf_37_addr" [conv_7x7.cpp:41]   --->   Operation 197 'load' 'X_buf_37_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 198 [1/2] (3.25ns)   --->   "%X_buf_39_load = load i8 %X_buf_39_addr" [conv_7x7.cpp:41]   --->   Operation 198 'load' 'X_buf_39_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 199 [1/2] (3.25ns)   --->   "%X_buf_40_load = load i8 %X_buf_40_addr" [conv_7x7.cpp:41]   --->   Operation 199 'load' 'X_buf_40_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 200 [1/2] (3.25ns)   --->   "%X_buf_41_load = load i8 %X_buf_41_addr" [conv_7x7.cpp:41]   --->   Operation 200 'load' 'X_buf_41_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 201 [1/2] (3.25ns)   --->   "%X_buf_42_load = load i8 %X_buf_42_addr" [conv_7x7.cpp:41]   --->   Operation 201 'load' 'X_buf_42_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 202 [1/2] (3.25ns)   --->   "%X_buf_43_load = load i8 %X_buf_43_addr" [conv_7x7.cpp:41]   --->   Operation 202 'load' 'X_buf_43_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 203 [1/2] (3.25ns)   --->   "%X_buf_44_load = load i8 %X_buf_44_addr" [conv_7x7.cpp:41]   --->   Operation 203 'load' 'X_buf_44_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 156> <RAM>
ST_3 : Operation 204 [1/1] (1.82ns)   --->   "%indvars_iv_next295 = add i6 %select_ln41_1, i6 2" [conv_7x7.cpp:41]   --->   Operation 204 'add' 'indvars_iv_next295' <Predicate = (!icmp_ln41 & and_ln41)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (1.18ns)   --->   "%select_ln44_2 = select i1 %and_ln41, i6 %indvars_iv_next295, i6 %select_ln41_1" [conv_7x7.cpp:44]   --->   Operation 205 'select' 'select_ln44_2' <Predicate = (!icmp_ln41)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (1.87ns)   --->   "%add_ln1319_3 = add i7 %mul_ln1319, i7 17"   --->   Operation 206 'add' 'add_ln1319_3' <Predicate = (!icmp_ln41)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln1319_4 = zext i7 %add_ln1319_3"   --->   Operation 207 'zext' 'zext_ln1319_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%W_buf_6_addr_3 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_4"   --->   Operation 208 'getelementptr' 'W_buf_6_addr_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (1.87ns)   --->   "%add_ln1319_5 = add i7 %mul_ln1319, i7 19"   --->   Operation 209 'add' 'add_ln1319_5' <Predicate = (!icmp_ln41)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1319_6 = zext i7 %add_ln1319_5"   --->   Operation 210 'zext' 'zext_ln1319_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%W_buf_6_addr_5 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_6"   --->   Operation 211 'getelementptr' 'W_buf_6_addr_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.87ns)   --->   "%add_ln1319_6 = add i7 %mul_ln1319, i7 20"   --->   Operation 212 'add' 'add_ln1319_6' <Predicate = (!icmp_ln41)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1319_7 = zext i7 %add_ln1319_6"   --->   Operation 213 'zext' 'zext_ln1319_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%W_buf_6_addr_6 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_7"   --->   Operation 214 'getelementptr' 'W_buf_6_addr_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (3.20ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_0_load, i16 0, i16 %X_buf_2_load, i16 0, i16 %X_buf_4_load, i16 0, i16 %X_buf_6_load, i16 0, i16 %X_buf_8_load, i16 0, i16 %X_buf_10_load, i16 0, i16 %X_buf_12_load, i16 0, i16 %X_buf_14_load, i16 0, i16 %X_buf_16_load, i16 0, i16 %X_buf_18_load, i16 0, i16 %X_buf_20_load, i16 0, i16 %X_buf_22_load, i16 0, i16 %X_buf_24_load, i16 0, i16 %X_buf_26_load, i16 0, i16 %X_buf_28_load, i16 0, i16 %X_buf_30_load, i16 0, i16 %X_buf_32_load, i16 0, i16 %X_buf_34_load, i16 0, i16 %X_buf_36_load, i16 0, i16 %X_buf_38_load, i6 %select_ln44_2"   --->   Operation 215 'mux' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/2] (3.25ns)   --->   "%W_buf_6_load = load i7 %W_buf_6_addr"   --->   Operation 216 'load' 'W_buf_6_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 217 [1/1] (3.20ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_1_load, i16 0, i16 %X_buf_3_load, i16 0, i16 %X_buf_5_load, i16 0, i16 %X_buf_7_load, i16 0, i16 %X_buf_9_load, i16 0, i16 %X_buf_11_load, i16 0, i16 %X_buf_13_load, i16 0, i16 %X_buf_15_load, i16 0, i16 %X_buf_17_load, i16 0, i16 %X_buf_19_load, i16 0, i16 %X_buf_21_load, i16 0, i16 %X_buf_23_load, i16 0, i16 %X_buf_25_load, i16 0, i16 %X_buf_27_load, i16 0, i16 %X_buf_29_load, i16 0, i16 %X_buf_31_load, i16 0, i16 %X_buf_33_load, i16 0, i16 %X_buf_35_load, i16 0, i16 %X_buf_37_load, i16 0, i16 %X_buf_39_load, i6 %select_ln44_2"   --->   Operation 217 'mux' 'tmp_1' <Predicate = (!icmp_ln41)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/2] (3.25ns)   --->   "%W_buf_6_load_1 = load i7 %W_buf_6_addr_1"   --->   Operation 218 'load' 'W_buf_6_load_1' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 219 [1/1] (3.20ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_2_load, i16 0, i16 %X_buf_4_load, i16 0, i16 %X_buf_6_load, i16 0, i16 %X_buf_8_load, i16 0, i16 %X_buf_10_load, i16 0, i16 %X_buf_12_load, i16 0, i16 %X_buf_14_load, i16 0, i16 %X_buf_16_load, i16 0, i16 %X_buf_18_load, i16 0, i16 %X_buf_20_load, i16 0, i16 %X_buf_22_load, i16 0, i16 %X_buf_24_load, i16 0, i16 %X_buf_26_load, i16 0, i16 %X_buf_28_load, i16 0, i16 %X_buf_30_load, i16 0, i16 %X_buf_32_load, i16 0, i16 %X_buf_34_load, i16 0, i16 %X_buf_36_load, i16 0, i16 %X_buf_38_load, i16 0, i16 %X_buf_40_load, i6 %select_ln44_2"   --->   Operation 219 'mux' 'tmp_2' <Predicate = (!icmp_ln41)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/2] (3.25ns)   --->   "%W_buf_6_load_2 = load i7 %W_buf_6_addr_2"   --->   Operation 220 'load' 'W_buf_6_load_2' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 221 [1/1] (3.20ns)   --->   "%tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_3_load, i16 0, i16 %X_buf_5_load, i16 0, i16 %X_buf_7_load, i16 0, i16 %X_buf_9_load, i16 0, i16 %X_buf_11_load, i16 0, i16 %X_buf_13_load, i16 0, i16 %X_buf_15_load, i16 0, i16 %X_buf_17_load, i16 0, i16 %X_buf_19_load, i16 0, i16 %X_buf_21_load, i16 0, i16 %X_buf_23_load, i16 0, i16 %X_buf_25_load, i16 0, i16 %X_buf_27_load, i16 0, i16 %X_buf_29_load, i16 0, i16 %X_buf_31_load, i16 0, i16 %X_buf_33_load, i16 0, i16 %X_buf_35_load, i16 0, i16 %X_buf_37_load, i16 0, i16 %X_buf_39_load, i16 0, i16 %X_buf_41_load, i6 %select_ln44_2"   --->   Operation 221 'mux' 'tmp_3' <Predicate = (!icmp_ln41)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 222 [2/2] (3.25ns)   --->   "%W_buf_6_load_3 = load i7 %W_buf_6_addr_3"   --->   Operation 222 'load' 'W_buf_6_load_3' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 223 [1/1] (3.20ns)   --->   "%tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_4_load, i16 0, i16 %X_buf_6_load, i16 0, i16 %X_buf_8_load, i16 0, i16 %X_buf_10_load, i16 0, i16 %X_buf_12_load, i16 0, i16 %X_buf_14_load, i16 0, i16 %X_buf_16_load, i16 0, i16 %X_buf_18_load, i16 0, i16 %X_buf_20_load, i16 0, i16 %X_buf_22_load, i16 0, i16 %X_buf_24_load, i16 0, i16 %X_buf_26_load, i16 0, i16 %X_buf_28_load, i16 0, i16 %X_buf_30_load, i16 0, i16 %X_buf_32_load, i16 0, i16 %X_buf_34_load, i16 0, i16 %X_buf_36_load, i16 0, i16 %X_buf_38_load, i16 0, i16 %X_buf_40_load, i16 0, i16 %X_buf_42_load, i6 %select_ln44_2"   --->   Operation 223 'mux' 'tmp_4' <Predicate = (!icmp_ln41)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (3.20ns)   --->   "%tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_5_load, i16 0, i16 %X_buf_7_load, i16 0, i16 %X_buf_9_load, i16 0, i16 %X_buf_11_load, i16 0, i16 %X_buf_13_load, i16 0, i16 %X_buf_15_load, i16 0, i16 %X_buf_17_load, i16 0, i16 %X_buf_19_load, i16 0, i16 %X_buf_21_load, i16 0, i16 %X_buf_23_load, i16 0, i16 %X_buf_25_load, i16 0, i16 %X_buf_27_load, i16 0, i16 %X_buf_29_load, i16 0, i16 %X_buf_31_load, i16 0, i16 %X_buf_33_load, i16 0, i16 %X_buf_35_load, i16 0, i16 %X_buf_37_load, i16 0, i16 %X_buf_39_load, i16 0, i16 %X_buf_41_load, i16 0, i16 %X_buf_43_load, i6 %select_ln44_2"   --->   Operation 224 'mux' 'tmp_5' <Predicate = (!icmp_ln41)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [2/2] (3.25ns)   --->   "%W_buf_6_load_5 = load i7 %W_buf_6_addr_5"   --->   Operation 225 'load' 'W_buf_6_load_5' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 226 [1/1] (3.20ns)   --->   "%tmp_6 = mux i16 @_ssdm_op_Mux.ap_auto.39i16.i6, i16 %X_buf_6_load, i16 0, i16 %X_buf_8_load, i16 0, i16 %X_buf_10_load, i16 0, i16 %X_buf_12_load, i16 0, i16 %X_buf_14_load, i16 0, i16 %X_buf_16_load, i16 0, i16 %X_buf_18_load, i16 0, i16 %X_buf_20_load, i16 0, i16 %X_buf_22_load, i16 0, i16 %X_buf_24_load, i16 0, i16 %X_buf_26_load, i16 0, i16 %X_buf_28_load, i16 0, i16 %X_buf_30_load, i16 0, i16 %X_buf_32_load, i16 0, i16 %X_buf_34_load, i16 0, i16 %X_buf_36_load, i16 0, i16 %X_buf_38_load, i16 0, i16 %X_buf_40_load, i16 0, i16 %X_buf_42_load, i16 0, i16 %X_buf_44_load, i6 %select_ln44_2"   --->   Operation 226 'mux' 'tmp_6' <Predicate = (!icmp_ln41)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [2/2] (3.25ns)   --->   "%W_buf_6_load_6 = load i7 %W_buf_6_addr_6"   --->   Operation 227 'load' 'W_buf_6_load_6' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [conv_7x7.cpp:44]   --->   Operation 228 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln41 & !icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (1.65ns)   --->   "%add_ln47 = add i3 %select_ln44, i3 1" [conv_7x7.cpp:47]   --->   Operation 229 'add' 'add_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (1.91ns)   --->   "%add_ln44_1 = add i8 %indvar_flatten_load, i8 1" [conv_7x7.cpp:44]   --->   Operation 230 'add' 'add_ln44_1' <Predicate = (!icmp_ln41 & !icmp_ln44)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (1.24ns)   --->   "%select_ln44_3 = select i1 %icmp_ln44, i8 1, i8 %add_ln44_1" [conv_7x7.cpp:44]   --->   Operation 231 'select' 'select_ln44_3' <Predicate = (!icmp_ln41)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (1.58ns)   --->   "%store_ln47 = store i11 %add_ln41_1, i11 %indvar_flatten71" [conv_7x7.cpp:47]   --->   Operation 232 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.58>
ST_3 : Operation 233 [1/1] (1.58ns)   --->   "%store_ln47 = store i8 %select_ln44_3, i8 %indvar_flatten" [conv_7x7.cpp:47]   --->   Operation 233 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.58>
ST_3 : Operation 234 [1/1] (1.58ns)   --->   "%store_ln47 = store i6 %select_ln44_2, i6 %w" [conv_7x7.cpp:47]   --->   Operation 234 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.58>
ST_3 : Operation 235 [1/1] (1.58ns)   --->   "%store_ln47 = store i3 %add_ln47, i3 %kernel" [conv_7x7.cpp:47]   --->   Operation 235 'store' 'store_ln47' <Predicate = (!icmp_ln41)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.38>
ST_4 : Operation 236 [1/1] (1.82ns)   --->   "%indvars_iv_next305 = add i6 %h_load, i6 2"   --->   Operation 236 'add' 'indvars_iv_next305' <Predicate = (icmp_ln44)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (1.18ns)   --->   "%select_ln41_5 = select i1 %icmp_ln44, i6 %indvars_iv_next305, i6 %h_load" [conv_7x7.cpp:41]   --->   Operation 237 'select' 'select_ln41_5' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (1.87ns)   --->   "%add_ln1319_4 = add i7 %mul_ln1319, i7 18"   --->   Operation 238 'add' 'add_ln1319_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln1319_5 = zext i7 %add_ln1319_4"   --->   Operation 239 'zext' 'zext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%W_buf_6_addr_4 = getelementptr i16 %W_buf_6, i64 0, i64 %zext_ln1319_5"   --->   Operation 240 'getelementptr' 'W_buf_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i16 %tmp"   --->   Operation 241 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln864_1 = sext i16 %W_buf_6_load"   --->   Operation 242 'sext' 'sext_ln864_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864"   --->   Operation 243 'mul' 'mul_ln864' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln864_2 = sext i16 %tmp_1"   --->   Operation 244 'sext' 'sext_ln864_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln864_3 = sext i16 %W_buf_6_load_1"   --->   Operation 245 'sext' 'sext_ln864_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_1 = mul i29 %sext_ln864_3, i29 %sext_ln864_2"   --->   Operation 246 'mul' 'mul_ln864_1' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln864_4 = sext i16 %tmp_2"   --->   Operation 247 'sext' 'sext_ln864_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln864_5 = sext i16 %W_buf_6_load_2"   --->   Operation 248 'sext' 'sext_ln864_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_2 = mul i29 %sext_ln864_5, i29 %sext_ln864_4"   --->   Operation 249 'mul' 'mul_ln864_2' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 250 [1/2] (3.25ns)   --->   "%W_buf_6_load_3 = load i7 %W_buf_6_addr_3"   --->   Operation 250 'load' 'W_buf_6_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 251 [2/2] (3.25ns)   --->   "%W_buf_6_load_4 = load i7 %W_buf_6_addr_4"   --->   Operation 251 'load' 'W_buf_6_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 252 [1/2] (3.25ns)   --->   "%W_buf_6_load_5 = load i7 %W_buf_6_addr_5"   --->   Operation 252 'load' 'W_buf_6_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 253 [1/2] (3.25ns)   --->   "%W_buf_6_load_6 = load i7 %W_buf_6_addr_6"   --->   Operation 253 'load' 'W_buf_6_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_4 : Operation 254 [1/1] (1.58ns)   --->   "%store_ln47 = store i6 %select_ln41_5, i6 %h" [conv_7x7.cpp:47]   --->   Operation 254 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864, i32 13, i32 28"   --->   Operation 255 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_1, i32 13, i32 28"   --->   Operation 256 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln864_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_2, i32 13, i32 28"   --->   Operation 257 'partselect' 'trunc_ln864_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1317 = sext i16 %tmp_3"   --->   Operation 258 'sext' 'sext_ln1317' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1317_1 = sext i16 %W_buf_6_load_3"   --->   Operation 259 'sext' 'sext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln1317 = mul i28 %sext_ln1317_1, i28 %sext_ln1317"   --->   Operation 260 'mul' 'mul_ln1317' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 261 [1/2] (3.25ns)   --->   "%W_buf_6_load_4 = load i7 %W_buf_6_addr_4"   --->   Operation 261 'load' 'W_buf_6_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 84> <RAM>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln864_8 = sext i16 %tmp_5"   --->   Operation 262 'sext' 'sext_ln864_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln864_9 = sext i16 %W_buf_6_load_5"   --->   Operation 263 'sext' 'sext_ln864_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_4 = mul i29 %sext_ln864_9, i29 %sext_ln864_8"   --->   Operation 264 'mul' 'mul_ln864_4' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln864_10 = sext i16 %tmp_6"   --->   Operation 265 'sext' 'sext_ln864_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln864_11 = sext i16 %W_buf_6_load_6"   --->   Operation 266 'sext' 'sext_ln864_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_5 = mul i29 %sext_ln864_11, i29 %sext_ln864_10"   --->   Operation 267 'mul' 'mul_ln864_5' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%ow_load = load i5 %ow" [conv_7x7.cpp:41]   --->   Operation 268 'load' 'ow_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%oh_load = load i5 %oh" [conv_7x7.cpp:41]   --->   Operation 269 'load' 'oh_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (1.78ns)   --->   "%add_ln41 = add i5 %oh_load, i5 1" [conv_7x7.cpp:41]   --->   Operation 270 'add' 'add_ln41' <Predicate = (icmp_ln44)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 271 [1/1] (1.21ns)   --->   "%select_ln41 = select i1 %icmp_ln44, i5 0, i5 %ow_load" [conv_7x7.cpp:41]   --->   Operation 271 'select' 'select_ln41' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 272 [1/1] (1.21ns)   --->   "%select_ln41_2 = select i1 %icmp_ln44, i5 %add_ln41, i5 %oh_load" [conv_7x7.cpp:41]   --->   Operation 272 'select' 'select_ln41_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 273 [1/1] (1.78ns)   --->   "%add_ln44 = add i5 %select_ln41, i5 1" [conv_7x7.cpp:44]   --->   Operation 273 'add' 'add_ln44' <Predicate = (and_ln41)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/1] (1.21ns)   --->   "%select_ln44_1 = select i1 %and_ln41, i5 %add_ln44, i5 %select_ln41" [conv_7x7.cpp:44]   --->   Operation 274 'select' 'select_ln44_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln864_6 = sext i16 %tmp_4"   --->   Operation 275 'sext' 'sext_ln864_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln864_7 = sext i16 %W_buf_6_load_4"   --->   Operation 276 'sext' 'sext_ln864_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_3 = mul i29 %sext_ln864_7, i29 %sext_ln864_6"   --->   Operation 277 'mul' 'mul_ln864_3' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln864_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_4, i32 13, i32 28"   --->   Operation 278 'partselect' 'trunc_ln864_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln864_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_5, i32 13, i32 28"   --->   Operation 279 'partselect' 'trunc_ln864_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i15 @_ssdm_op_PartSelect.i15.i28.i32.i32, i28 %mul_ln1317, i32 13, i32 27"   --->   Operation 280 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%factor = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %tmp_8, i1 0"   --->   Operation 281 'bitconcatenate' 'factor' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (2.07ns)   --->   "%add_ln859 = add i16 %trunc_ln864_4, i16 %factor"   --->   Operation 282 'add' 'add_ln859' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_2 = add i16 %trunc_ln864_1, i16 %trunc_ln864_2"   --->   Operation 283 'add' 'add_ln859_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 284 [1/1] (2.07ns)   --->   "%add_ln859_3 = add i16 %trunc_ln3, i16 %trunc_ln864_5"   --->   Operation 284 'add' 'add_ln859_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_4 = add i16 %add_ln859_3, i16 %add_ln859_2"   --->   Operation 285 'add' 'add_ln859_4' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 286 [1/1] (1.58ns)   --->   "%store_ln47 = store i5 %select_ln41_2, i5 %oh" [conv_7x7.cpp:47]   --->   Operation 286 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln47 = store i5 %select_ln44_1, i5 %ow" [conv_7x7.cpp:47]   --->   Operation 287 'store' 'store_ln47' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body8" [conv_7x7.cpp:47]   --->   Operation 288 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%ret_ln107 = ret" [conv_7x7.cpp:107]   --->   Operation 342 'ret' 'ret_ln107' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.15>
ST_7 : Operation 289 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @HEIGHT_WIDTH_KERNEL_str"   --->   Operation 289 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 290 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln41_2, i4 0" [conv_7x7.cpp:41]   --->   Operation 291 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln41_2, i2 0" [conv_7x7.cpp:41]   --->   Operation 292 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i7 %tmp_7" [conv_7x7.cpp:41]   --->   Operation 293 'zext' 'tmp_11_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_66 = add i9 %tmp_s, i9 %tmp_11_cast" [conv_7x7.cpp:41]   --->   Operation 294 'add' 'empty_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 295 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WIDTH_KERNEL_str"   --->   Operation 296 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%select_ln44_1_cast = zext i5 %select_ln44_1" [conv_7x7.cpp:44]   --->   Operation 297 'zext' 'select_ln44_1_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%empty_67 = add i9 %empty_66, i9 %select_ln44_1_cast" [conv_7x7.cpp:41]   --->   Operation 298 'add' 'empty_67' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 299 [1/1] (0.00ns)   --->   "%p_cast = zext i9 %empty_67" [conv_7x7.cpp:41]   --->   Operation 299 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%Y_buf_0_addr = getelementptr i16 %Y_buf_0, i64 0, i64 %p_cast" [conv_7x7.cpp:41]   --->   Operation 300 'getelementptr' 'Y_buf_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 301 [1/1] (0.00ns)   --->   "%Y_buf_1_addr = getelementptr i16 %Y_buf_1, i64 0, i64 %p_cast" [conv_7x7.cpp:41]   --->   Operation 301 'getelementptr' 'Y_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%Y_buf_2_addr = getelementptr i16 %Y_buf_2, i64 0, i64 %p_cast" [conv_7x7.cpp:41]   --->   Operation 302 'getelementptr' 'Y_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%Y_buf_3_addr = getelementptr i16 %Y_buf_3, i64 0, i64 %p_cast" [conv_7x7.cpp:41]   --->   Operation 303 'getelementptr' 'Y_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 304 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [conv_7x7.cpp:47]   --->   Operation 305 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_3, i32 13, i32 28"   --->   Operation 306 'partselect' 'trunc_ln864_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_1 = add i16 %add_ln859, i16 %trunc_ln864_3"   --->   Operation 307 'add' 'add_ln859_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 308 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%lhs = add i16 %add_ln859_4, i16 %add_ln859_1"   --->   Operation 308 'add' 'lhs' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 309 [1/1] (3.25ns)   --->   "%store_ln77 = store i16 %lhs, i9 %Y_buf_2_addr" [conv_7x7.cpp:77]   --->   Operation 309 'store' 'store_ln77' <Predicate = (trunc_ln51 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx122.0.0.014.exit1097"   --->   Operation 310 'br' 'br_ln0' <Predicate = (trunc_ln51 == 2)> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (3.25ns)   --->   "%store_ln77 = store i16 %lhs, i9 %Y_buf_1_addr" [conv_7x7.cpp:77]   --->   Operation 311 'store' 'store_ln77' <Predicate = (trunc_ln51 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_7 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx122.0.0.014.exit1097"   --->   Operation 312 'br' 'br_ln0' <Predicate = (trunc_ln51 == 1)> <Delay = 0.00>
ST_7 : Operation 313 [1/1] (3.25ns)   --->   "%store_ln77 = store i16 %lhs, i9 %Y_buf_0_addr" [conv_7x7.cpp:77]   --->   Operation 313 'store' 'store_ln77' <Predicate = (trunc_ln51 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx122.0.0.014.exit1097"   --->   Operation 314 'br' 'br_ln0' <Predicate = (trunc_ln51 == 0)> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (3.25ns)   --->   "%store_ln77 = store i16 %lhs, i9 %Y_buf_3_addr" [conv_7x7.cpp:77]   --->   Operation 315 'store' 'store_ln77' <Predicate = (trunc_ln51 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx122.0.0.014.exit1097"   --->   Operation 316 'br' 'br_ln0' <Predicate = (trunc_ln51 == 3)> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i16 %lhs"   --->   Operation 317 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (2.07ns)   --->   "%sub_ln1466 = sub i17 0, i17 %sext_ln859"   --->   Operation 318 'sub' 'sub_ln1466' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 319 [1/1] (2.07ns)   --->   "%add_ln859_6 = add i16 %rhs, i16 %lhs"   --->   Operation 319 'add' 'add_ln859_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 320 [1/1] (0.95ns)   --->   "%switch_ln859 = switch i2 %trunc_ln51, void %arrayidx122.0.0.014.case.31114, i2 0, void %arrayidx122.0.0.014.case.01111, i2 1, void %arrayidx122.0.0.014.case.11112, i2 2, void %arrayidx122.0.0.014.case.21113"   --->   Operation 320 'switch' 'switch_ln859' <Predicate = true> <Delay = 0.95>

State 8 <SV = 7> <Delay = 5.68>
ST_8 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i16 %rhs"   --->   Operation 321 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 322 [1/1] (2.43ns)   --->   "%icmp_ln1466 = icmp_eq  i17 %sext_ln859_1, i17 %sub_ln1466"   --->   Operation 322 'icmp' 'icmp_ln1466' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln854 = br i1 %icmp_ln1466, void %if.end.i.i, void %if.then.i.i"   --->   Operation 323 'br' 'br_ln854' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 324 [1/1] (0.95ns)   --->   "%switch_ln854 = switch i2 %trunc_ln51, void %arrayidx122.0.0.014.case.31119, i2 0, void %arrayidx122.0.0.014.case.01116, i2 1, void %arrayidx122.0.0.014.case.11117, i2 2, void %arrayidx122.0.0.014.case.21118"   --->   Operation 324 'switch' 'switch_ln854' <Predicate = (icmp_ln1466)> <Delay = 0.95>
ST_8 : Operation 325 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i9 %Y_buf_2_addr"   --->   Operation 325 'store' 'store_ln854' <Predicate = (trunc_ln51 == 2 & icmp_ln1466)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_8 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln854 = br void %arrayidx122.0.0.014.exit1115"   --->   Operation 326 'br' 'br_ln854' <Predicate = (trunc_ln51 == 2 & icmp_ln1466)> <Delay = 0.00>
ST_8 : Operation 327 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i9 %Y_buf_1_addr"   --->   Operation 327 'store' 'store_ln854' <Predicate = (trunc_ln51 == 1 & icmp_ln1466)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_8 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln854 = br void %arrayidx122.0.0.014.exit1115"   --->   Operation 328 'br' 'br_ln854' <Predicate = (trunc_ln51 == 1 & icmp_ln1466)> <Delay = 0.00>
ST_8 : Operation 329 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i9 %Y_buf_0_addr"   --->   Operation 329 'store' 'store_ln854' <Predicate = (trunc_ln51 == 0 & icmp_ln1466)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_8 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln854 = br void %arrayidx122.0.0.014.exit1115"   --->   Operation 330 'br' 'br_ln854' <Predicate = (trunc_ln51 == 0 & icmp_ln1466)> <Delay = 0.00>
ST_8 : Operation 331 [1/1] (3.25ns)   --->   "%store_ln854 = store i16 0, i9 %Y_buf_3_addr"   --->   Operation 331 'store' 'store_ln854' <Predicate = (trunc_ln51 == 3 & icmp_ln1466)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_8 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln854 = br void %arrayidx122.0.0.014.exit1115"   --->   Operation 332 'br' 'br_ln854' <Predicate = (trunc_ln51 == 3 & icmp_ln1466)> <Delay = 0.00>
ST_8 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln854 = br void %if.end.i.i"   --->   Operation 333 'br' 'br_ln854' <Predicate = (icmp_ln1466)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 334 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859_6, i9 %Y_buf_2_addr"   --->   Operation 334 'store' 'store_ln859' <Predicate = (trunc_ln51 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln859 = br void %arrayidx122.0.0.014.exit1110"   --->   Operation 335 'br' 'br_ln859' <Predicate = (trunc_ln51 == 2)> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859_6, i9 %Y_buf_1_addr"   --->   Operation 336 'store' 'store_ln859' <Predicate = (trunc_ln51 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_9 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln859 = br void %arrayidx122.0.0.014.exit1110"   --->   Operation 337 'br' 'br_ln859' <Predicate = (trunc_ln51 == 1)> <Delay = 0.00>
ST_9 : Operation 338 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859_6, i9 %Y_buf_0_addr"   --->   Operation 338 'store' 'store_ln859' <Predicate = (trunc_ln51 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln859 = br void %arrayidx122.0.0.014.exit1110"   --->   Operation 339 'br' 'br_ln859' <Predicate = (trunc_ln51 == 0)> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (3.25ns)   --->   "%store_ln859 = store i16 %add_ln859_6, i9 %Y_buf_3_addr"   --->   Operation 340 'store' 'store_ln859' <Predicate = (trunc_ln51 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln859 = br void %arrayidx122.0.0.014.exit1110"   --->   Operation 341 'br' 'br_ln859' <Predicate = (trunc_ln51 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.29ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [58]  (0 ns)
	'load' operation ('indvar_flatten_load_3', conv_7x7.cpp:44) on local variable 'indvar_flatten' [84]  (0 ns)
	'icmp' operation ('icmp_ln44', conv_7x7.cpp:44) [91]  (1.55 ns)
	'xor' operation ('xor_ln41', conv_7x7.cpp:41) [195]  (0 ns)
	'and' operation ('and_ln41', conv_7x7.cpp:41) [197]  (0.978 ns)
	'or' operation ('or_ln44', conv_7x7.cpp:44) [202]  (0 ns)
	'select' operation ('select_ln44', conv_7x7.cpp:44) [203]  (0.98 ns)
	'mul' operation ('mul_ln1319') [215]  (3.78 ns)

 <State 2>: 6.99ns
The critical path consists of the following:
	'load' operation ('h_load') on local variable 'h' [85]  (0 ns)
	'add' operation ('add_ln41_2', conv_7x7.cpp:41) [100]  (1.83 ns)
	'add' operation ('add_ln41_3', conv_7x7.cpp:41) [102]  (1.92 ns)
	'getelementptr' operation ('X_buf_0_addr') [104]  (0 ns)
	'load' operation ('X_buf_0_load', conv_7x7.cpp:41) on array 'X_buf_0' [105]  (3.25 ns)

 <State 3>: 6.46ns
The critical path consists of the following:
	'load' operation ('X_buf_0_load', conv_7x7.cpp:41) on array 'X_buf_0' [105]  (3.25 ns)
	'mux' operation ('tmp') [239]  (3.21 ns)

 <State 4>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[243] ('mul_ln864') [243]  (6.38 ns)

 <State 5>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[261] ('mul_ln1317') [261]  (6.38 ns)

 <State 6>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[266] ('mul_ln864_3') [266]  (6.38 ns)

 <State 7>: 7.16ns
The critical path consists of the following:
	'add' operation ('add_ln859_1') [283]  (0 ns)
	'add' operation ('lhs') [287]  (3.9 ns)
	'store' operation ('store_ln77', conv_7x7.cpp:77) of variable 'lhs' on array 'Y_buf_3' [299]  (3.25 ns)

 <State 8>: 5.69ns
The critical path consists of the following:
	'store' operation ('store_ln854') of constant 0 on array 'Y_buf_2' [311]  (3.25 ns)
	blocking operation 2.43 ns on control path)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln859') of variable 'add_ln859_6' on array 'Y_buf_0' [334]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
