
PWM_INPUdefinitiu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b6c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08002c2c  08002c2c  00012c2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002cc8  08002cc8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08002cc8  08002cc8  00012cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002cd0  08002cd0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002cd0  08002cd0  00012cd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002cd4  08002cd4  00012cd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002cd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  2000000c  08002ce4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000007c  08002ce4  0002007c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000710a  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013df  00000000  00000000  0002713e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000798  00000000  00000000  00028520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006f0  00000000  00000000  00028cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000fe87  00000000  00000000  000293a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007f23  00000000  00000000  0003922f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00063112  00000000  00000000  00041152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a4264  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b58  00000000  00000000  000a42b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002c14 	.word	0x08002c14

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002c14 	.word	0x08002c14

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4647      	mov	r7, r8
 8000266:	b580      	push	{r7, lr}
 8000268:	0007      	movs	r7, r0
 800026a:	4699      	mov	r9, r3
 800026c:	0c3b      	lsrs	r3, r7, #16
 800026e:	469c      	mov	ip, r3
 8000270:	0413      	lsls	r3, r2, #16
 8000272:	0c1b      	lsrs	r3, r3, #16
 8000274:	001d      	movs	r5, r3
 8000276:	000e      	movs	r6, r1
 8000278:	4661      	mov	r1, ip
 800027a:	0400      	lsls	r0, r0, #16
 800027c:	0c14      	lsrs	r4, r2, #16
 800027e:	0c00      	lsrs	r0, r0, #16
 8000280:	4345      	muls	r5, r0
 8000282:	434b      	muls	r3, r1
 8000284:	4360      	muls	r0, r4
 8000286:	4361      	muls	r1, r4
 8000288:	18c0      	adds	r0, r0, r3
 800028a:	0c2c      	lsrs	r4, r5, #16
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4372      	muls	r2, r6
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	4463      	add	r3, ip
 80002a6:	042d      	lsls	r5, r5, #16
 80002a8:	0c2d      	lsrs	r5, r5, #16
 80002aa:	18c9      	adds	r1, r1, r3
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	1889      	adds	r1, r1, r2
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 fa32 	bl	8000744 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 fa2d 	bl	8000744 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	469b      	mov	fp, r3
 80002f2:	d433      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f4:	465a      	mov	r2, fp
 80002f6:	4653      	mov	r3, sl
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83a      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e078      	b.n	8000400 <__udivmoddi4+0x144>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e075      	b.n	8000406 <__udivmoddi4+0x14a>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e028      	b.n	8000386 <__udivmoddi4+0xca>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	2320      	movs	r3, #32
 8000360:	1a9b      	subs	r3, r3, r2
 8000362:	4652      	mov	r2, sl
 8000364:	40da      	lsrs	r2, r3
 8000366:	4641      	mov	r1, r8
 8000368:	0013      	movs	r3, r2
 800036a:	464a      	mov	r2, r9
 800036c:	408a      	lsls	r2, r1
 800036e:	0017      	movs	r7, r2
 8000370:	4642      	mov	r2, r8
 8000372:	431f      	orrs	r7, r3
 8000374:	4653      	mov	r3, sl
 8000376:	4093      	lsls	r3, r2
 8000378:	001e      	movs	r6, r3
 800037a:	42af      	cmp	r7, r5
 800037c:	d9c4      	bls.n	8000308 <__udivmoddi4+0x4c>
 800037e:	2200      	movs	r2, #0
 8000380:	2300      	movs	r3, #0
 8000382:	9200      	str	r2, [sp, #0]
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	4643      	mov	r3, r8
 8000388:	2b00      	cmp	r3, #0
 800038a:	d0d9      	beq.n	8000340 <__udivmoddi4+0x84>
 800038c:	07fb      	lsls	r3, r7, #31
 800038e:	0872      	lsrs	r2, r6, #1
 8000390:	431a      	orrs	r2, r3
 8000392:	4646      	mov	r6, r8
 8000394:	087b      	lsrs	r3, r7, #1
 8000396:	e00e      	b.n	80003b6 <__udivmoddi4+0xfa>
 8000398:	42ab      	cmp	r3, r5
 800039a:	d101      	bne.n	80003a0 <__udivmoddi4+0xe4>
 800039c:	42a2      	cmp	r2, r4
 800039e:	d80c      	bhi.n	80003ba <__udivmoddi4+0xfe>
 80003a0:	1aa4      	subs	r4, r4, r2
 80003a2:	419d      	sbcs	r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	1924      	adds	r4, r4, r4
 80003a8:	416d      	adcs	r5, r5
 80003aa:	2100      	movs	r1, #0
 80003ac:	3e01      	subs	r6, #1
 80003ae:	1824      	adds	r4, r4, r0
 80003b0:	414d      	adcs	r5, r1
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d006      	beq.n	80003c4 <__udivmoddi4+0x108>
 80003b6:	42ab      	cmp	r3, r5
 80003b8:	d9ee      	bls.n	8000398 <__udivmoddi4+0xdc>
 80003ba:	3e01      	subs	r6, #1
 80003bc:	1924      	adds	r4, r4, r4
 80003be:	416d      	adcs	r5, r5
 80003c0:	2e00      	cmp	r6, #0
 80003c2:	d1f8      	bne.n	80003b6 <__udivmoddi4+0xfa>
 80003c4:	9800      	ldr	r0, [sp, #0]
 80003c6:	9901      	ldr	r1, [sp, #4]
 80003c8:	465b      	mov	r3, fp
 80003ca:	1900      	adds	r0, r0, r4
 80003cc:	4169      	adcs	r1, r5
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	db24      	blt.n	800041c <__udivmoddi4+0x160>
 80003d2:	002b      	movs	r3, r5
 80003d4:	465a      	mov	r2, fp
 80003d6:	4644      	mov	r4, r8
 80003d8:	40d3      	lsrs	r3, r2
 80003da:	002a      	movs	r2, r5
 80003dc:	40e2      	lsrs	r2, r4
 80003de:	001c      	movs	r4, r3
 80003e0:	465b      	mov	r3, fp
 80003e2:	0015      	movs	r5, r2
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	db2a      	blt.n	800043e <__udivmoddi4+0x182>
 80003e8:	0026      	movs	r6, r4
 80003ea:	409e      	lsls	r6, r3
 80003ec:	0033      	movs	r3, r6
 80003ee:	0026      	movs	r6, r4
 80003f0:	4647      	mov	r7, r8
 80003f2:	40be      	lsls	r6, r7
 80003f4:	0032      	movs	r2, r6
 80003f6:	1a80      	subs	r0, r0, r2
 80003f8:	4199      	sbcs	r1, r3
 80003fa:	9000      	str	r0, [sp, #0]
 80003fc:	9101      	str	r1, [sp, #4]
 80003fe:	e79f      	b.n	8000340 <__udivmoddi4+0x84>
 8000400:	42a3      	cmp	r3, r4
 8000402:	d8bc      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000404:	e783      	b.n	800030e <__udivmoddi4+0x52>
 8000406:	4642      	mov	r2, r8
 8000408:	2320      	movs	r3, #32
 800040a:	2100      	movs	r1, #0
 800040c:	1a9b      	subs	r3, r3, r2
 800040e:	2200      	movs	r2, #0
 8000410:	9100      	str	r1, [sp, #0]
 8000412:	9201      	str	r2, [sp, #4]
 8000414:	2201      	movs	r2, #1
 8000416:	40da      	lsrs	r2, r3
 8000418:	9201      	str	r2, [sp, #4]
 800041a:	e786      	b.n	800032a <__udivmoddi4+0x6e>
 800041c:	4642      	mov	r2, r8
 800041e:	2320      	movs	r3, #32
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	002a      	movs	r2, r5
 8000424:	4646      	mov	r6, r8
 8000426:	409a      	lsls	r2, r3
 8000428:	0023      	movs	r3, r4
 800042a:	40f3      	lsrs	r3, r6
 800042c:	4644      	mov	r4, r8
 800042e:	4313      	orrs	r3, r2
 8000430:	002a      	movs	r2, r5
 8000432:	40e2      	lsrs	r2, r4
 8000434:	001c      	movs	r4, r3
 8000436:	465b      	mov	r3, fp
 8000438:	0015      	movs	r5, r2
 800043a:	2b00      	cmp	r3, #0
 800043c:	dad4      	bge.n	80003e8 <__udivmoddi4+0x12c>
 800043e:	4642      	mov	r2, r8
 8000440:	002f      	movs	r7, r5
 8000442:	2320      	movs	r3, #32
 8000444:	0026      	movs	r6, r4
 8000446:	4097      	lsls	r7, r2
 8000448:	1a9b      	subs	r3, r3, r2
 800044a:	40de      	lsrs	r6, r3
 800044c:	003b      	movs	r3, r7
 800044e:	4333      	orrs	r3, r6
 8000450:	e7cd      	b.n	80003ee <__udivmoddi4+0x132>
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__aeabi_fdiv>:
 8000454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000456:	464f      	mov	r7, r9
 8000458:	4646      	mov	r6, r8
 800045a:	46d6      	mov	lr, sl
 800045c:	0245      	lsls	r5, r0, #9
 800045e:	b5c0      	push	{r6, r7, lr}
 8000460:	0047      	lsls	r7, r0, #1
 8000462:	1c0c      	adds	r4, r1, #0
 8000464:	0a6d      	lsrs	r5, r5, #9
 8000466:	0e3f      	lsrs	r7, r7, #24
 8000468:	0fc6      	lsrs	r6, r0, #31
 800046a:	2f00      	cmp	r7, #0
 800046c:	d100      	bne.n	8000470 <__aeabi_fdiv+0x1c>
 800046e:	e070      	b.n	8000552 <__aeabi_fdiv+0xfe>
 8000470:	2fff      	cmp	r7, #255	; 0xff
 8000472:	d100      	bne.n	8000476 <__aeabi_fdiv+0x22>
 8000474:	e075      	b.n	8000562 <__aeabi_fdiv+0x10e>
 8000476:	00eb      	lsls	r3, r5, #3
 8000478:	2580      	movs	r5, #128	; 0x80
 800047a:	04ed      	lsls	r5, r5, #19
 800047c:	431d      	orrs	r5, r3
 800047e:	2300      	movs	r3, #0
 8000480:	4699      	mov	r9, r3
 8000482:	469a      	mov	sl, r3
 8000484:	3f7f      	subs	r7, #127	; 0x7f
 8000486:	0260      	lsls	r0, r4, #9
 8000488:	0a43      	lsrs	r3, r0, #9
 800048a:	4698      	mov	r8, r3
 800048c:	0063      	lsls	r3, r4, #1
 800048e:	0e1b      	lsrs	r3, r3, #24
 8000490:	0fe4      	lsrs	r4, r4, #31
 8000492:	2b00      	cmp	r3, #0
 8000494:	d04e      	beq.n	8000534 <__aeabi_fdiv+0xe0>
 8000496:	2bff      	cmp	r3, #255	; 0xff
 8000498:	d046      	beq.n	8000528 <__aeabi_fdiv+0xd4>
 800049a:	4642      	mov	r2, r8
 800049c:	00d0      	lsls	r0, r2, #3
 800049e:	2280      	movs	r2, #128	; 0x80
 80004a0:	04d2      	lsls	r2, r2, #19
 80004a2:	4302      	orrs	r2, r0
 80004a4:	4690      	mov	r8, r2
 80004a6:	2200      	movs	r2, #0
 80004a8:	3b7f      	subs	r3, #127	; 0x7f
 80004aa:	0031      	movs	r1, r6
 80004ac:	1aff      	subs	r7, r7, r3
 80004ae:	464b      	mov	r3, r9
 80004b0:	4061      	eors	r1, r4
 80004b2:	b2c9      	uxtb	r1, r1
 80004b4:	4313      	orrs	r3, r2
 80004b6:	2b0f      	cmp	r3, #15
 80004b8:	d900      	bls.n	80004bc <__aeabi_fdiv+0x68>
 80004ba:	e0b5      	b.n	8000628 <__aeabi_fdiv+0x1d4>
 80004bc:	486e      	ldr	r0, [pc, #440]	; (8000678 <__aeabi_fdiv+0x224>)
 80004be:	009b      	lsls	r3, r3, #2
 80004c0:	58c3      	ldr	r3, [r0, r3]
 80004c2:	469f      	mov	pc, r3
 80004c4:	2300      	movs	r3, #0
 80004c6:	4698      	mov	r8, r3
 80004c8:	0026      	movs	r6, r4
 80004ca:	4645      	mov	r5, r8
 80004cc:	4692      	mov	sl, r2
 80004ce:	4653      	mov	r3, sl
 80004d0:	2b02      	cmp	r3, #2
 80004d2:	d100      	bne.n	80004d6 <__aeabi_fdiv+0x82>
 80004d4:	e089      	b.n	80005ea <__aeabi_fdiv+0x196>
 80004d6:	2b03      	cmp	r3, #3
 80004d8:	d100      	bne.n	80004dc <__aeabi_fdiv+0x88>
 80004da:	e09e      	b.n	800061a <__aeabi_fdiv+0x1c6>
 80004dc:	2b01      	cmp	r3, #1
 80004de:	d018      	beq.n	8000512 <__aeabi_fdiv+0xbe>
 80004e0:	003b      	movs	r3, r7
 80004e2:	337f      	adds	r3, #127	; 0x7f
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	dd69      	ble.n	80005bc <__aeabi_fdiv+0x168>
 80004e8:	076a      	lsls	r2, r5, #29
 80004ea:	d004      	beq.n	80004f6 <__aeabi_fdiv+0xa2>
 80004ec:	220f      	movs	r2, #15
 80004ee:	402a      	ands	r2, r5
 80004f0:	2a04      	cmp	r2, #4
 80004f2:	d000      	beq.n	80004f6 <__aeabi_fdiv+0xa2>
 80004f4:	3504      	adds	r5, #4
 80004f6:	012a      	lsls	r2, r5, #4
 80004f8:	d503      	bpl.n	8000502 <__aeabi_fdiv+0xae>
 80004fa:	4b60      	ldr	r3, [pc, #384]	; (800067c <__aeabi_fdiv+0x228>)
 80004fc:	401d      	ands	r5, r3
 80004fe:	003b      	movs	r3, r7
 8000500:	3380      	adds	r3, #128	; 0x80
 8000502:	2bfe      	cmp	r3, #254	; 0xfe
 8000504:	dd00      	ble.n	8000508 <__aeabi_fdiv+0xb4>
 8000506:	e070      	b.n	80005ea <__aeabi_fdiv+0x196>
 8000508:	01ad      	lsls	r5, r5, #6
 800050a:	0a6d      	lsrs	r5, r5, #9
 800050c:	b2d8      	uxtb	r0, r3
 800050e:	e002      	b.n	8000516 <__aeabi_fdiv+0xc2>
 8000510:	000e      	movs	r6, r1
 8000512:	2000      	movs	r0, #0
 8000514:	2500      	movs	r5, #0
 8000516:	05c0      	lsls	r0, r0, #23
 8000518:	4328      	orrs	r0, r5
 800051a:	07f6      	lsls	r6, r6, #31
 800051c:	4330      	orrs	r0, r6
 800051e:	bce0      	pop	{r5, r6, r7}
 8000520:	46ba      	mov	sl, r7
 8000522:	46b1      	mov	r9, r6
 8000524:	46a8      	mov	r8, r5
 8000526:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000528:	4643      	mov	r3, r8
 800052a:	2b00      	cmp	r3, #0
 800052c:	d13f      	bne.n	80005ae <__aeabi_fdiv+0x15a>
 800052e:	2202      	movs	r2, #2
 8000530:	3fff      	subs	r7, #255	; 0xff
 8000532:	e003      	b.n	800053c <__aeabi_fdiv+0xe8>
 8000534:	4643      	mov	r3, r8
 8000536:	2b00      	cmp	r3, #0
 8000538:	d12d      	bne.n	8000596 <__aeabi_fdiv+0x142>
 800053a:	2201      	movs	r2, #1
 800053c:	0031      	movs	r1, r6
 800053e:	464b      	mov	r3, r9
 8000540:	4061      	eors	r1, r4
 8000542:	b2c9      	uxtb	r1, r1
 8000544:	4313      	orrs	r3, r2
 8000546:	2b0f      	cmp	r3, #15
 8000548:	d834      	bhi.n	80005b4 <__aeabi_fdiv+0x160>
 800054a:	484d      	ldr	r0, [pc, #308]	; (8000680 <__aeabi_fdiv+0x22c>)
 800054c:	009b      	lsls	r3, r3, #2
 800054e:	58c3      	ldr	r3, [r0, r3]
 8000550:	469f      	mov	pc, r3
 8000552:	2d00      	cmp	r5, #0
 8000554:	d113      	bne.n	800057e <__aeabi_fdiv+0x12a>
 8000556:	2304      	movs	r3, #4
 8000558:	4699      	mov	r9, r3
 800055a:	3b03      	subs	r3, #3
 800055c:	2700      	movs	r7, #0
 800055e:	469a      	mov	sl, r3
 8000560:	e791      	b.n	8000486 <__aeabi_fdiv+0x32>
 8000562:	2d00      	cmp	r5, #0
 8000564:	d105      	bne.n	8000572 <__aeabi_fdiv+0x11e>
 8000566:	2308      	movs	r3, #8
 8000568:	4699      	mov	r9, r3
 800056a:	3b06      	subs	r3, #6
 800056c:	27ff      	movs	r7, #255	; 0xff
 800056e:	469a      	mov	sl, r3
 8000570:	e789      	b.n	8000486 <__aeabi_fdiv+0x32>
 8000572:	230c      	movs	r3, #12
 8000574:	4699      	mov	r9, r3
 8000576:	3b09      	subs	r3, #9
 8000578:	27ff      	movs	r7, #255	; 0xff
 800057a:	469a      	mov	sl, r3
 800057c:	e783      	b.n	8000486 <__aeabi_fdiv+0x32>
 800057e:	0028      	movs	r0, r5
 8000580:	f000 f8c2 	bl	8000708 <__clzsi2>
 8000584:	2776      	movs	r7, #118	; 0x76
 8000586:	1f43      	subs	r3, r0, #5
 8000588:	409d      	lsls	r5, r3
 800058a:	2300      	movs	r3, #0
 800058c:	427f      	negs	r7, r7
 800058e:	4699      	mov	r9, r3
 8000590:	469a      	mov	sl, r3
 8000592:	1a3f      	subs	r7, r7, r0
 8000594:	e777      	b.n	8000486 <__aeabi_fdiv+0x32>
 8000596:	4640      	mov	r0, r8
 8000598:	f000 f8b6 	bl	8000708 <__clzsi2>
 800059c:	4642      	mov	r2, r8
 800059e:	1f43      	subs	r3, r0, #5
 80005a0:	409a      	lsls	r2, r3
 80005a2:	2376      	movs	r3, #118	; 0x76
 80005a4:	425b      	negs	r3, r3
 80005a6:	4690      	mov	r8, r2
 80005a8:	1a1b      	subs	r3, r3, r0
 80005aa:	2200      	movs	r2, #0
 80005ac:	e77d      	b.n	80004aa <__aeabi_fdiv+0x56>
 80005ae:	23ff      	movs	r3, #255	; 0xff
 80005b0:	2203      	movs	r2, #3
 80005b2:	e77a      	b.n	80004aa <__aeabi_fdiv+0x56>
 80005b4:	000e      	movs	r6, r1
 80005b6:	20ff      	movs	r0, #255	; 0xff
 80005b8:	2500      	movs	r5, #0
 80005ba:	e7ac      	b.n	8000516 <__aeabi_fdiv+0xc2>
 80005bc:	2001      	movs	r0, #1
 80005be:	1ac0      	subs	r0, r0, r3
 80005c0:	281b      	cmp	r0, #27
 80005c2:	dca6      	bgt.n	8000512 <__aeabi_fdiv+0xbe>
 80005c4:	379e      	adds	r7, #158	; 0x9e
 80005c6:	002a      	movs	r2, r5
 80005c8:	40bd      	lsls	r5, r7
 80005ca:	40c2      	lsrs	r2, r0
 80005cc:	1e6b      	subs	r3, r5, #1
 80005ce:	419d      	sbcs	r5, r3
 80005d0:	4315      	orrs	r5, r2
 80005d2:	076b      	lsls	r3, r5, #29
 80005d4:	d004      	beq.n	80005e0 <__aeabi_fdiv+0x18c>
 80005d6:	230f      	movs	r3, #15
 80005d8:	402b      	ands	r3, r5
 80005da:	2b04      	cmp	r3, #4
 80005dc:	d000      	beq.n	80005e0 <__aeabi_fdiv+0x18c>
 80005de:	3504      	adds	r5, #4
 80005e0:	016b      	lsls	r3, r5, #5
 80005e2:	d544      	bpl.n	800066e <__aeabi_fdiv+0x21a>
 80005e4:	2001      	movs	r0, #1
 80005e6:	2500      	movs	r5, #0
 80005e8:	e795      	b.n	8000516 <__aeabi_fdiv+0xc2>
 80005ea:	20ff      	movs	r0, #255	; 0xff
 80005ec:	2500      	movs	r5, #0
 80005ee:	e792      	b.n	8000516 <__aeabi_fdiv+0xc2>
 80005f0:	2580      	movs	r5, #128	; 0x80
 80005f2:	2600      	movs	r6, #0
 80005f4:	20ff      	movs	r0, #255	; 0xff
 80005f6:	03ed      	lsls	r5, r5, #15
 80005f8:	e78d      	b.n	8000516 <__aeabi_fdiv+0xc2>
 80005fa:	2300      	movs	r3, #0
 80005fc:	4698      	mov	r8, r3
 80005fe:	2080      	movs	r0, #128	; 0x80
 8000600:	03c0      	lsls	r0, r0, #15
 8000602:	4205      	tst	r5, r0
 8000604:	d009      	beq.n	800061a <__aeabi_fdiv+0x1c6>
 8000606:	4643      	mov	r3, r8
 8000608:	4203      	tst	r3, r0
 800060a:	d106      	bne.n	800061a <__aeabi_fdiv+0x1c6>
 800060c:	4645      	mov	r5, r8
 800060e:	4305      	orrs	r5, r0
 8000610:	026d      	lsls	r5, r5, #9
 8000612:	0026      	movs	r6, r4
 8000614:	20ff      	movs	r0, #255	; 0xff
 8000616:	0a6d      	lsrs	r5, r5, #9
 8000618:	e77d      	b.n	8000516 <__aeabi_fdiv+0xc2>
 800061a:	2080      	movs	r0, #128	; 0x80
 800061c:	03c0      	lsls	r0, r0, #15
 800061e:	4305      	orrs	r5, r0
 8000620:	026d      	lsls	r5, r5, #9
 8000622:	20ff      	movs	r0, #255	; 0xff
 8000624:	0a6d      	lsrs	r5, r5, #9
 8000626:	e776      	b.n	8000516 <__aeabi_fdiv+0xc2>
 8000628:	4642      	mov	r2, r8
 800062a:	016b      	lsls	r3, r5, #5
 800062c:	0150      	lsls	r0, r2, #5
 800062e:	4283      	cmp	r3, r0
 8000630:	d219      	bcs.n	8000666 <__aeabi_fdiv+0x212>
 8000632:	221b      	movs	r2, #27
 8000634:	2500      	movs	r5, #0
 8000636:	3f01      	subs	r7, #1
 8000638:	2601      	movs	r6, #1
 800063a:	001c      	movs	r4, r3
 800063c:	006d      	lsls	r5, r5, #1
 800063e:	005b      	lsls	r3, r3, #1
 8000640:	2c00      	cmp	r4, #0
 8000642:	db01      	blt.n	8000648 <__aeabi_fdiv+0x1f4>
 8000644:	4298      	cmp	r0, r3
 8000646:	d801      	bhi.n	800064c <__aeabi_fdiv+0x1f8>
 8000648:	1a1b      	subs	r3, r3, r0
 800064a:	4335      	orrs	r5, r6
 800064c:	3a01      	subs	r2, #1
 800064e:	2a00      	cmp	r2, #0
 8000650:	d1f3      	bne.n	800063a <__aeabi_fdiv+0x1e6>
 8000652:	1e5a      	subs	r2, r3, #1
 8000654:	4193      	sbcs	r3, r2
 8000656:	431d      	orrs	r5, r3
 8000658:	003b      	movs	r3, r7
 800065a:	337f      	adds	r3, #127	; 0x7f
 800065c:	000e      	movs	r6, r1
 800065e:	2b00      	cmp	r3, #0
 8000660:	dd00      	ble.n	8000664 <__aeabi_fdiv+0x210>
 8000662:	e741      	b.n	80004e8 <__aeabi_fdiv+0x94>
 8000664:	e7aa      	b.n	80005bc <__aeabi_fdiv+0x168>
 8000666:	221a      	movs	r2, #26
 8000668:	2501      	movs	r5, #1
 800066a:	1a1b      	subs	r3, r3, r0
 800066c:	e7e4      	b.n	8000638 <__aeabi_fdiv+0x1e4>
 800066e:	01ad      	lsls	r5, r5, #6
 8000670:	2000      	movs	r0, #0
 8000672:	0a6d      	lsrs	r5, r5, #9
 8000674:	e74f      	b.n	8000516 <__aeabi_fdiv+0xc2>
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	08002c2c 	.word	0x08002c2c
 800067c:	f7ffffff 	.word	0xf7ffffff
 8000680:	08002c6c 	.word	0x08002c6c

08000684 <__aeabi_ui2f>:
 8000684:	b570      	push	{r4, r5, r6, lr}
 8000686:	1e05      	subs	r5, r0, #0
 8000688:	d00e      	beq.n	80006a8 <__aeabi_ui2f+0x24>
 800068a:	f000 f83d 	bl	8000708 <__clzsi2>
 800068e:	239e      	movs	r3, #158	; 0x9e
 8000690:	0004      	movs	r4, r0
 8000692:	1a1b      	subs	r3, r3, r0
 8000694:	2b96      	cmp	r3, #150	; 0x96
 8000696:	dc0c      	bgt.n	80006b2 <__aeabi_ui2f+0x2e>
 8000698:	2808      	cmp	r0, #8
 800069a:	dd01      	ble.n	80006a0 <__aeabi_ui2f+0x1c>
 800069c:	3c08      	subs	r4, #8
 800069e:	40a5      	lsls	r5, r4
 80006a0:	026d      	lsls	r5, r5, #9
 80006a2:	0a6d      	lsrs	r5, r5, #9
 80006a4:	b2d8      	uxtb	r0, r3
 80006a6:	e001      	b.n	80006ac <__aeabi_ui2f+0x28>
 80006a8:	2000      	movs	r0, #0
 80006aa:	2500      	movs	r5, #0
 80006ac:	05c0      	lsls	r0, r0, #23
 80006ae:	4328      	orrs	r0, r5
 80006b0:	bd70      	pop	{r4, r5, r6, pc}
 80006b2:	2b99      	cmp	r3, #153	; 0x99
 80006b4:	dd09      	ble.n	80006ca <__aeabi_ui2f+0x46>
 80006b6:	0002      	movs	r2, r0
 80006b8:	0029      	movs	r1, r5
 80006ba:	321b      	adds	r2, #27
 80006bc:	4091      	lsls	r1, r2
 80006be:	1e4a      	subs	r2, r1, #1
 80006c0:	4191      	sbcs	r1, r2
 80006c2:	2205      	movs	r2, #5
 80006c4:	1a12      	subs	r2, r2, r0
 80006c6:	40d5      	lsrs	r5, r2
 80006c8:	430d      	orrs	r5, r1
 80006ca:	2c05      	cmp	r4, #5
 80006cc:	dc12      	bgt.n	80006f4 <__aeabi_ui2f+0x70>
 80006ce:	0029      	movs	r1, r5
 80006d0:	4e0c      	ldr	r6, [pc, #48]	; (8000704 <__aeabi_ui2f+0x80>)
 80006d2:	4031      	ands	r1, r6
 80006d4:	076a      	lsls	r2, r5, #29
 80006d6:	d009      	beq.n	80006ec <__aeabi_ui2f+0x68>
 80006d8:	200f      	movs	r0, #15
 80006da:	4028      	ands	r0, r5
 80006dc:	2804      	cmp	r0, #4
 80006de:	d005      	beq.n	80006ec <__aeabi_ui2f+0x68>
 80006e0:	3104      	adds	r1, #4
 80006e2:	014a      	lsls	r2, r1, #5
 80006e4:	d502      	bpl.n	80006ec <__aeabi_ui2f+0x68>
 80006e6:	239f      	movs	r3, #159	; 0x9f
 80006e8:	4031      	ands	r1, r6
 80006ea:	1b1b      	subs	r3, r3, r4
 80006ec:	0189      	lsls	r1, r1, #6
 80006ee:	0a4d      	lsrs	r5, r1, #9
 80006f0:	b2d8      	uxtb	r0, r3
 80006f2:	e7db      	b.n	80006ac <__aeabi_ui2f+0x28>
 80006f4:	1f62      	subs	r2, r4, #5
 80006f6:	4095      	lsls	r5, r2
 80006f8:	0029      	movs	r1, r5
 80006fa:	4e02      	ldr	r6, [pc, #8]	; (8000704 <__aeabi_ui2f+0x80>)
 80006fc:	4031      	ands	r1, r6
 80006fe:	076a      	lsls	r2, r5, #29
 8000700:	d0f4      	beq.n	80006ec <__aeabi_ui2f+0x68>
 8000702:	e7e9      	b.n	80006d8 <__aeabi_ui2f+0x54>
 8000704:	fbffffff 	.word	0xfbffffff

08000708 <__clzsi2>:
 8000708:	211c      	movs	r1, #28
 800070a:	2301      	movs	r3, #1
 800070c:	041b      	lsls	r3, r3, #16
 800070e:	4298      	cmp	r0, r3
 8000710:	d301      	bcc.n	8000716 <__clzsi2+0xe>
 8000712:	0c00      	lsrs	r0, r0, #16
 8000714:	3910      	subs	r1, #16
 8000716:	0a1b      	lsrs	r3, r3, #8
 8000718:	4298      	cmp	r0, r3
 800071a:	d301      	bcc.n	8000720 <__clzsi2+0x18>
 800071c:	0a00      	lsrs	r0, r0, #8
 800071e:	3908      	subs	r1, #8
 8000720:	091b      	lsrs	r3, r3, #4
 8000722:	4298      	cmp	r0, r3
 8000724:	d301      	bcc.n	800072a <__clzsi2+0x22>
 8000726:	0900      	lsrs	r0, r0, #4
 8000728:	3904      	subs	r1, #4
 800072a:	a202      	add	r2, pc, #8	; (adr r2, 8000734 <__clzsi2+0x2c>)
 800072c:	5c10      	ldrb	r0, [r2, r0]
 800072e:	1840      	adds	r0, r0, r1
 8000730:	4770      	bx	lr
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	02020304 	.word	0x02020304
 8000738:	01010101 	.word	0x01010101
	...

08000744 <__clzdi2>:
 8000744:	b510      	push	{r4, lr}
 8000746:	2900      	cmp	r1, #0
 8000748:	d103      	bne.n	8000752 <__clzdi2+0xe>
 800074a:	f7ff ffdd 	bl	8000708 <__clzsi2>
 800074e:	3020      	adds	r0, #32
 8000750:	e002      	b.n	8000758 <__clzdi2+0x14>
 8000752:	0008      	movs	r0, r1
 8000754:	f7ff ffd8 	bl	8000708 <__clzsi2>
 8000758:	bd10      	pop	{r4, pc}
 800075a:	46c0      	nop			; (mov r8, r8)

0800075c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000760:	f000 fa50 	bl	8000c04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000764:	f000 f812 	bl	800078c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000768:	f000 f91c 	bl	80009a4 <MX_GPIO_Init>
  MX_TIM21_Init();
 800076c:	f000 f86a 	bl	8000844 <MX_TIM21_Init>
  /* USER CODE BEGIN 2 */
  //IC means Input Capture
  //IT menas Callback Interrupt
  // Main channel (Function Period Measure):
  HAL_TIM_IC_Start_IT(&htim21, TIM_CHANNEL_2);
 8000770:	4b05      	ldr	r3, [pc, #20]	; (8000788 <main+0x2c>)
 8000772:	2104      	movs	r1, #4
 8000774:	0018      	movs	r0, r3
 8000776:	f001 fb65 	bl	8001e44 <HAL_TIM_IC_Start_IT>
  // Indirect channel (Pulse Width Measure):
  HAL_TIM_IC_Start(&htim21, TIM_CHANNEL_1);
 800077a:	4b03      	ldr	r3, [pc, #12]	; (8000788 <main+0x2c>)
 800077c:	2100      	movs	r1, #0
 800077e:	0018      	movs	r0, r3
 8000780:	f001 fae6 	bl	8001d50 <HAL_TIM_IC_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000784:	e7fe      	b.n	8000784 <main+0x28>
 8000786:	46c0      	nop			; (mov r8, r8)
 8000788:	20000028 	.word	0x20000028

0800078c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800078c:	b590      	push	{r4, r7, lr}
 800078e:	b093      	sub	sp, #76	; 0x4c
 8000790:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000792:	2414      	movs	r4, #20
 8000794:	193b      	adds	r3, r7, r4
 8000796:	0018      	movs	r0, r3
 8000798:	2334      	movs	r3, #52	; 0x34
 800079a:	001a      	movs	r2, r3
 800079c:	2100      	movs	r1, #0
 800079e:	f002 fa31 	bl	8002c04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007a2:	003b      	movs	r3, r7
 80007a4:	0018      	movs	r0, r3
 80007a6:	2314      	movs	r3, #20
 80007a8:	001a      	movs	r2, r3
 80007aa:	2100      	movs	r1, #0
 80007ac:	f002 fa2a 	bl	8002c04 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007b0:	4b22      	ldr	r3, [pc, #136]	; (800083c <SystemClock_Config+0xb0>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	4a22      	ldr	r2, [pc, #136]	; (8000840 <SystemClock_Config+0xb4>)
 80007b6:	401a      	ands	r2, r3
 80007b8:	4b20      	ldr	r3, [pc, #128]	; (800083c <SystemClock_Config+0xb0>)
 80007ba:	2180      	movs	r1, #128	; 0x80
 80007bc:	0109      	lsls	r1, r1, #4
 80007be:	430a      	orrs	r2, r1
 80007c0:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007c2:	0021      	movs	r1, r4
 80007c4:	187b      	adds	r3, r7, r1
 80007c6:	2202      	movs	r2, #2
 80007c8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007ca:	187b      	adds	r3, r7, r1
 80007cc:	2201      	movs	r2, #1
 80007ce:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007d0:	187b      	adds	r3, r7, r1
 80007d2:	2210      	movs	r2, #16
 80007d4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007d6:	187b      	adds	r3, r7, r1
 80007d8:	2202      	movs	r2, #2
 80007da:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007dc:	187b      	adds	r3, r7, r1
 80007de:	2200      	movs	r2, #0
 80007e0:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80007e2:	187b      	adds	r3, r7, r1
 80007e4:	2280      	movs	r2, #128	; 0x80
 80007e6:	02d2      	lsls	r2, r2, #11
 80007e8:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	2280      	movs	r2, #128	; 0x80
 80007ee:	03d2      	lsls	r2, r2, #15
 80007f0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f2:	187b      	adds	r3, r7, r1
 80007f4:	0018      	movs	r0, r3
 80007f6:	f000 fcb9 	bl	800116c <HAL_RCC_OscConfig>
 80007fa:	1e03      	subs	r3, r0, #0
 80007fc:	d001      	beq.n	8000802 <SystemClock_Config+0x76>
  {
    Error_Handler();
 80007fe:	f000 f92f 	bl	8000a60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000802:	003b      	movs	r3, r7
 8000804:	220f      	movs	r2, #15
 8000806:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000808:	003b      	movs	r3, r7
 800080a:	2203      	movs	r2, #3
 800080c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800080e:	003b      	movs	r3, r7
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000814:	003b      	movs	r3, r7
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800081a:	003b      	movs	r3, r7
 800081c:	2200      	movs	r2, #0
 800081e:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000820:	003b      	movs	r3, r7
 8000822:	2101      	movs	r1, #1
 8000824:	0018      	movs	r0, r3
 8000826:	f001 f81d 	bl	8001864 <HAL_RCC_ClockConfig>
 800082a:	1e03      	subs	r3, r0, #0
 800082c:	d001      	beq.n	8000832 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800082e:	f000 f917 	bl	8000a60 <Error_Handler>
  }
}
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	46bd      	mov	sp, r7
 8000836:	b013      	add	sp, #76	; 0x4c
 8000838:	bd90      	pop	{r4, r7, pc}
 800083a:	46c0      	nop			; (mov r8, r8)
 800083c:	40007000 	.word	0x40007000
 8000840:	ffffe7ff 	.word	0xffffe7ff

08000844 <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b090      	sub	sp, #64	; 0x40
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800084a:	2330      	movs	r3, #48	; 0x30
 800084c:	18fb      	adds	r3, r7, r3
 800084e:	0018      	movs	r0, r3
 8000850:	2310      	movs	r3, #16
 8000852:	001a      	movs	r2, r3
 8000854:	2100      	movs	r1, #0
 8000856:	f002 f9d5 	bl	8002c04 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800085a:	231c      	movs	r3, #28
 800085c:	18fb      	adds	r3, r7, r3
 800085e:	0018      	movs	r0, r3
 8000860:	2314      	movs	r3, #20
 8000862:	001a      	movs	r2, r3
 8000864:	2100      	movs	r1, #0
 8000866:	f002 f9cd 	bl	8002c04 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 800086a:	230c      	movs	r3, #12
 800086c:	18fb      	adds	r3, r7, r3
 800086e:	0018      	movs	r0, r3
 8000870:	2310      	movs	r3, #16
 8000872:	001a      	movs	r2, r3
 8000874:	2100      	movs	r1, #0
 8000876:	f002 f9c5 	bl	8002c04 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800087a:	1d3b      	adds	r3, r7, #4
 800087c:	0018      	movs	r0, r3
 800087e:	2308      	movs	r3, #8
 8000880:	001a      	movs	r2, r3
 8000882:	2100      	movs	r1, #0
 8000884:	f002 f9be 	bl	8002c04 <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 8000888:	4b43      	ldr	r3, [pc, #268]	; (8000998 <MX_TIM21_Init+0x154>)
 800088a:	4a44      	ldr	r2, [pc, #272]	; (800099c <MX_TIM21_Init+0x158>)
 800088c:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 16-1;
 800088e:	4b42      	ldr	r3, [pc, #264]	; (8000998 <MX_TIM21_Init+0x154>)
 8000890:	220f      	movs	r2, #15
 8000892:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000894:	4b40      	ldr	r3, [pc, #256]	; (8000998 <MX_TIM21_Init+0x154>)
 8000896:	2200      	movs	r2, #0
 8000898:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 65535;
 800089a:	4b3f      	ldr	r3, [pc, #252]	; (8000998 <MX_TIM21_Init+0x154>)
 800089c:	4a40      	ldr	r2, [pc, #256]	; (80009a0 <MX_TIM21_Init+0x15c>)
 800089e:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008a0:	4b3d      	ldr	r3, [pc, #244]	; (8000998 <MX_TIM21_Init+0x154>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008a6:	4b3c      	ldr	r3, [pc, #240]	; (8000998 <MX_TIM21_Init+0x154>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 80008ac:	4b3a      	ldr	r3, [pc, #232]	; (8000998 <MX_TIM21_Init+0x154>)
 80008ae:	0018      	movs	r0, r3
 80008b0:	f001 f9c6 	bl	8001c40 <HAL_TIM_Base_Init>
 80008b4:	1e03      	subs	r3, r0, #0
 80008b6:	d001      	beq.n	80008bc <MX_TIM21_Init+0x78>
  {
    Error_Handler();
 80008b8:	f000 f8d2 	bl	8000a60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008bc:	2130      	movs	r1, #48	; 0x30
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	2280      	movs	r2, #128	; 0x80
 80008c2:	0152      	lsls	r2, r2, #5
 80008c4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 80008c6:	187a      	adds	r2, r7, r1
 80008c8:	4b33      	ldr	r3, [pc, #204]	; (8000998 <MX_TIM21_Init+0x154>)
 80008ca:	0011      	movs	r1, r2
 80008cc:	0018      	movs	r0, r3
 80008ce:	f001 fd05 	bl	80022dc <HAL_TIM_ConfigClockSource>
 80008d2:	1e03      	subs	r3, r0, #0
 80008d4:	d001      	beq.n	80008da <MX_TIM21_Init+0x96>
  {
    Error_Handler();
 80008d6:	f000 f8c3 	bl	8000a60 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim21) != HAL_OK)
 80008da:	4b2f      	ldr	r3, [pc, #188]	; (8000998 <MX_TIM21_Init+0x154>)
 80008dc:	0018      	movs	r0, r3
 80008de:	f001 f9ef 	bl	8001cc0 <HAL_TIM_IC_Init>
 80008e2:	1e03      	subs	r3, r0, #0
 80008e4:	d001      	beq.n	80008ea <MX_TIM21_Init+0xa6>
  {
    Error_Handler();
 80008e6:	f000 f8bb 	bl	8000a60 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80008ea:	211c      	movs	r1, #28
 80008ec:	187b      	adds	r3, r7, r1
 80008ee:	2204      	movs	r2, #4
 80008f0:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 80008f2:	187b      	adds	r3, r7, r1
 80008f4:	2260      	movs	r2, #96	; 0x60
 80008f6:	605a      	str	r2, [r3, #4]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80008f8:	187b      	adds	r3, r7, r1
 80008fa:	2200      	movs	r2, #0
 80008fc:	609a      	str	r2, [r3, #8]
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 80008fe:	187b      	adds	r3, r7, r1
 8000900:	2200      	movs	r2, #0
 8000902:	60da      	str	r2, [r3, #12]
  sSlaveConfig.TriggerFilter = 0;
 8000904:	187b      	adds	r3, r7, r1
 8000906:	2200      	movs	r2, #0
 8000908:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim21, &sSlaveConfig) != HAL_OK)
 800090a:	187a      	adds	r2, r7, r1
 800090c:	4b22      	ldr	r3, [pc, #136]	; (8000998 <MX_TIM21_Init+0x154>)
 800090e:	0011      	movs	r1, r2
 8000910:	0018      	movs	r0, r3
 8000912:	f001 fdb7 	bl	8002484 <HAL_TIM_SlaveConfigSynchro>
 8000916:	1e03      	subs	r3, r0, #0
 8000918:	d001      	beq.n	800091e <MX_TIM21_Init+0xda>
  {
    Error_Handler();
 800091a:	f000 f8a1 	bl	8000a60 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800091e:	210c      	movs	r1, #12
 8000920:	187b      	adds	r3, r7, r1
 8000922:	2202      	movs	r2, #2
 8000924:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000926:	187b      	adds	r3, r7, r1
 8000928:	2202      	movs	r2, #2
 800092a:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800092c:	187b      	adds	r3, r7, r1
 800092e:	2200      	movs	r2, #0
 8000930:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8000932:	187b      	adds	r3, r7, r1
 8000934:	2200      	movs	r2, #0
 8000936:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim21, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000938:	1879      	adds	r1, r7, r1
 800093a:	4b17      	ldr	r3, [pc, #92]	; (8000998 <MX_TIM21_Init+0x154>)
 800093c:	2200      	movs	r2, #0
 800093e:	0018      	movs	r0, r3
 8000940:	f001 fc28 	bl	8002194 <HAL_TIM_IC_ConfigChannel>
 8000944:	1e03      	subs	r3, r0, #0
 8000946:	d001      	beq.n	800094c <MX_TIM21_Init+0x108>
  {
    Error_Handler();
 8000948:	f000 f88a 	bl	8000a60 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800094c:	210c      	movs	r1, #12
 800094e:	187b      	adds	r3, r7, r1
 8000950:	2200      	movs	r2, #0
 8000952:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000954:	187b      	adds	r3, r7, r1
 8000956:	2201      	movs	r2, #1
 8000958:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim21, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800095a:	1879      	adds	r1, r7, r1
 800095c:	4b0e      	ldr	r3, [pc, #56]	; (8000998 <MX_TIM21_Init+0x154>)
 800095e:	2204      	movs	r2, #4
 8000960:	0018      	movs	r0, r3
 8000962:	f001 fc17 	bl	8002194 <HAL_TIM_IC_ConfigChannel>
 8000966:	1e03      	subs	r3, r0, #0
 8000968:	d001      	beq.n	800096e <MX_TIM21_Init+0x12a>
  {
    Error_Handler();
 800096a:	f000 f879 	bl	8000a60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800096e:	1d3b      	adds	r3, r7, #4
 8000970:	2200      	movs	r2, #0
 8000972:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000974:	1d3b      	adds	r3, r7, #4
 8000976:	2200      	movs	r2, #0
 8000978:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 800097a:	1d3a      	adds	r2, r7, #4
 800097c:	4b06      	ldr	r3, [pc, #24]	; (8000998 <MX_TIM21_Init+0x154>)
 800097e:	0011      	movs	r1, r2
 8000980:	0018      	movs	r0, r3
 8000982:	f002 f8cb 	bl	8002b1c <HAL_TIMEx_MasterConfigSynchronization>
 8000986:	1e03      	subs	r3, r0, #0
 8000988:	d001      	beq.n	800098e <MX_TIM21_Init+0x14a>
  {
    Error_Handler();
 800098a:	f000 f869 	bl	8000a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	46bd      	mov	sp, r7
 8000992:	b010      	add	sp, #64	; 0x40
 8000994:	bd80      	pop	{r7, pc}
 8000996:	46c0      	nop			; (mov r8, r8)
 8000998:	20000028 	.word	0x20000028
 800099c:	40010800 	.word	0x40010800
 80009a0:	0000ffff 	.word	0x0000ffff

080009a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009aa:	4b08      	ldr	r3, [pc, #32]	; (80009cc <MX_GPIO_Init+0x28>)
 80009ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80009ae:	4b07      	ldr	r3, [pc, #28]	; (80009cc <MX_GPIO_Init+0x28>)
 80009b0:	2101      	movs	r1, #1
 80009b2:	430a      	orrs	r2, r1
 80009b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80009b6:	4b05      	ldr	r3, [pc, #20]	; (80009cc <MX_GPIO_Init+0x28>)
 80009b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009ba:	2201      	movs	r2, #1
 80009bc:	4013      	ands	r3, r2
 80009be:	607b      	str	r3, [r7, #4]
 80009c0:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009c2:	46c0      	nop			; (mov r8, r8)
 80009c4:	46bd      	mov	sp, r7
 80009c6:	b002      	add	sp, #8
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	46c0      	nop			; (mov r8, r8)
 80009cc:	40021000 	.word	0x40021000

080009d0 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80009d0:	b590      	push	{r4, r7, lr}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
	// If the interrupt is triggered by channel 2
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2){
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	7e1b      	ldrb	r3, [r3, #24]
 80009dc:	2b02      	cmp	r3, #2
 80009de:	d131      	bne.n	8000a44 <HAL_TIM_IC_CaptureCallback+0x74>
		// Read the IC value
		PWM_input_period = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	2104      	movs	r1, #4
 80009e4:	0018      	movs	r0, r3
 80009e6:	f001 fd93 	bl	8002510 <HAL_TIM_ReadCapturedValue>
 80009ea:	0002      	movs	r2, r0
 80009ec:	4b17      	ldr	r3, [pc, #92]	; (8000a4c <HAL_TIM_IC_CaptureCallback+0x7c>)
 80009ee:	601a      	str	r2, [r3, #0]
		//If it ́s not the initial 0 capture (=>no pulse registered)
		if (PWM_input_period != 0){
 80009f0:	4b16      	ldr	r3, [pc, #88]	; (8000a4c <HAL_TIM_IC_CaptureCallback+0x7c>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d025      	beq.n	8000a44 <HAL_TIM_IC_CaptureCallback+0x74>
			PWM_input_pulseON = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	2100      	movs	r1, #0
 80009fc:	0018      	movs	r0, r3
 80009fe:	f001 fd87 	bl	8002510 <HAL_TIM_ReadCapturedValue>
 8000a02:	0002      	movs	r2, r0
 8000a04:	4b12      	ldr	r3, [pc, #72]	; (8000a50 <HAL_TIM_IC_CaptureCallback+0x80>)
 8000a06:	601a      	str	r2, [r3, #0]
			// Compute the Duty Cycle
			Duty = (float)(PWM_input_pulseON)/(float)PWM_input_period;
 8000a08:	4b11      	ldr	r3, [pc, #68]	; (8000a50 <HAL_TIM_IC_CaptureCallback+0x80>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	0018      	movs	r0, r3
 8000a0e:	f7ff fe39 	bl	8000684 <__aeabi_ui2f>
 8000a12:	1c04      	adds	r4, r0, #0
 8000a14:	4b0d      	ldr	r3, [pc, #52]	; (8000a4c <HAL_TIM_IC_CaptureCallback+0x7c>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	0018      	movs	r0, r3
 8000a1a:	f7ff fe33 	bl	8000684 <__aeabi_ui2f>
 8000a1e:	1c03      	adds	r3, r0, #0
 8000a20:	1c19      	adds	r1, r3, #0
 8000a22:	1c20      	adds	r0, r4, #0
 8000a24:	f7ff fd16 	bl	8000454 <__aeabi_fdiv>
 8000a28:	1c03      	adds	r3, r0, #0
 8000a2a:	1c1a      	adds	r2, r3, #0
 8000a2c:	4b09      	ldr	r3, [pc, #36]	; (8000a54 <HAL_TIM_IC_CaptureCallback+0x84>)
 8000a2e:	601a      	str	r2, [r3, #0]
			//Compute the frequency of the PWM. 32000000 is the timer frequency
			Frequency = 32000000/(PWM_input_period);//Divide also by prescaler if used.
 8000a30:	4b06      	ldr	r3, [pc, #24]	; (8000a4c <HAL_TIM_IC_CaptureCallback+0x7c>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	0019      	movs	r1, r3
 8000a36:	4808      	ldr	r0, [pc, #32]	; (8000a58 <HAL_TIM_IC_CaptureCallback+0x88>)
 8000a38:	f7ff fb66 	bl	8000108 <__udivsi3>
 8000a3c:	0003      	movs	r3, r0
 8000a3e:	001a      	movs	r2, r3
 8000a40:	4b06      	ldr	r3, [pc, #24]	; (8000a5c <HAL_TIM_IC_CaptureCallback+0x8c>)
 8000a42:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000a44:	46c0      	nop			; (mov r8, r8)
 8000a46:	46bd      	mov	sp, r7
 8000a48:	b003      	add	sp, #12
 8000a4a:	bd90      	pop	{r4, r7, pc}
 8000a4c:	2000006c 	.word	0x2000006c
 8000a50:	20000070 	.word	0x20000070
 8000a54:	20000068 	.word	0x20000068
 8000a58:	01e84800 	.word	0x01e84800
 8000a5c:	20000074 	.word	0x20000074

08000a60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a64:	b672      	cpsid	i
}
 8000a66:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a68:	e7fe      	b.n	8000a68 <Error_Handler+0x8>
	...

08000a6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a70:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <HAL_MspInit+0x24>)
 8000a72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a74:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <HAL_MspInit+0x24>)
 8000a76:	2101      	movs	r1, #1
 8000a78:	430a      	orrs	r2, r1
 8000a7a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a7c:	4b04      	ldr	r3, [pc, #16]	; (8000a90 <HAL_MspInit+0x24>)
 8000a7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000a80:	4b03      	ldr	r3, [pc, #12]	; (8000a90 <HAL_MspInit+0x24>)
 8000a82:	2180      	movs	r1, #128	; 0x80
 8000a84:	0549      	lsls	r1, r1, #21
 8000a86:	430a      	orrs	r2, r1
 8000a88:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	40021000 	.word	0x40021000

08000a94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a94:	b590      	push	{r4, r7, lr}
 8000a96:	b089      	sub	sp, #36	; 0x24
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a9c:	240c      	movs	r4, #12
 8000a9e:	193b      	adds	r3, r7, r4
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	2314      	movs	r3, #20
 8000aa4:	001a      	movs	r2, r3
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	f002 f8ac 	bl	8002c04 <memset>
  if(htim_base->Instance==TIM21)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a1c      	ldr	r2, [pc, #112]	; (8000b24 <HAL_TIM_Base_MspInit+0x90>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d131      	bne.n	8000b1a <HAL_TIM_Base_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM21_MspInit 0 */

  /* USER CODE END TIM21_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM21_CLK_ENABLE();
 8000ab6:	4b1c      	ldr	r3, [pc, #112]	; (8000b28 <HAL_TIM_Base_MspInit+0x94>)
 8000ab8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000aba:	4b1b      	ldr	r3, [pc, #108]	; (8000b28 <HAL_TIM_Base_MspInit+0x94>)
 8000abc:	2104      	movs	r1, #4
 8000abe:	430a      	orrs	r2, r1
 8000ac0:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac2:	4b19      	ldr	r3, [pc, #100]	; (8000b28 <HAL_TIM_Base_MspInit+0x94>)
 8000ac4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ac6:	4b18      	ldr	r3, [pc, #96]	; (8000b28 <HAL_TIM_Base_MspInit+0x94>)
 8000ac8:	2101      	movs	r1, #1
 8000aca:	430a      	orrs	r2, r1
 8000acc:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ace:	4b16      	ldr	r3, [pc, #88]	; (8000b28 <HAL_TIM_Base_MspInit+0x94>)
 8000ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	60bb      	str	r3, [r7, #8]
 8000ad8:	68bb      	ldr	r3, [r7, #8]
    /**TIM21 GPIO Configuration
    PA9     ------> TIM21_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ada:	193b      	adds	r3, r7, r4
 8000adc:	2280      	movs	r2, #128	; 0x80
 8000ade:	0092      	lsls	r2, r2, #2
 8000ae0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae2:	0021      	movs	r1, r4
 8000ae4:	187b      	adds	r3, r7, r1
 8000ae6:	2202      	movs	r2, #2
 8000ae8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	187b      	adds	r3, r7, r1
 8000aec:	2200      	movs	r2, #0
 8000aee:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af0:	187b      	adds	r3, r7, r1
 8000af2:	2200      	movs	r2, #0
 8000af4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM21;
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	2205      	movs	r2, #5
 8000afa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000afc:	187a      	adds	r2, r7, r1
 8000afe:	23a0      	movs	r3, #160	; 0xa0
 8000b00:	05db      	lsls	r3, r3, #23
 8000b02:	0011      	movs	r1, r2
 8000b04:	0018      	movs	r0, r3
 8000b06:	f000 f9cb 	bl	8000ea0 <HAL_GPIO_Init>

    /* TIM21 interrupt Init */
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	2014      	movs	r0, #20
 8000b10:	f000 f994 	bl	8000e3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 8000b14:	2014      	movs	r0, #20
 8000b16:	f000 f9a6 	bl	8000e66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }

}
 8000b1a:	46c0      	nop			; (mov r8, r8)
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	b009      	add	sp, #36	; 0x24
 8000b20:	bd90      	pop	{r4, r7, pc}
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	40010800 	.word	0x40010800
 8000b28:	40021000 	.word	0x40021000

08000b2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b30:	e7fe      	b.n	8000b30 <NMI_Handler+0x4>

08000b32 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b32:	b580      	push	{r7, lr}
 8000b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b36:	e7fe      	b.n	8000b36 <HardFault_Handler+0x4>

08000b38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b3c:	46c0      	nop			; (mov r8, r8)
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}

08000b42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b42:	b580      	push	{r7, lr}
 8000b44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}

08000b4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b50:	f000 f8ac 	bl	8000cac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b54:	46c0      	nop			; (mov r8, r8)
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
	...

08000b5c <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 8000b60:	4b03      	ldr	r3, [pc, #12]	; (8000b70 <TIM21_IRQHandler+0x14>)
 8000b62:	0018      	movs	r0, r3
 8000b64:	f001 fa2e 	bl	8001fc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8000b68:	46c0      	nop			; (mov r8, r8)
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	46c0      	nop			; (mov r8, r8)
 8000b70:	20000028 	.word	0x20000028

08000b74 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b78:	46c0      	nop			; (mov r8, r8)
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
	...

08000b80 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000b80:	4813      	ldr	r0, [pc, #76]	; (8000bd0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000b82:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b84:	f7ff fff6 	bl	8000b74 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000b88:	4812      	ldr	r0, [pc, #72]	; (8000bd4 <LoopForever+0x6>)
    LDR R1, [R0]
 8000b8a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000b8c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000b8e:	4a12      	ldr	r2, [pc, #72]	; (8000bd8 <LoopForever+0xa>)
    CMP R1, R2
 8000b90:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000b92:	d105      	bne.n	8000ba0 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000b94:	4811      	ldr	r0, [pc, #68]	; (8000bdc <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000b96:	4912      	ldr	r1, [pc, #72]	; (8000be0 <LoopForever+0x12>)
    STR R1, [R0]
 8000b98:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000b9a:	4812      	ldr	r0, [pc, #72]	; (8000be4 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000b9c:	4912      	ldr	r1, [pc, #72]	; (8000be8 <LoopForever+0x1a>)
    STR R1, [R0]
 8000b9e:	6001      	str	r1, [r0, #0]

08000ba0 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ba0:	4812      	ldr	r0, [pc, #72]	; (8000bec <LoopForever+0x1e>)
  ldr r1, =_edata
 8000ba2:	4913      	ldr	r1, [pc, #76]	; (8000bf0 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000ba4:	4a13      	ldr	r2, [pc, #76]	; (8000bf4 <LoopForever+0x26>)
  movs r3, #0
 8000ba6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ba8:	e002      	b.n	8000bb0 <LoopCopyDataInit>

08000baa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000baa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bae:	3304      	adds	r3, #4

08000bb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bb4:	d3f9      	bcc.n	8000baa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bb6:	4a10      	ldr	r2, [pc, #64]	; (8000bf8 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000bb8:	4c10      	ldr	r4, [pc, #64]	; (8000bfc <LoopForever+0x2e>)
  movs r3, #0
 8000bba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bbc:	e001      	b.n	8000bc2 <LoopFillZerobss>

08000bbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bc0:	3204      	adds	r2, #4

08000bc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bc4:	d3fb      	bcc.n	8000bbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bc6:	f001 fff9 	bl	8002bbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bca:	f7ff fdc7 	bl	800075c <main>

08000bce <LoopForever>:

LoopForever:
    b LoopForever
 8000bce:	e7fe      	b.n	8000bce <LoopForever>
   ldr   r0, =_estack
 8000bd0:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8000bd4:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000bd8:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000bdc:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000be0:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000be4:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000be8:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000bec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bf0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000bf4:	08002cd8 	.word	0x08002cd8
  ldr r2, =_sbss
 8000bf8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000bfc:	2000007c 	.word	0x2000007c

08000c00 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c00:	e7fe      	b.n	8000c00 <ADC1_COMP_IRQHandler>
	...

08000c04 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c0a:	1dfb      	adds	r3, r7, #7
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000c10:	4b0b      	ldr	r3, [pc, #44]	; (8000c40 <HAL_Init+0x3c>)
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	4b0a      	ldr	r3, [pc, #40]	; (8000c40 <HAL_Init+0x3c>)
 8000c16:	2140      	movs	r1, #64	; 0x40
 8000c18:	430a      	orrs	r2, r1
 8000c1a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c1c:	2003      	movs	r0, #3
 8000c1e:	f000 f811 	bl	8000c44 <HAL_InitTick>
 8000c22:	1e03      	subs	r3, r0, #0
 8000c24:	d003      	beq.n	8000c2e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000c26:	1dfb      	adds	r3, r7, #7
 8000c28:	2201      	movs	r2, #1
 8000c2a:	701a      	strb	r2, [r3, #0]
 8000c2c:	e001      	b.n	8000c32 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c2e:	f7ff ff1d 	bl	8000a6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c32:	1dfb      	adds	r3, r7, #7
 8000c34:	781b      	ldrb	r3, [r3, #0]
}
 8000c36:	0018      	movs	r0, r3
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	b002      	add	sp, #8
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	46c0      	nop			; (mov r8, r8)
 8000c40:	40022000 	.word	0x40022000

08000c44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c44:	b590      	push	{r4, r7, lr}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c4c:	4b14      	ldr	r3, [pc, #80]	; (8000ca0 <HAL_InitTick+0x5c>)
 8000c4e:	681c      	ldr	r4, [r3, #0]
 8000c50:	4b14      	ldr	r3, [pc, #80]	; (8000ca4 <HAL_InitTick+0x60>)
 8000c52:	781b      	ldrb	r3, [r3, #0]
 8000c54:	0019      	movs	r1, r3
 8000c56:	23fa      	movs	r3, #250	; 0xfa
 8000c58:	0098      	lsls	r0, r3, #2
 8000c5a:	f7ff fa55 	bl	8000108 <__udivsi3>
 8000c5e:	0003      	movs	r3, r0
 8000c60:	0019      	movs	r1, r3
 8000c62:	0020      	movs	r0, r4
 8000c64:	f7ff fa50 	bl	8000108 <__udivsi3>
 8000c68:	0003      	movs	r3, r0
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	f000 f90b 	bl	8000e86 <HAL_SYSTICK_Config>
 8000c70:	1e03      	subs	r3, r0, #0
 8000c72:	d001      	beq.n	8000c78 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c74:	2301      	movs	r3, #1
 8000c76:	e00f      	b.n	8000c98 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2b03      	cmp	r3, #3
 8000c7c:	d80b      	bhi.n	8000c96 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c7e:	6879      	ldr	r1, [r7, #4]
 8000c80:	2301      	movs	r3, #1
 8000c82:	425b      	negs	r3, r3
 8000c84:	2200      	movs	r2, #0
 8000c86:	0018      	movs	r0, r3
 8000c88:	f000 f8d8 	bl	8000e3c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c8c:	4b06      	ldr	r3, [pc, #24]	; (8000ca8 <HAL_InitTick+0x64>)
 8000c8e:	687a      	ldr	r2, [r7, #4]
 8000c90:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c92:	2300      	movs	r3, #0
 8000c94:	e000      	b.n	8000c98 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c96:	2301      	movs	r3, #1
}
 8000c98:	0018      	movs	r0, r3
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	b003      	add	sp, #12
 8000c9e:	bd90      	pop	{r4, r7, pc}
 8000ca0:	20000000 	.word	0x20000000
 8000ca4:	20000008 	.word	0x20000008
 8000ca8:	20000004 	.word	0x20000004

08000cac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cb0:	4b05      	ldr	r3, [pc, #20]	; (8000cc8 <HAL_IncTick+0x1c>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	001a      	movs	r2, r3
 8000cb6:	4b05      	ldr	r3, [pc, #20]	; (8000ccc <HAL_IncTick+0x20>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	18d2      	adds	r2, r2, r3
 8000cbc:	4b03      	ldr	r3, [pc, #12]	; (8000ccc <HAL_IncTick+0x20>)
 8000cbe:	601a      	str	r2, [r3, #0]
}
 8000cc0:	46c0      	nop			; (mov r8, r8)
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	46c0      	nop			; (mov r8, r8)
 8000cc8:	20000008 	.word	0x20000008
 8000ccc:	20000078 	.word	0x20000078

08000cd0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	af00      	add	r7, sp, #0
  return uwTick;
 8000cd4:	4b02      	ldr	r3, [pc, #8]	; (8000ce0 <HAL_GetTick+0x10>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
}
 8000cd8:	0018      	movs	r0, r3
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	46c0      	nop			; (mov r8, r8)
 8000ce0:	20000078 	.word	0x20000078

08000ce4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	0002      	movs	r2, r0
 8000cec:	1dfb      	adds	r3, r7, #7
 8000cee:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000cf0:	1dfb      	adds	r3, r7, #7
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	2b7f      	cmp	r3, #127	; 0x7f
 8000cf6:	d809      	bhi.n	8000d0c <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cf8:	1dfb      	adds	r3, r7, #7
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	001a      	movs	r2, r3
 8000cfe:	231f      	movs	r3, #31
 8000d00:	401a      	ands	r2, r3
 8000d02:	4b04      	ldr	r3, [pc, #16]	; (8000d14 <__NVIC_EnableIRQ+0x30>)
 8000d04:	2101      	movs	r1, #1
 8000d06:	4091      	lsls	r1, r2
 8000d08:	000a      	movs	r2, r1
 8000d0a:	601a      	str	r2, [r3, #0]
  }
}
 8000d0c:	46c0      	nop			; (mov r8, r8)
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	b002      	add	sp, #8
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	e000e100 	.word	0xe000e100

08000d18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d18:	b590      	push	{r4, r7, lr}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	0002      	movs	r2, r0
 8000d20:	6039      	str	r1, [r7, #0]
 8000d22:	1dfb      	adds	r3, r7, #7
 8000d24:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d26:	1dfb      	adds	r3, r7, #7
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	2b7f      	cmp	r3, #127	; 0x7f
 8000d2c:	d828      	bhi.n	8000d80 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d2e:	4a2f      	ldr	r2, [pc, #188]	; (8000dec <__NVIC_SetPriority+0xd4>)
 8000d30:	1dfb      	adds	r3, r7, #7
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	b25b      	sxtb	r3, r3
 8000d36:	089b      	lsrs	r3, r3, #2
 8000d38:	33c0      	adds	r3, #192	; 0xc0
 8000d3a:	009b      	lsls	r3, r3, #2
 8000d3c:	589b      	ldr	r3, [r3, r2]
 8000d3e:	1dfa      	adds	r2, r7, #7
 8000d40:	7812      	ldrb	r2, [r2, #0]
 8000d42:	0011      	movs	r1, r2
 8000d44:	2203      	movs	r2, #3
 8000d46:	400a      	ands	r2, r1
 8000d48:	00d2      	lsls	r2, r2, #3
 8000d4a:	21ff      	movs	r1, #255	; 0xff
 8000d4c:	4091      	lsls	r1, r2
 8000d4e:	000a      	movs	r2, r1
 8000d50:	43d2      	mvns	r2, r2
 8000d52:	401a      	ands	r2, r3
 8000d54:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	019b      	lsls	r3, r3, #6
 8000d5a:	22ff      	movs	r2, #255	; 0xff
 8000d5c:	401a      	ands	r2, r3
 8000d5e:	1dfb      	adds	r3, r7, #7
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	0018      	movs	r0, r3
 8000d64:	2303      	movs	r3, #3
 8000d66:	4003      	ands	r3, r0
 8000d68:	00db      	lsls	r3, r3, #3
 8000d6a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d6c:	481f      	ldr	r0, [pc, #124]	; (8000dec <__NVIC_SetPriority+0xd4>)
 8000d6e:	1dfb      	adds	r3, r7, #7
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	b25b      	sxtb	r3, r3
 8000d74:	089b      	lsrs	r3, r3, #2
 8000d76:	430a      	orrs	r2, r1
 8000d78:	33c0      	adds	r3, #192	; 0xc0
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d7e:	e031      	b.n	8000de4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d80:	4a1b      	ldr	r2, [pc, #108]	; (8000df0 <__NVIC_SetPriority+0xd8>)
 8000d82:	1dfb      	adds	r3, r7, #7
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	0019      	movs	r1, r3
 8000d88:	230f      	movs	r3, #15
 8000d8a:	400b      	ands	r3, r1
 8000d8c:	3b08      	subs	r3, #8
 8000d8e:	089b      	lsrs	r3, r3, #2
 8000d90:	3306      	adds	r3, #6
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	18d3      	adds	r3, r2, r3
 8000d96:	3304      	adds	r3, #4
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	1dfa      	adds	r2, r7, #7
 8000d9c:	7812      	ldrb	r2, [r2, #0]
 8000d9e:	0011      	movs	r1, r2
 8000da0:	2203      	movs	r2, #3
 8000da2:	400a      	ands	r2, r1
 8000da4:	00d2      	lsls	r2, r2, #3
 8000da6:	21ff      	movs	r1, #255	; 0xff
 8000da8:	4091      	lsls	r1, r2
 8000daa:	000a      	movs	r2, r1
 8000dac:	43d2      	mvns	r2, r2
 8000dae:	401a      	ands	r2, r3
 8000db0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	019b      	lsls	r3, r3, #6
 8000db6:	22ff      	movs	r2, #255	; 0xff
 8000db8:	401a      	ands	r2, r3
 8000dba:	1dfb      	adds	r3, r7, #7
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	0018      	movs	r0, r3
 8000dc0:	2303      	movs	r3, #3
 8000dc2:	4003      	ands	r3, r0
 8000dc4:	00db      	lsls	r3, r3, #3
 8000dc6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dc8:	4809      	ldr	r0, [pc, #36]	; (8000df0 <__NVIC_SetPriority+0xd8>)
 8000dca:	1dfb      	adds	r3, r7, #7
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	001c      	movs	r4, r3
 8000dd0:	230f      	movs	r3, #15
 8000dd2:	4023      	ands	r3, r4
 8000dd4:	3b08      	subs	r3, #8
 8000dd6:	089b      	lsrs	r3, r3, #2
 8000dd8:	430a      	orrs	r2, r1
 8000dda:	3306      	adds	r3, #6
 8000ddc:	009b      	lsls	r3, r3, #2
 8000dde:	18c3      	adds	r3, r0, r3
 8000de0:	3304      	adds	r3, #4
 8000de2:	601a      	str	r2, [r3, #0]
}
 8000de4:	46c0      	nop			; (mov r8, r8)
 8000de6:	46bd      	mov	sp, r7
 8000de8:	b003      	add	sp, #12
 8000dea:	bd90      	pop	{r4, r7, pc}
 8000dec:	e000e100 	.word	0xe000e100
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b082      	sub	sp, #8
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	1e5a      	subs	r2, r3, #1
 8000e00:	2380      	movs	r3, #128	; 0x80
 8000e02:	045b      	lsls	r3, r3, #17
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d301      	bcc.n	8000e0c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e08:	2301      	movs	r3, #1
 8000e0a:	e010      	b.n	8000e2e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e0c:	4b0a      	ldr	r3, [pc, #40]	; (8000e38 <SysTick_Config+0x44>)
 8000e0e:	687a      	ldr	r2, [r7, #4]
 8000e10:	3a01      	subs	r2, #1
 8000e12:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e14:	2301      	movs	r3, #1
 8000e16:	425b      	negs	r3, r3
 8000e18:	2103      	movs	r1, #3
 8000e1a:	0018      	movs	r0, r3
 8000e1c:	f7ff ff7c 	bl	8000d18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e20:	4b05      	ldr	r3, [pc, #20]	; (8000e38 <SysTick_Config+0x44>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e26:	4b04      	ldr	r3, [pc, #16]	; (8000e38 <SysTick_Config+0x44>)
 8000e28:	2207      	movs	r2, #7
 8000e2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e2c:	2300      	movs	r3, #0
}
 8000e2e:	0018      	movs	r0, r3
 8000e30:	46bd      	mov	sp, r7
 8000e32:	b002      	add	sp, #8
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	46c0      	nop			; (mov r8, r8)
 8000e38:	e000e010 	.word	0xe000e010

08000e3c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b084      	sub	sp, #16
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	60b9      	str	r1, [r7, #8]
 8000e44:	607a      	str	r2, [r7, #4]
 8000e46:	210f      	movs	r1, #15
 8000e48:	187b      	adds	r3, r7, r1
 8000e4a:	1c02      	adds	r2, r0, #0
 8000e4c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e4e:	68ba      	ldr	r2, [r7, #8]
 8000e50:	187b      	adds	r3, r7, r1
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	b25b      	sxtb	r3, r3
 8000e56:	0011      	movs	r1, r2
 8000e58:	0018      	movs	r0, r3
 8000e5a:	f7ff ff5d 	bl	8000d18 <__NVIC_SetPriority>
}
 8000e5e:	46c0      	nop			; (mov r8, r8)
 8000e60:	46bd      	mov	sp, r7
 8000e62:	b004      	add	sp, #16
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e66:	b580      	push	{r7, lr}
 8000e68:	b082      	sub	sp, #8
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	0002      	movs	r2, r0
 8000e6e:	1dfb      	adds	r3, r7, #7
 8000e70:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e72:	1dfb      	adds	r3, r7, #7
 8000e74:	781b      	ldrb	r3, [r3, #0]
 8000e76:	b25b      	sxtb	r3, r3
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f7ff ff33 	bl	8000ce4 <__NVIC_EnableIRQ>
}
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	46bd      	mov	sp, r7
 8000e82:	b002      	add	sp, #8
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b082      	sub	sp, #8
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	0018      	movs	r0, r3
 8000e92:	f7ff ffaf 	bl	8000df4 <SysTick_Config>
 8000e96:	0003      	movs	r3, r0
}
 8000e98:	0018      	movs	r0, r3
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	b002      	add	sp, #8
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
 8000ea8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000eb6:	e143      	b.n	8001140 <HAL_GPIO_Init+0x2a0>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	697a      	ldr	r2, [r7, #20]
 8000ec0:	4091      	lsls	r1, r2
 8000ec2:	000a      	movs	r2, r1
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d100      	bne.n	8000ed0 <HAL_GPIO_Init+0x30>
 8000ece:	e134      	b.n	800113a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	2203      	movs	r2, #3
 8000ed6:	4013      	ands	r3, r2
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d005      	beq.n	8000ee8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	2203      	movs	r2, #3
 8000ee2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d130      	bne.n	8000f4a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	689b      	ldr	r3, [r3, #8]
 8000eec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	005b      	lsls	r3, r3, #1
 8000ef2:	2203      	movs	r2, #3
 8000ef4:	409a      	lsls	r2, r3
 8000ef6:	0013      	movs	r3, r2
 8000ef8:	43da      	mvns	r2, r3
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	4013      	ands	r3, r2
 8000efe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	68da      	ldr	r2, [r3, #12]
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	409a      	lsls	r2, r3
 8000f0a:	0013      	movs	r3, r2
 8000f0c:	693a      	ldr	r2, [r7, #16]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	693a      	ldr	r2, [r7, #16]
 8000f16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f1e:	2201      	movs	r2, #1
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	409a      	lsls	r2, r3
 8000f24:	0013      	movs	r3, r2
 8000f26:	43da      	mvns	r2, r3
 8000f28:	693b      	ldr	r3, [r7, #16]
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	091b      	lsrs	r3, r3, #4
 8000f34:	2201      	movs	r2, #1
 8000f36:	401a      	ands	r2, r3
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	409a      	lsls	r2, r3
 8000f3c:	0013      	movs	r3, r2
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	693a      	ldr	r2, [r7, #16]
 8000f48:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	2203      	movs	r2, #3
 8000f50:	4013      	ands	r3, r2
 8000f52:	2b03      	cmp	r3, #3
 8000f54:	d017      	beq.n	8000f86 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	68db      	ldr	r3, [r3, #12]
 8000f5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f5c:	697b      	ldr	r3, [r7, #20]
 8000f5e:	005b      	lsls	r3, r3, #1
 8000f60:	2203      	movs	r2, #3
 8000f62:	409a      	lsls	r2, r3
 8000f64:	0013      	movs	r3, r2
 8000f66:	43da      	mvns	r2, r3
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	4013      	ands	r3, r2
 8000f6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	689a      	ldr	r2, [r3, #8]
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	005b      	lsls	r3, r3, #1
 8000f76:	409a      	lsls	r2, r3
 8000f78:	0013      	movs	r3, r2
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	693a      	ldr	r2, [r7, #16]
 8000f84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	2203      	movs	r2, #3
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	d123      	bne.n	8000fda <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f92:	697b      	ldr	r3, [r7, #20]
 8000f94:	08da      	lsrs	r2, r3, #3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	3208      	adds	r2, #8
 8000f9a:	0092      	lsls	r2, r2, #2
 8000f9c:	58d3      	ldr	r3, [r2, r3]
 8000f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000fa0:	697b      	ldr	r3, [r7, #20]
 8000fa2:	2207      	movs	r2, #7
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	220f      	movs	r2, #15
 8000faa:	409a      	lsls	r2, r3
 8000fac:	0013      	movs	r3, r2
 8000fae:	43da      	mvns	r2, r3
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	691a      	ldr	r2, [r3, #16]
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	2107      	movs	r1, #7
 8000fbe:	400b      	ands	r3, r1
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	409a      	lsls	r2, r3
 8000fc4:	0013      	movs	r3, r2
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	08da      	lsrs	r2, r3, #3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	3208      	adds	r2, #8
 8000fd4:	0092      	lsls	r2, r2, #2
 8000fd6:	6939      	ldr	r1, [r7, #16]
 8000fd8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	2203      	movs	r2, #3
 8000fe6:	409a      	lsls	r2, r3
 8000fe8:	0013      	movs	r3, r2
 8000fea:	43da      	mvns	r2, r3
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	4013      	ands	r3, r2
 8000ff0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ff2:	683b      	ldr	r3, [r7, #0]
 8000ff4:	685b      	ldr	r3, [r3, #4]
 8000ff6:	2203      	movs	r2, #3
 8000ff8:	401a      	ands	r2, r3
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	409a      	lsls	r2, r3
 8001000:	0013      	movs	r3, r2
 8001002:	693a      	ldr	r2, [r7, #16]
 8001004:	4313      	orrs	r3, r2
 8001006:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	693a      	ldr	r2, [r7, #16]
 800100c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	685a      	ldr	r2, [r3, #4]
 8001012:	23c0      	movs	r3, #192	; 0xc0
 8001014:	029b      	lsls	r3, r3, #10
 8001016:	4013      	ands	r3, r2
 8001018:	d100      	bne.n	800101c <HAL_GPIO_Init+0x17c>
 800101a:	e08e      	b.n	800113a <HAL_GPIO_Init+0x29a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800101c:	4b4e      	ldr	r3, [pc, #312]	; (8001158 <HAL_GPIO_Init+0x2b8>)
 800101e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001020:	4b4d      	ldr	r3, [pc, #308]	; (8001158 <HAL_GPIO_Init+0x2b8>)
 8001022:	2101      	movs	r1, #1
 8001024:	430a      	orrs	r2, r1
 8001026:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001028:	4a4c      	ldr	r2, [pc, #304]	; (800115c <HAL_GPIO_Init+0x2bc>)
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	089b      	lsrs	r3, r3, #2
 800102e:	3302      	adds	r3, #2
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	589b      	ldr	r3, [r3, r2]
 8001034:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	2203      	movs	r2, #3
 800103a:	4013      	ands	r3, r2
 800103c:	009b      	lsls	r3, r3, #2
 800103e:	220f      	movs	r2, #15
 8001040:	409a      	lsls	r2, r3
 8001042:	0013      	movs	r3, r2
 8001044:	43da      	mvns	r2, r3
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	4013      	ands	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	23a0      	movs	r3, #160	; 0xa0
 8001050:	05db      	lsls	r3, r3, #23
 8001052:	429a      	cmp	r2, r3
 8001054:	d00d      	beq.n	8001072 <HAL_GPIO_Init+0x1d2>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4a41      	ldr	r2, [pc, #260]	; (8001160 <HAL_GPIO_Init+0x2c0>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d007      	beq.n	800106e <HAL_GPIO_Init+0x1ce>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4a40      	ldr	r2, [pc, #256]	; (8001164 <HAL_GPIO_Init+0x2c4>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d101      	bne.n	800106a <HAL_GPIO_Init+0x1ca>
 8001066:	2302      	movs	r3, #2
 8001068:	e004      	b.n	8001074 <HAL_GPIO_Init+0x1d4>
 800106a:	2306      	movs	r3, #6
 800106c:	e002      	b.n	8001074 <HAL_GPIO_Init+0x1d4>
 800106e:	2301      	movs	r3, #1
 8001070:	e000      	b.n	8001074 <HAL_GPIO_Init+0x1d4>
 8001072:	2300      	movs	r3, #0
 8001074:	697a      	ldr	r2, [r7, #20]
 8001076:	2103      	movs	r1, #3
 8001078:	400a      	ands	r2, r1
 800107a:	0092      	lsls	r2, r2, #2
 800107c:	4093      	lsls	r3, r2
 800107e:	693a      	ldr	r2, [r7, #16]
 8001080:	4313      	orrs	r3, r2
 8001082:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001084:	4935      	ldr	r1, [pc, #212]	; (800115c <HAL_GPIO_Init+0x2bc>)
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	089b      	lsrs	r3, r3, #2
 800108a:	3302      	adds	r3, #2
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001092:	4b35      	ldr	r3, [pc, #212]	; (8001168 <HAL_GPIO_Init+0x2c8>)
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	43da      	mvns	r2, r3
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	4013      	ands	r3, r2
 80010a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	685a      	ldr	r2, [r3, #4]
 80010a6:	2380      	movs	r3, #128	; 0x80
 80010a8:	035b      	lsls	r3, r3, #13
 80010aa:	4013      	ands	r3, r2
 80010ac:	d003      	beq.n	80010b6 <HAL_GPIO_Init+0x216>
        {
          temp |= iocurrent;
 80010ae:	693a      	ldr	r2, [r7, #16]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80010b6:	4b2c      	ldr	r3, [pc, #176]	; (8001168 <HAL_GPIO_Init+0x2c8>)
 80010b8:	693a      	ldr	r2, [r7, #16]
 80010ba:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80010bc:	4b2a      	ldr	r3, [pc, #168]	; (8001168 <HAL_GPIO_Init+0x2c8>)
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	43da      	mvns	r2, r3
 80010c6:	693b      	ldr	r3, [r7, #16]
 80010c8:	4013      	ands	r3, r2
 80010ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	685a      	ldr	r2, [r3, #4]
 80010d0:	2380      	movs	r3, #128	; 0x80
 80010d2:	039b      	lsls	r3, r3, #14
 80010d4:	4013      	ands	r3, r2
 80010d6:	d003      	beq.n	80010e0 <HAL_GPIO_Init+0x240>
        {
          temp |= iocurrent;
 80010d8:	693a      	ldr	r2, [r7, #16]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	4313      	orrs	r3, r2
 80010de:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010e0:	4b21      	ldr	r3, [pc, #132]	; (8001168 <HAL_GPIO_Init+0x2c8>)
 80010e2:	693a      	ldr	r2, [r7, #16]
 80010e4:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80010e6:	4b20      	ldr	r3, [pc, #128]	; (8001168 <HAL_GPIO_Init+0x2c8>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	43da      	mvns	r2, r3
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	4013      	ands	r3, r2
 80010f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685a      	ldr	r2, [r3, #4]
 80010fa:	2380      	movs	r3, #128	; 0x80
 80010fc:	029b      	lsls	r3, r3, #10
 80010fe:	4013      	ands	r3, r2
 8001100:	d003      	beq.n	800110a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	4313      	orrs	r3, r2
 8001108:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800110a:	4b17      	ldr	r3, [pc, #92]	; (8001168 <HAL_GPIO_Init+0x2c8>)
 800110c:	693a      	ldr	r2, [r7, #16]
 800110e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001110:	4b15      	ldr	r3, [pc, #84]	; (8001168 <HAL_GPIO_Init+0x2c8>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	43da      	mvns	r2, r3
 800111a:	693b      	ldr	r3, [r7, #16]
 800111c:	4013      	ands	r3, r2
 800111e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685a      	ldr	r2, [r3, #4]
 8001124:	2380      	movs	r3, #128	; 0x80
 8001126:	025b      	lsls	r3, r3, #9
 8001128:	4013      	ands	r3, r2
 800112a:	d003      	beq.n	8001134 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800112c:	693a      	ldr	r2, [r7, #16]
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	4313      	orrs	r3, r2
 8001132:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001134:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <HAL_GPIO_Init+0x2c8>)
 8001136:	693a      	ldr	r2, [r7, #16]
 8001138:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	3301      	adds	r3, #1
 800113e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	40da      	lsrs	r2, r3
 8001148:	1e13      	subs	r3, r2, #0
 800114a:	d000      	beq.n	800114e <HAL_GPIO_Init+0x2ae>
 800114c:	e6b4      	b.n	8000eb8 <HAL_GPIO_Init+0x18>
  }
}
 800114e:	46c0      	nop			; (mov r8, r8)
 8001150:	46c0      	nop			; (mov r8, r8)
 8001152:	46bd      	mov	sp, r7
 8001154:	b006      	add	sp, #24
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40021000 	.word	0x40021000
 800115c:	40010000 	.word	0x40010000
 8001160:	50000400 	.word	0x50000400
 8001164:	50000800 	.word	0x50000800
 8001168:	40010400 	.word	0x40010400

0800116c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800116c:	b5b0      	push	{r4, r5, r7, lr}
 800116e:	b08a      	sub	sp, #40	; 0x28
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d102      	bne.n	8001180 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	f000 fb6c 	bl	8001858 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001180:	4bc8      	ldr	r3, [pc, #800]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001182:	68db      	ldr	r3, [r3, #12]
 8001184:	220c      	movs	r2, #12
 8001186:	4013      	ands	r3, r2
 8001188:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800118a:	4bc6      	ldr	r3, [pc, #792]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 800118c:	68da      	ldr	r2, [r3, #12]
 800118e:	2380      	movs	r3, #128	; 0x80
 8001190:	025b      	lsls	r3, r3, #9
 8001192:	4013      	ands	r3, r2
 8001194:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	2201      	movs	r2, #1
 800119c:	4013      	ands	r3, r2
 800119e:	d100      	bne.n	80011a2 <HAL_RCC_OscConfig+0x36>
 80011a0:	e07d      	b.n	800129e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	2b08      	cmp	r3, #8
 80011a6:	d007      	beq.n	80011b8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	2b0c      	cmp	r3, #12
 80011ac:	d112      	bne.n	80011d4 <HAL_RCC_OscConfig+0x68>
 80011ae:	69ba      	ldr	r2, [r7, #24]
 80011b0:	2380      	movs	r3, #128	; 0x80
 80011b2:	025b      	lsls	r3, r3, #9
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d10d      	bne.n	80011d4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011b8:	4bba      	ldr	r3, [pc, #744]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	2380      	movs	r3, #128	; 0x80
 80011be:	029b      	lsls	r3, r3, #10
 80011c0:	4013      	ands	r3, r2
 80011c2:	d100      	bne.n	80011c6 <HAL_RCC_OscConfig+0x5a>
 80011c4:	e06a      	b.n	800129c <HAL_RCC_OscConfig+0x130>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d166      	bne.n	800129c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	f000 fb42 	bl	8001858 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	685a      	ldr	r2, [r3, #4]
 80011d8:	2380      	movs	r3, #128	; 0x80
 80011da:	025b      	lsls	r3, r3, #9
 80011dc:	429a      	cmp	r2, r3
 80011de:	d107      	bne.n	80011f0 <HAL_RCC_OscConfig+0x84>
 80011e0:	4bb0      	ldr	r3, [pc, #704]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	4baf      	ldr	r3, [pc, #700]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 80011e6:	2180      	movs	r1, #128	; 0x80
 80011e8:	0249      	lsls	r1, r1, #9
 80011ea:	430a      	orrs	r2, r1
 80011ec:	601a      	str	r2, [r3, #0]
 80011ee:	e027      	b.n	8001240 <HAL_RCC_OscConfig+0xd4>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	685a      	ldr	r2, [r3, #4]
 80011f4:	23a0      	movs	r3, #160	; 0xa0
 80011f6:	02db      	lsls	r3, r3, #11
 80011f8:	429a      	cmp	r2, r3
 80011fa:	d10e      	bne.n	800121a <HAL_RCC_OscConfig+0xae>
 80011fc:	4ba9      	ldr	r3, [pc, #676]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4ba8      	ldr	r3, [pc, #672]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001202:	2180      	movs	r1, #128	; 0x80
 8001204:	02c9      	lsls	r1, r1, #11
 8001206:	430a      	orrs	r2, r1
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	4ba6      	ldr	r3, [pc, #664]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	4ba5      	ldr	r3, [pc, #660]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001210:	2180      	movs	r1, #128	; 0x80
 8001212:	0249      	lsls	r1, r1, #9
 8001214:	430a      	orrs	r2, r1
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	e012      	b.n	8001240 <HAL_RCC_OscConfig+0xd4>
 800121a:	4ba2      	ldr	r3, [pc, #648]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	4ba1      	ldr	r3, [pc, #644]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001220:	49a1      	ldr	r1, [pc, #644]	; (80014a8 <HAL_RCC_OscConfig+0x33c>)
 8001222:	400a      	ands	r2, r1
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	4b9f      	ldr	r3, [pc, #636]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	2380      	movs	r3, #128	; 0x80
 800122c:	025b      	lsls	r3, r3, #9
 800122e:	4013      	ands	r3, r2
 8001230:	60fb      	str	r3, [r7, #12]
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	4b9b      	ldr	r3, [pc, #620]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	4b9a      	ldr	r3, [pc, #616]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 800123a:	499c      	ldr	r1, [pc, #624]	; (80014ac <HAL_RCC_OscConfig+0x340>)
 800123c:	400a      	ands	r2, r1
 800123e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d014      	beq.n	8001272 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001248:	f7ff fd42 	bl	8000cd0 <HAL_GetTick>
 800124c:	0003      	movs	r3, r0
 800124e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001250:	e008      	b.n	8001264 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001252:	f7ff fd3d 	bl	8000cd0 <HAL_GetTick>
 8001256:	0002      	movs	r2, r0
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	2b64      	cmp	r3, #100	; 0x64
 800125e:	d901      	bls.n	8001264 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001260:	2303      	movs	r3, #3
 8001262:	e2f9      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001264:	4b8f      	ldr	r3, [pc, #572]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	2380      	movs	r3, #128	; 0x80
 800126a:	029b      	lsls	r3, r3, #10
 800126c:	4013      	ands	r3, r2
 800126e:	d0f0      	beq.n	8001252 <HAL_RCC_OscConfig+0xe6>
 8001270:	e015      	b.n	800129e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001272:	f7ff fd2d 	bl	8000cd0 <HAL_GetTick>
 8001276:	0003      	movs	r3, r0
 8001278:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800127a:	e008      	b.n	800128e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800127c:	f7ff fd28 	bl	8000cd0 <HAL_GetTick>
 8001280:	0002      	movs	r2, r0
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	1ad3      	subs	r3, r2, r3
 8001286:	2b64      	cmp	r3, #100	; 0x64
 8001288:	d901      	bls.n	800128e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800128a:	2303      	movs	r3, #3
 800128c:	e2e4      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800128e:	4b85      	ldr	r3, [pc, #532]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	2380      	movs	r3, #128	; 0x80
 8001294:	029b      	lsls	r3, r3, #10
 8001296:	4013      	ands	r3, r2
 8001298:	d1f0      	bne.n	800127c <HAL_RCC_OscConfig+0x110>
 800129a:	e000      	b.n	800129e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800129c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	2202      	movs	r2, #2
 80012a4:	4013      	ands	r3, r2
 80012a6:	d100      	bne.n	80012aa <HAL_RCC_OscConfig+0x13e>
 80012a8:	e099      	b.n	80013de <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	68db      	ldr	r3, [r3, #12]
 80012ae:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80012b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012b2:	2220      	movs	r2, #32
 80012b4:	4013      	ands	r3, r2
 80012b6:	d009      	beq.n	80012cc <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80012b8:	4b7a      	ldr	r3, [pc, #488]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	4b79      	ldr	r3, [pc, #484]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 80012be:	2120      	movs	r1, #32
 80012c0:	430a      	orrs	r2, r1
 80012c2:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 80012c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c6:	2220      	movs	r2, #32
 80012c8:	4393      	bics	r3, r2
 80012ca:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	2b04      	cmp	r3, #4
 80012d0:	d005      	beq.n	80012de <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80012d2:	69fb      	ldr	r3, [r7, #28]
 80012d4:	2b0c      	cmp	r3, #12
 80012d6:	d13e      	bne.n	8001356 <HAL_RCC_OscConfig+0x1ea>
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d13b      	bne.n	8001356 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80012de:	4b71      	ldr	r3, [pc, #452]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2204      	movs	r2, #4
 80012e4:	4013      	ands	r3, r2
 80012e6:	d004      	beq.n	80012f2 <HAL_RCC_OscConfig+0x186>
 80012e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d101      	bne.n	80012f2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e2b2      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012f2:	4b6c      	ldr	r3, [pc, #432]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 80012f4:	685b      	ldr	r3, [r3, #4]
 80012f6:	4a6e      	ldr	r2, [pc, #440]	; (80014b0 <HAL_RCC_OscConfig+0x344>)
 80012f8:	4013      	ands	r3, r2
 80012fa:	0019      	movs	r1, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	691b      	ldr	r3, [r3, #16]
 8001300:	021a      	lsls	r2, r3, #8
 8001302:	4b68      	ldr	r3, [pc, #416]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001304:	430a      	orrs	r2, r1
 8001306:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001308:	4b66      	ldr	r3, [pc, #408]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	2209      	movs	r2, #9
 800130e:	4393      	bics	r3, r2
 8001310:	0019      	movs	r1, r3
 8001312:	4b64      	ldr	r3, [pc, #400]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001314:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001316:	430a      	orrs	r2, r1
 8001318:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800131a:	f000 fbeb 	bl	8001af4 <HAL_RCC_GetSysClockFreq>
 800131e:	0001      	movs	r1, r0
 8001320:	4b60      	ldr	r3, [pc, #384]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	091b      	lsrs	r3, r3, #4
 8001326:	220f      	movs	r2, #15
 8001328:	4013      	ands	r3, r2
 800132a:	4a62      	ldr	r2, [pc, #392]	; (80014b4 <HAL_RCC_OscConfig+0x348>)
 800132c:	5cd3      	ldrb	r3, [r2, r3]
 800132e:	000a      	movs	r2, r1
 8001330:	40da      	lsrs	r2, r3
 8001332:	4b61      	ldr	r3, [pc, #388]	; (80014b8 <HAL_RCC_OscConfig+0x34c>)
 8001334:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001336:	4b61      	ldr	r3, [pc, #388]	; (80014bc <HAL_RCC_OscConfig+0x350>)
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2513      	movs	r5, #19
 800133c:	197c      	adds	r4, r7, r5
 800133e:	0018      	movs	r0, r3
 8001340:	f7ff fc80 	bl	8000c44 <HAL_InitTick>
 8001344:	0003      	movs	r3, r0
 8001346:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001348:	197b      	adds	r3, r7, r5
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d046      	beq.n	80013de <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001350:	197b      	adds	r3, r7, r5
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	e280      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001358:	2b00      	cmp	r3, #0
 800135a:	d027      	beq.n	80013ac <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800135c:	4b51      	ldr	r3, [pc, #324]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2209      	movs	r2, #9
 8001362:	4393      	bics	r3, r2
 8001364:	0019      	movs	r1, r3
 8001366:	4b4f      	ldr	r3, [pc, #316]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001368:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800136a:	430a      	orrs	r2, r1
 800136c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136e:	f7ff fcaf 	bl	8000cd0 <HAL_GetTick>
 8001372:	0003      	movs	r3, r0
 8001374:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001376:	e008      	b.n	800138a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001378:	f7ff fcaa 	bl	8000cd0 <HAL_GetTick>
 800137c:	0002      	movs	r2, r0
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	1ad3      	subs	r3, r2, r3
 8001382:	2b02      	cmp	r3, #2
 8001384:	d901      	bls.n	800138a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001386:	2303      	movs	r3, #3
 8001388:	e266      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800138a:	4b46      	ldr	r3, [pc, #280]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	2204      	movs	r2, #4
 8001390:	4013      	ands	r3, r2
 8001392:	d0f1      	beq.n	8001378 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001394:	4b43      	ldr	r3, [pc, #268]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001396:	685b      	ldr	r3, [r3, #4]
 8001398:	4a45      	ldr	r2, [pc, #276]	; (80014b0 <HAL_RCC_OscConfig+0x344>)
 800139a:	4013      	ands	r3, r2
 800139c:	0019      	movs	r1, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	691b      	ldr	r3, [r3, #16]
 80013a2:	021a      	lsls	r2, r3, #8
 80013a4:	4b3f      	ldr	r3, [pc, #252]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 80013a6:	430a      	orrs	r2, r1
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	e018      	b.n	80013de <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013ac:	4b3d      	ldr	r3, [pc, #244]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	4b3c      	ldr	r3, [pc, #240]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 80013b2:	2101      	movs	r1, #1
 80013b4:	438a      	bics	r2, r1
 80013b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013b8:	f7ff fc8a 	bl	8000cd0 <HAL_GetTick>
 80013bc:	0003      	movs	r3, r0
 80013be:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80013c0:	e008      	b.n	80013d4 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013c2:	f7ff fc85 	bl	8000cd0 <HAL_GetTick>
 80013c6:	0002      	movs	r2, r0
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	1ad3      	subs	r3, r2, r3
 80013cc:	2b02      	cmp	r3, #2
 80013ce:	d901      	bls.n	80013d4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80013d0:	2303      	movs	r3, #3
 80013d2:	e241      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80013d4:	4b33      	ldr	r3, [pc, #204]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	2204      	movs	r2, #4
 80013da:	4013      	ands	r3, r2
 80013dc:	d1f1      	bne.n	80013c2 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2210      	movs	r2, #16
 80013e4:	4013      	ands	r3, r2
 80013e6:	d100      	bne.n	80013ea <HAL_RCC_OscConfig+0x27e>
 80013e8:	e0a1      	b.n	800152e <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d140      	bne.n	8001472 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80013f0:	4b2c      	ldr	r3, [pc, #176]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	2380      	movs	r3, #128	; 0x80
 80013f6:	009b      	lsls	r3, r3, #2
 80013f8:	4013      	ands	r3, r2
 80013fa:	d005      	beq.n	8001408 <HAL_RCC_OscConfig+0x29c>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d101      	bne.n	8001408 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e227      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001408:	4b26      	ldr	r3, [pc, #152]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	4a2c      	ldr	r2, [pc, #176]	; (80014c0 <HAL_RCC_OscConfig+0x354>)
 800140e:	4013      	ands	r3, r2
 8001410:	0019      	movs	r1, r3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6a1a      	ldr	r2, [r3, #32]
 8001416:	4b23      	ldr	r3, [pc, #140]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001418:	430a      	orrs	r2, r1
 800141a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800141c:	4b21      	ldr	r3, [pc, #132]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	021b      	lsls	r3, r3, #8
 8001422:	0a19      	lsrs	r1, r3, #8
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	69db      	ldr	r3, [r3, #28]
 8001428:	061a      	lsls	r2, r3, #24
 800142a:	4b1e      	ldr	r3, [pc, #120]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 800142c:	430a      	orrs	r2, r1
 800142e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6a1b      	ldr	r3, [r3, #32]
 8001434:	0b5b      	lsrs	r3, r3, #13
 8001436:	3301      	adds	r3, #1
 8001438:	2280      	movs	r2, #128	; 0x80
 800143a:	0212      	lsls	r2, r2, #8
 800143c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800143e:	4b19      	ldr	r3, [pc, #100]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001440:	68db      	ldr	r3, [r3, #12]
 8001442:	091b      	lsrs	r3, r3, #4
 8001444:	210f      	movs	r1, #15
 8001446:	400b      	ands	r3, r1
 8001448:	491a      	ldr	r1, [pc, #104]	; (80014b4 <HAL_RCC_OscConfig+0x348>)
 800144a:	5ccb      	ldrb	r3, [r1, r3]
 800144c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800144e:	4b1a      	ldr	r3, [pc, #104]	; (80014b8 <HAL_RCC_OscConfig+0x34c>)
 8001450:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001452:	4b1a      	ldr	r3, [pc, #104]	; (80014bc <HAL_RCC_OscConfig+0x350>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	2513      	movs	r5, #19
 8001458:	197c      	adds	r4, r7, r5
 800145a:	0018      	movs	r0, r3
 800145c:	f7ff fbf2 	bl	8000c44 <HAL_InitTick>
 8001460:	0003      	movs	r3, r0
 8001462:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001464:	197b      	adds	r3, r7, r5
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d060      	beq.n	800152e <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 800146c:	197b      	adds	r3, r7, r5
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	e1f2      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	699b      	ldr	r3, [r3, #24]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d03f      	beq.n	80014fa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800147a:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	4b09      	ldr	r3, [pc, #36]	; (80014a4 <HAL_RCC_OscConfig+0x338>)
 8001480:	2180      	movs	r1, #128	; 0x80
 8001482:	0049      	lsls	r1, r1, #1
 8001484:	430a      	orrs	r2, r1
 8001486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001488:	f7ff fc22 	bl	8000cd0 <HAL_GetTick>
 800148c:	0003      	movs	r3, r0
 800148e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001490:	e018      	b.n	80014c4 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001492:	f7ff fc1d 	bl	8000cd0 <HAL_GetTick>
 8001496:	0002      	movs	r2, r0
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	2b02      	cmp	r3, #2
 800149e:	d911      	bls.n	80014c4 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 80014a0:	2303      	movs	r3, #3
 80014a2:	e1d9      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
 80014a4:	40021000 	.word	0x40021000
 80014a8:	fffeffff 	.word	0xfffeffff
 80014ac:	fffbffff 	.word	0xfffbffff
 80014b0:	ffffe0ff 	.word	0xffffe0ff
 80014b4:	08002cac 	.word	0x08002cac
 80014b8:	20000000 	.word	0x20000000
 80014bc:	20000004 	.word	0x20000004
 80014c0:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80014c4:	4bc9      	ldr	r3, [pc, #804]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	2380      	movs	r3, #128	; 0x80
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	4013      	ands	r3, r2
 80014ce:	d0e0      	beq.n	8001492 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014d0:	4bc6      	ldr	r3, [pc, #792]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	4ac6      	ldr	r2, [pc, #792]	; (80017f0 <HAL_RCC_OscConfig+0x684>)
 80014d6:	4013      	ands	r3, r2
 80014d8:	0019      	movs	r1, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6a1a      	ldr	r2, [r3, #32]
 80014de:	4bc3      	ldr	r3, [pc, #780]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80014e0:	430a      	orrs	r2, r1
 80014e2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014e4:	4bc1      	ldr	r3, [pc, #772]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	021b      	lsls	r3, r3, #8
 80014ea:	0a19      	lsrs	r1, r3, #8
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	69db      	ldr	r3, [r3, #28]
 80014f0:	061a      	lsls	r2, r3, #24
 80014f2:	4bbe      	ldr	r3, [pc, #760]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80014f4:	430a      	orrs	r2, r1
 80014f6:	605a      	str	r2, [r3, #4]
 80014f8:	e019      	b.n	800152e <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014fa:	4bbc      	ldr	r3, [pc, #752]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	4bbb      	ldr	r3, [pc, #748]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001500:	49bc      	ldr	r1, [pc, #752]	; (80017f4 <HAL_RCC_OscConfig+0x688>)
 8001502:	400a      	ands	r2, r1
 8001504:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001506:	f7ff fbe3 	bl	8000cd0 <HAL_GetTick>
 800150a:	0003      	movs	r3, r0
 800150c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800150e:	e008      	b.n	8001522 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001510:	f7ff fbde 	bl	8000cd0 <HAL_GetTick>
 8001514:	0002      	movs	r2, r0
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	2b02      	cmp	r3, #2
 800151c:	d901      	bls.n	8001522 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e19a      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001522:	4bb2      	ldr	r3, [pc, #712]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	2380      	movs	r3, #128	; 0x80
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	4013      	ands	r3, r2
 800152c:	d1f0      	bne.n	8001510 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2208      	movs	r2, #8
 8001534:	4013      	ands	r3, r2
 8001536:	d036      	beq.n	80015a6 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	695b      	ldr	r3, [r3, #20]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d019      	beq.n	8001574 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001540:	4baa      	ldr	r3, [pc, #680]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001542:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001544:	4ba9      	ldr	r3, [pc, #676]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001546:	2101      	movs	r1, #1
 8001548:	430a      	orrs	r2, r1
 800154a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800154c:	f7ff fbc0 	bl	8000cd0 <HAL_GetTick>
 8001550:	0003      	movs	r3, r0
 8001552:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001554:	e008      	b.n	8001568 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001556:	f7ff fbbb 	bl	8000cd0 <HAL_GetTick>
 800155a:	0002      	movs	r2, r0
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	1ad3      	subs	r3, r2, r3
 8001560:	2b02      	cmp	r3, #2
 8001562:	d901      	bls.n	8001568 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001564:	2303      	movs	r3, #3
 8001566:	e177      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001568:	4ba0      	ldr	r3, [pc, #640]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 800156a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800156c:	2202      	movs	r2, #2
 800156e:	4013      	ands	r3, r2
 8001570:	d0f1      	beq.n	8001556 <HAL_RCC_OscConfig+0x3ea>
 8001572:	e018      	b.n	80015a6 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001574:	4b9d      	ldr	r3, [pc, #628]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001576:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001578:	4b9c      	ldr	r3, [pc, #624]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 800157a:	2101      	movs	r1, #1
 800157c:	438a      	bics	r2, r1
 800157e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001580:	f7ff fba6 	bl	8000cd0 <HAL_GetTick>
 8001584:	0003      	movs	r3, r0
 8001586:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001588:	e008      	b.n	800159c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800158a:	f7ff fba1 	bl	8000cd0 <HAL_GetTick>
 800158e:	0002      	movs	r2, r0
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	2b02      	cmp	r3, #2
 8001596:	d901      	bls.n	800159c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e15d      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800159c:	4b93      	ldr	r3, [pc, #588]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 800159e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015a0:	2202      	movs	r2, #2
 80015a2:	4013      	ands	r3, r2
 80015a4:	d1f1      	bne.n	800158a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2204      	movs	r2, #4
 80015ac:	4013      	ands	r3, r2
 80015ae:	d100      	bne.n	80015b2 <HAL_RCC_OscConfig+0x446>
 80015b0:	e0ae      	b.n	8001710 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015b2:	2023      	movs	r0, #35	; 0x23
 80015b4:	183b      	adds	r3, r7, r0
 80015b6:	2200      	movs	r2, #0
 80015b8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015ba:	4b8c      	ldr	r3, [pc, #560]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80015bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015be:	2380      	movs	r3, #128	; 0x80
 80015c0:	055b      	lsls	r3, r3, #21
 80015c2:	4013      	ands	r3, r2
 80015c4:	d109      	bne.n	80015da <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015c6:	4b89      	ldr	r3, [pc, #548]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80015c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015ca:	4b88      	ldr	r3, [pc, #544]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80015cc:	2180      	movs	r1, #128	; 0x80
 80015ce:	0549      	lsls	r1, r1, #21
 80015d0:	430a      	orrs	r2, r1
 80015d2:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80015d4:	183b      	adds	r3, r7, r0
 80015d6:	2201      	movs	r2, #1
 80015d8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015da:	4b87      	ldr	r3, [pc, #540]	; (80017f8 <HAL_RCC_OscConfig+0x68c>)
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	2380      	movs	r3, #128	; 0x80
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	4013      	ands	r3, r2
 80015e4:	d11a      	bne.n	800161c <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015e6:	4b84      	ldr	r3, [pc, #528]	; (80017f8 <HAL_RCC_OscConfig+0x68c>)
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	4b83      	ldr	r3, [pc, #524]	; (80017f8 <HAL_RCC_OscConfig+0x68c>)
 80015ec:	2180      	movs	r1, #128	; 0x80
 80015ee:	0049      	lsls	r1, r1, #1
 80015f0:	430a      	orrs	r2, r1
 80015f2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015f4:	f7ff fb6c 	bl	8000cd0 <HAL_GetTick>
 80015f8:	0003      	movs	r3, r0
 80015fa:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015fc:	e008      	b.n	8001610 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015fe:	f7ff fb67 	bl	8000cd0 <HAL_GetTick>
 8001602:	0002      	movs	r2, r0
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	2b64      	cmp	r3, #100	; 0x64
 800160a:	d901      	bls.n	8001610 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 800160c:	2303      	movs	r3, #3
 800160e:	e123      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001610:	4b79      	ldr	r3, [pc, #484]	; (80017f8 <HAL_RCC_OscConfig+0x68c>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	2380      	movs	r3, #128	; 0x80
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	4013      	ands	r3, r2
 800161a:	d0f0      	beq.n	80015fe <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	2380      	movs	r3, #128	; 0x80
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	429a      	cmp	r2, r3
 8001626:	d107      	bne.n	8001638 <HAL_RCC_OscConfig+0x4cc>
 8001628:	4b70      	ldr	r3, [pc, #448]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 800162a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800162c:	4b6f      	ldr	r3, [pc, #444]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 800162e:	2180      	movs	r1, #128	; 0x80
 8001630:	0049      	lsls	r1, r1, #1
 8001632:	430a      	orrs	r2, r1
 8001634:	651a      	str	r2, [r3, #80]	; 0x50
 8001636:	e031      	b.n	800169c <HAL_RCC_OscConfig+0x530>
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d10c      	bne.n	800165a <HAL_RCC_OscConfig+0x4ee>
 8001640:	4b6a      	ldr	r3, [pc, #424]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001642:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001644:	4b69      	ldr	r3, [pc, #420]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001646:	496b      	ldr	r1, [pc, #428]	; (80017f4 <HAL_RCC_OscConfig+0x688>)
 8001648:	400a      	ands	r2, r1
 800164a:	651a      	str	r2, [r3, #80]	; 0x50
 800164c:	4b67      	ldr	r3, [pc, #412]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 800164e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001650:	4b66      	ldr	r3, [pc, #408]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001652:	496a      	ldr	r1, [pc, #424]	; (80017fc <HAL_RCC_OscConfig+0x690>)
 8001654:	400a      	ands	r2, r1
 8001656:	651a      	str	r2, [r3, #80]	; 0x50
 8001658:	e020      	b.n	800169c <HAL_RCC_OscConfig+0x530>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	689a      	ldr	r2, [r3, #8]
 800165e:	23a0      	movs	r3, #160	; 0xa0
 8001660:	00db      	lsls	r3, r3, #3
 8001662:	429a      	cmp	r2, r3
 8001664:	d10e      	bne.n	8001684 <HAL_RCC_OscConfig+0x518>
 8001666:	4b61      	ldr	r3, [pc, #388]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001668:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800166a:	4b60      	ldr	r3, [pc, #384]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 800166c:	2180      	movs	r1, #128	; 0x80
 800166e:	00c9      	lsls	r1, r1, #3
 8001670:	430a      	orrs	r2, r1
 8001672:	651a      	str	r2, [r3, #80]	; 0x50
 8001674:	4b5d      	ldr	r3, [pc, #372]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001676:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001678:	4b5c      	ldr	r3, [pc, #368]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 800167a:	2180      	movs	r1, #128	; 0x80
 800167c:	0049      	lsls	r1, r1, #1
 800167e:	430a      	orrs	r2, r1
 8001680:	651a      	str	r2, [r3, #80]	; 0x50
 8001682:	e00b      	b.n	800169c <HAL_RCC_OscConfig+0x530>
 8001684:	4b59      	ldr	r3, [pc, #356]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001686:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001688:	4b58      	ldr	r3, [pc, #352]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 800168a:	495a      	ldr	r1, [pc, #360]	; (80017f4 <HAL_RCC_OscConfig+0x688>)
 800168c:	400a      	ands	r2, r1
 800168e:	651a      	str	r2, [r3, #80]	; 0x50
 8001690:	4b56      	ldr	r3, [pc, #344]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001692:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001694:	4b55      	ldr	r3, [pc, #340]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001696:	4959      	ldr	r1, [pc, #356]	; (80017fc <HAL_RCC_OscConfig+0x690>)
 8001698:	400a      	ands	r2, r1
 800169a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d015      	beq.n	80016d0 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016a4:	f7ff fb14 	bl	8000cd0 <HAL_GetTick>
 80016a8:	0003      	movs	r3, r0
 80016aa:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80016ac:	e009      	b.n	80016c2 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016ae:	f7ff fb0f 	bl	8000cd0 <HAL_GetTick>
 80016b2:	0002      	movs	r2, r0
 80016b4:	697b      	ldr	r3, [r7, #20]
 80016b6:	1ad3      	subs	r3, r2, r3
 80016b8:	4a51      	ldr	r2, [pc, #324]	; (8001800 <HAL_RCC_OscConfig+0x694>)
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e0ca      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80016c2:	4b4a      	ldr	r3, [pc, #296]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80016c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016c6:	2380      	movs	r3, #128	; 0x80
 80016c8:	009b      	lsls	r3, r3, #2
 80016ca:	4013      	ands	r3, r2
 80016cc:	d0ef      	beq.n	80016ae <HAL_RCC_OscConfig+0x542>
 80016ce:	e014      	b.n	80016fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016d0:	f7ff fafe 	bl	8000cd0 <HAL_GetTick>
 80016d4:	0003      	movs	r3, r0
 80016d6:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016d8:	e009      	b.n	80016ee <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016da:	f7ff faf9 	bl	8000cd0 <HAL_GetTick>
 80016de:	0002      	movs	r2, r0
 80016e0:	697b      	ldr	r3, [r7, #20]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	4a46      	ldr	r2, [pc, #280]	; (8001800 <HAL_RCC_OscConfig+0x694>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d901      	bls.n	80016ee <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80016ea:	2303      	movs	r3, #3
 80016ec:	e0b4      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016ee:	4b3f      	ldr	r3, [pc, #252]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80016f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016f2:	2380      	movs	r3, #128	; 0x80
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	4013      	ands	r3, r2
 80016f8:	d1ef      	bne.n	80016da <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016fa:	2323      	movs	r3, #35	; 0x23
 80016fc:	18fb      	adds	r3, r7, r3
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b01      	cmp	r3, #1
 8001702:	d105      	bne.n	8001710 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001704:	4b39      	ldr	r3, [pc, #228]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001706:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001708:	4b38      	ldr	r3, [pc, #224]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 800170a:	493e      	ldr	r1, [pc, #248]	; (8001804 <HAL_RCC_OscConfig+0x698>)
 800170c:	400a      	ands	r2, r1
 800170e:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001714:	2b00      	cmp	r3, #0
 8001716:	d100      	bne.n	800171a <HAL_RCC_OscConfig+0x5ae>
 8001718:	e09d      	b.n	8001856 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	2b0c      	cmp	r3, #12
 800171e:	d100      	bne.n	8001722 <HAL_RCC_OscConfig+0x5b6>
 8001720:	e076      	b.n	8001810 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001726:	2b02      	cmp	r3, #2
 8001728:	d145      	bne.n	80017b6 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800172a:	4b30      	ldr	r3, [pc, #192]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	4b2f      	ldr	r3, [pc, #188]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001730:	4935      	ldr	r1, [pc, #212]	; (8001808 <HAL_RCC_OscConfig+0x69c>)
 8001732:	400a      	ands	r2, r1
 8001734:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001736:	f7ff facb 	bl	8000cd0 <HAL_GetTick>
 800173a:	0003      	movs	r3, r0
 800173c:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800173e:	e008      	b.n	8001752 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001740:	f7ff fac6 	bl	8000cd0 <HAL_GetTick>
 8001744:	0002      	movs	r2, r0
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	1ad3      	subs	r3, r2, r3
 800174a:	2b02      	cmp	r3, #2
 800174c:	d901      	bls.n	8001752 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800174e:	2303      	movs	r3, #3
 8001750:	e082      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001752:	4b26      	ldr	r3, [pc, #152]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	2380      	movs	r3, #128	; 0x80
 8001758:	049b      	lsls	r3, r3, #18
 800175a:	4013      	ands	r3, r2
 800175c:	d1f0      	bne.n	8001740 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800175e:	4b23      	ldr	r3, [pc, #140]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	4a2a      	ldr	r2, [pc, #168]	; (800180c <HAL_RCC_OscConfig+0x6a0>)
 8001764:	4013      	ands	r3, r2
 8001766:	0019      	movs	r1, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001770:	431a      	orrs	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001776:	431a      	orrs	r2, r3
 8001778:	4b1c      	ldr	r3, [pc, #112]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 800177a:	430a      	orrs	r2, r1
 800177c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800177e:	4b1b      	ldr	r3, [pc, #108]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	4b1a      	ldr	r3, [pc, #104]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 8001784:	2180      	movs	r1, #128	; 0x80
 8001786:	0449      	lsls	r1, r1, #17
 8001788:	430a      	orrs	r2, r1
 800178a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800178c:	f7ff faa0 	bl	8000cd0 <HAL_GetTick>
 8001790:	0003      	movs	r3, r0
 8001792:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001794:	e008      	b.n	80017a8 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001796:	f7ff fa9b 	bl	8000cd0 <HAL_GetTick>
 800179a:	0002      	movs	r2, r0
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e057      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80017a8:	4b10      	ldr	r3, [pc, #64]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80017aa:	681a      	ldr	r2, [r3, #0]
 80017ac:	2380      	movs	r3, #128	; 0x80
 80017ae:	049b      	lsls	r3, r3, #18
 80017b0:	4013      	ands	r3, r2
 80017b2:	d0f0      	beq.n	8001796 <HAL_RCC_OscConfig+0x62a>
 80017b4:	e04f      	b.n	8001856 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017b6:	4b0d      	ldr	r3, [pc, #52]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	4b0c      	ldr	r3, [pc, #48]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80017bc:	4912      	ldr	r1, [pc, #72]	; (8001808 <HAL_RCC_OscConfig+0x69c>)
 80017be:	400a      	ands	r2, r1
 80017c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017c2:	f7ff fa85 	bl	8000cd0 <HAL_GetTick>
 80017c6:	0003      	movs	r3, r0
 80017c8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80017ca:	e008      	b.n	80017de <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017cc:	f7ff fa80 	bl	8000cd0 <HAL_GetTick>
 80017d0:	0002      	movs	r2, r0
 80017d2:	697b      	ldr	r3, [r7, #20]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d901      	bls.n	80017de <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e03c      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80017de:	4b03      	ldr	r3, [pc, #12]	; (80017ec <HAL_RCC_OscConfig+0x680>)
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	2380      	movs	r3, #128	; 0x80
 80017e4:	049b      	lsls	r3, r3, #18
 80017e6:	4013      	ands	r3, r2
 80017e8:	d1f0      	bne.n	80017cc <HAL_RCC_OscConfig+0x660>
 80017ea:	e034      	b.n	8001856 <HAL_RCC_OscConfig+0x6ea>
 80017ec:	40021000 	.word	0x40021000
 80017f0:	ffff1fff 	.word	0xffff1fff
 80017f4:	fffffeff 	.word	0xfffffeff
 80017f8:	40007000 	.word	0x40007000
 80017fc:	fffffbff 	.word	0xfffffbff
 8001800:	00001388 	.word	0x00001388
 8001804:	efffffff 	.word	0xefffffff
 8001808:	feffffff 	.word	0xfeffffff
 800180c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001814:	2b01      	cmp	r3, #1
 8001816:	d101      	bne.n	800181c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e01d      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800181c:	4b10      	ldr	r3, [pc, #64]	; (8001860 <HAL_RCC_OscConfig+0x6f4>)
 800181e:	68db      	ldr	r3, [r3, #12]
 8001820:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001822:	69ba      	ldr	r2, [r7, #24]
 8001824:	2380      	movs	r3, #128	; 0x80
 8001826:	025b      	lsls	r3, r3, #9
 8001828:	401a      	ands	r2, r3
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800182e:	429a      	cmp	r2, r3
 8001830:	d10f      	bne.n	8001852 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001832:	69ba      	ldr	r2, [r7, #24]
 8001834:	23f0      	movs	r3, #240	; 0xf0
 8001836:	039b      	lsls	r3, r3, #14
 8001838:	401a      	ands	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800183e:	429a      	cmp	r2, r3
 8001840:	d107      	bne.n	8001852 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	23c0      	movs	r3, #192	; 0xc0
 8001846:	041b      	lsls	r3, r3, #16
 8001848:	401a      	ands	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800184e:	429a      	cmp	r2, r3
 8001850:	d001      	beq.n	8001856 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e000      	b.n	8001858 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001856:	2300      	movs	r3, #0
}
 8001858:	0018      	movs	r0, r3
 800185a:	46bd      	mov	sp, r7
 800185c:	b00a      	add	sp, #40	; 0x28
 800185e:	bdb0      	pop	{r4, r5, r7, pc}
 8001860:	40021000 	.word	0x40021000

08001864 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001864:	b5b0      	push	{r4, r5, r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
 800186c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d101      	bne.n	8001878 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e128      	b.n	8001aca <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001878:	4b96      	ldr	r3, [pc, #600]	; (8001ad4 <HAL_RCC_ClockConfig+0x270>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2201      	movs	r2, #1
 800187e:	4013      	ands	r3, r2
 8001880:	683a      	ldr	r2, [r7, #0]
 8001882:	429a      	cmp	r2, r3
 8001884:	d91e      	bls.n	80018c4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001886:	4b93      	ldr	r3, [pc, #588]	; (8001ad4 <HAL_RCC_ClockConfig+0x270>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	2201      	movs	r2, #1
 800188c:	4393      	bics	r3, r2
 800188e:	0019      	movs	r1, r3
 8001890:	4b90      	ldr	r3, [pc, #576]	; (8001ad4 <HAL_RCC_ClockConfig+0x270>)
 8001892:	683a      	ldr	r2, [r7, #0]
 8001894:	430a      	orrs	r2, r1
 8001896:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001898:	f7ff fa1a 	bl	8000cd0 <HAL_GetTick>
 800189c:	0003      	movs	r3, r0
 800189e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018a0:	e009      	b.n	80018b6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018a2:	f7ff fa15 	bl	8000cd0 <HAL_GetTick>
 80018a6:	0002      	movs	r2, r0
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	4a8a      	ldr	r2, [pc, #552]	; (8001ad8 <HAL_RCC_ClockConfig+0x274>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d901      	bls.n	80018b6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80018b2:	2303      	movs	r3, #3
 80018b4:	e109      	b.n	8001aca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018b6:	4b87      	ldr	r3, [pc, #540]	; (8001ad4 <HAL_RCC_ClockConfig+0x270>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2201      	movs	r2, #1
 80018bc:	4013      	ands	r3, r2
 80018be:	683a      	ldr	r2, [r7, #0]
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d1ee      	bne.n	80018a2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2202      	movs	r2, #2
 80018ca:	4013      	ands	r3, r2
 80018cc:	d009      	beq.n	80018e2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018ce:	4b83      	ldr	r3, [pc, #524]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	22f0      	movs	r2, #240	; 0xf0
 80018d4:	4393      	bics	r3, r2
 80018d6:	0019      	movs	r1, r3
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689a      	ldr	r2, [r3, #8]
 80018dc:	4b7f      	ldr	r3, [pc, #508]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 80018de:	430a      	orrs	r2, r1
 80018e0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	2201      	movs	r2, #1
 80018e8:	4013      	ands	r3, r2
 80018ea:	d100      	bne.n	80018ee <HAL_RCC_ClockConfig+0x8a>
 80018ec:	e089      	b.n	8001a02 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	2b02      	cmp	r3, #2
 80018f4:	d107      	bne.n	8001906 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80018f6:	4b79      	ldr	r3, [pc, #484]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	2380      	movs	r3, #128	; 0x80
 80018fc:	029b      	lsls	r3, r3, #10
 80018fe:	4013      	ands	r3, r2
 8001900:	d120      	bne.n	8001944 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e0e1      	b.n	8001aca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	2b03      	cmp	r3, #3
 800190c:	d107      	bne.n	800191e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800190e:	4b73      	ldr	r3, [pc, #460]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	2380      	movs	r3, #128	; 0x80
 8001914:	049b      	lsls	r3, r3, #18
 8001916:	4013      	ands	r3, r2
 8001918:	d114      	bne.n	8001944 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	e0d5      	b.n	8001aca <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	2b01      	cmp	r3, #1
 8001924:	d106      	bne.n	8001934 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001926:	4b6d      	ldr	r3, [pc, #436]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	2204      	movs	r2, #4
 800192c:	4013      	ands	r3, r2
 800192e:	d109      	bne.n	8001944 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	e0ca      	b.n	8001aca <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001934:	4b69      	ldr	r3, [pc, #420]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 8001936:	681a      	ldr	r2, [r3, #0]
 8001938:	2380      	movs	r3, #128	; 0x80
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	4013      	ands	r3, r2
 800193e:	d101      	bne.n	8001944 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	e0c2      	b.n	8001aca <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001944:	4b65      	ldr	r3, [pc, #404]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	2203      	movs	r2, #3
 800194a:	4393      	bics	r3, r2
 800194c:	0019      	movs	r1, r3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	685a      	ldr	r2, [r3, #4]
 8001952:	4b62      	ldr	r3, [pc, #392]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 8001954:	430a      	orrs	r2, r1
 8001956:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001958:	f7ff f9ba 	bl	8000cd0 <HAL_GetTick>
 800195c:	0003      	movs	r3, r0
 800195e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	2b02      	cmp	r3, #2
 8001966:	d111      	bne.n	800198c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001968:	e009      	b.n	800197e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800196a:	f7ff f9b1 	bl	8000cd0 <HAL_GetTick>
 800196e:	0002      	movs	r2, r0
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	4a58      	ldr	r2, [pc, #352]	; (8001ad8 <HAL_RCC_ClockConfig+0x274>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d901      	bls.n	800197e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e0a5      	b.n	8001aca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800197e:	4b57      	ldr	r3, [pc, #348]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 8001980:	68db      	ldr	r3, [r3, #12]
 8001982:	220c      	movs	r2, #12
 8001984:	4013      	ands	r3, r2
 8001986:	2b08      	cmp	r3, #8
 8001988:	d1ef      	bne.n	800196a <HAL_RCC_ClockConfig+0x106>
 800198a:	e03a      	b.n	8001a02 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	2b03      	cmp	r3, #3
 8001992:	d111      	bne.n	80019b8 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001994:	e009      	b.n	80019aa <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001996:	f7ff f99b 	bl	8000cd0 <HAL_GetTick>
 800199a:	0002      	movs	r2, r0
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	4a4d      	ldr	r2, [pc, #308]	; (8001ad8 <HAL_RCC_ClockConfig+0x274>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d901      	bls.n	80019aa <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80019a6:	2303      	movs	r3, #3
 80019a8:	e08f      	b.n	8001aca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019aa:	4b4c      	ldr	r3, [pc, #304]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 80019ac:	68db      	ldr	r3, [r3, #12]
 80019ae:	220c      	movs	r2, #12
 80019b0:	4013      	ands	r3, r2
 80019b2:	2b0c      	cmp	r3, #12
 80019b4:	d1ef      	bne.n	8001996 <HAL_RCC_ClockConfig+0x132>
 80019b6:	e024      	b.n	8001a02 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d11b      	bne.n	80019f8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80019c0:	e009      	b.n	80019d6 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019c2:	f7ff f985 	bl	8000cd0 <HAL_GetTick>
 80019c6:	0002      	movs	r2, r0
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	1ad3      	subs	r3, r2, r3
 80019cc:	4a42      	ldr	r2, [pc, #264]	; (8001ad8 <HAL_RCC_ClockConfig+0x274>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d901      	bls.n	80019d6 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e079      	b.n	8001aca <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80019d6:	4b41      	ldr	r3, [pc, #260]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 80019d8:	68db      	ldr	r3, [r3, #12]
 80019da:	220c      	movs	r2, #12
 80019dc:	4013      	ands	r3, r2
 80019de:	2b04      	cmp	r3, #4
 80019e0:	d1ef      	bne.n	80019c2 <HAL_RCC_ClockConfig+0x15e>
 80019e2:	e00e      	b.n	8001a02 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019e4:	f7ff f974 	bl	8000cd0 <HAL_GetTick>
 80019e8:	0002      	movs	r2, r0
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	1ad3      	subs	r3, r2, r3
 80019ee:	4a3a      	ldr	r2, [pc, #232]	; (8001ad8 <HAL_RCC_ClockConfig+0x274>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d901      	bls.n	80019f8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e068      	b.n	8001aca <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80019f8:	4b38      	ldr	r3, [pc, #224]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	220c      	movs	r2, #12
 80019fe:	4013      	ands	r3, r2
 8001a00:	d1f0      	bne.n	80019e4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a02:	4b34      	ldr	r3, [pc, #208]	; (8001ad4 <HAL_RCC_ClockConfig+0x270>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2201      	movs	r2, #1
 8001a08:	4013      	ands	r3, r2
 8001a0a:	683a      	ldr	r2, [r7, #0]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d21e      	bcs.n	8001a4e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a10:	4b30      	ldr	r3, [pc, #192]	; (8001ad4 <HAL_RCC_ClockConfig+0x270>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	2201      	movs	r2, #1
 8001a16:	4393      	bics	r3, r2
 8001a18:	0019      	movs	r1, r3
 8001a1a:	4b2e      	ldr	r3, [pc, #184]	; (8001ad4 <HAL_RCC_ClockConfig+0x270>)
 8001a1c:	683a      	ldr	r2, [r7, #0]
 8001a1e:	430a      	orrs	r2, r1
 8001a20:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001a22:	f7ff f955 	bl	8000cd0 <HAL_GetTick>
 8001a26:	0003      	movs	r3, r0
 8001a28:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a2a:	e009      	b.n	8001a40 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a2c:	f7ff f950 	bl	8000cd0 <HAL_GetTick>
 8001a30:	0002      	movs	r2, r0
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	4a28      	ldr	r2, [pc, #160]	; (8001ad8 <HAL_RCC_ClockConfig+0x274>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	d901      	bls.n	8001a40 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001a3c:	2303      	movs	r3, #3
 8001a3e:	e044      	b.n	8001aca <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a40:	4b24      	ldr	r3, [pc, #144]	; (8001ad4 <HAL_RCC_ClockConfig+0x270>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2201      	movs	r2, #1
 8001a46:	4013      	ands	r3, r2
 8001a48:	683a      	ldr	r2, [r7, #0]
 8001a4a:	429a      	cmp	r2, r3
 8001a4c:	d1ee      	bne.n	8001a2c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	2204      	movs	r2, #4
 8001a54:	4013      	ands	r3, r2
 8001a56:	d009      	beq.n	8001a6c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a58:	4b20      	ldr	r3, [pc, #128]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 8001a5a:	68db      	ldr	r3, [r3, #12]
 8001a5c:	4a20      	ldr	r2, [pc, #128]	; (8001ae0 <HAL_RCC_ClockConfig+0x27c>)
 8001a5e:	4013      	ands	r3, r2
 8001a60:	0019      	movs	r1, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	68da      	ldr	r2, [r3, #12]
 8001a66:	4b1d      	ldr	r3, [pc, #116]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	2208      	movs	r2, #8
 8001a72:	4013      	ands	r3, r2
 8001a74:	d00a      	beq.n	8001a8c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a76:	4b19      	ldr	r3, [pc, #100]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 8001a78:	68db      	ldr	r3, [r3, #12]
 8001a7a:	4a1a      	ldr	r2, [pc, #104]	; (8001ae4 <HAL_RCC_ClockConfig+0x280>)
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	0019      	movs	r1, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	691b      	ldr	r3, [r3, #16]
 8001a84:	00da      	lsls	r2, r3, #3
 8001a86:	4b15      	ldr	r3, [pc, #84]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 8001a88:	430a      	orrs	r2, r1
 8001a8a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a8c:	f000 f832 	bl	8001af4 <HAL_RCC_GetSysClockFreq>
 8001a90:	0001      	movs	r1, r0
 8001a92:	4b12      	ldr	r3, [pc, #72]	; (8001adc <HAL_RCC_ClockConfig+0x278>)
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	091b      	lsrs	r3, r3, #4
 8001a98:	220f      	movs	r2, #15
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	4a12      	ldr	r2, [pc, #72]	; (8001ae8 <HAL_RCC_ClockConfig+0x284>)
 8001a9e:	5cd3      	ldrb	r3, [r2, r3]
 8001aa0:	000a      	movs	r2, r1
 8001aa2:	40da      	lsrs	r2, r3
 8001aa4:	4b11      	ldr	r3, [pc, #68]	; (8001aec <HAL_RCC_ClockConfig+0x288>)
 8001aa6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001aa8:	4b11      	ldr	r3, [pc, #68]	; (8001af0 <HAL_RCC_ClockConfig+0x28c>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	250b      	movs	r5, #11
 8001aae:	197c      	adds	r4, r7, r5
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	f7ff f8c7 	bl	8000c44 <HAL_InitTick>
 8001ab6:	0003      	movs	r3, r0
 8001ab8:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001aba:	197b      	adds	r3, r7, r5
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d002      	beq.n	8001ac8 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001ac2:	197b      	adds	r3, r7, r5
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	e000      	b.n	8001aca <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001ac8:	2300      	movs	r3, #0
}
 8001aca:	0018      	movs	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	b004      	add	sp, #16
 8001ad0:	bdb0      	pop	{r4, r5, r7, pc}
 8001ad2:	46c0      	nop			; (mov r8, r8)
 8001ad4:	40022000 	.word	0x40022000
 8001ad8:	00001388 	.word	0x00001388
 8001adc:	40021000 	.word	0x40021000
 8001ae0:	fffff8ff 	.word	0xfffff8ff
 8001ae4:	ffffc7ff 	.word	0xffffc7ff
 8001ae8:	08002cac 	.word	0x08002cac
 8001aec:	20000000 	.word	0x20000000
 8001af0:	20000004 	.word	0x20000004

08001af4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001af4:	b5b0      	push	{r4, r5, r7, lr}
 8001af6:	b08e      	sub	sp, #56	; 0x38
 8001af8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001afa:	4b4c      	ldr	r3, [pc, #304]	; (8001c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b02:	230c      	movs	r3, #12
 8001b04:	4013      	ands	r3, r2
 8001b06:	2b0c      	cmp	r3, #12
 8001b08:	d014      	beq.n	8001b34 <HAL_RCC_GetSysClockFreq+0x40>
 8001b0a:	d900      	bls.n	8001b0e <HAL_RCC_GetSysClockFreq+0x1a>
 8001b0c:	e07b      	b.n	8001c06 <HAL_RCC_GetSysClockFreq+0x112>
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	d002      	beq.n	8001b18 <HAL_RCC_GetSysClockFreq+0x24>
 8001b12:	2b08      	cmp	r3, #8
 8001b14:	d00b      	beq.n	8001b2e <HAL_RCC_GetSysClockFreq+0x3a>
 8001b16:	e076      	b.n	8001c06 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001b18:	4b44      	ldr	r3, [pc, #272]	; (8001c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2210      	movs	r2, #16
 8001b1e:	4013      	ands	r3, r2
 8001b20:	d002      	beq.n	8001b28 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001b22:	4b43      	ldr	r3, [pc, #268]	; (8001c30 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001b24:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001b26:	e07c      	b.n	8001c22 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001b28:	4b42      	ldr	r3, [pc, #264]	; (8001c34 <HAL_RCC_GetSysClockFreq+0x140>)
 8001b2a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001b2c:	e079      	b.n	8001c22 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b2e:	4b42      	ldr	r3, [pc, #264]	; (8001c38 <HAL_RCC_GetSysClockFreq+0x144>)
 8001b30:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001b32:	e076      	b.n	8001c22 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001b34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b36:	0c9a      	lsrs	r2, r3, #18
 8001b38:	230f      	movs	r3, #15
 8001b3a:	401a      	ands	r2, r3
 8001b3c:	4b3f      	ldr	r3, [pc, #252]	; (8001c3c <HAL_RCC_GetSysClockFreq+0x148>)
 8001b3e:	5c9b      	ldrb	r3, [r3, r2]
 8001b40:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b44:	0d9a      	lsrs	r2, r3, #22
 8001b46:	2303      	movs	r3, #3
 8001b48:	4013      	ands	r3, r2
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b4e:	4b37      	ldr	r3, [pc, #220]	; (8001c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8001b50:	68da      	ldr	r2, [r3, #12]
 8001b52:	2380      	movs	r3, #128	; 0x80
 8001b54:	025b      	lsls	r3, r3, #9
 8001b56:	4013      	ands	r3, r2
 8001b58:	d01a      	beq.n	8001b90 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b5c:	61bb      	str	r3, [r7, #24]
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61fb      	str	r3, [r7, #28]
 8001b62:	4a35      	ldr	r2, [pc, #212]	; (8001c38 <HAL_RCC_GetSysClockFreq+0x144>)
 8001b64:	2300      	movs	r3, #0
 8001b66:	69b8      	ldr	r0, [r7, #24]
 8001b68:	69f9      	ldr	r1, [r7, #28]
 8001b6a:	f7fe fb79 	bl	8000260 <__aeabi_lmul>
 8001b6e:	0002      	movs	r2, r0
 8001b70:	000b      	movs	r3, r1
 8001b72:	0010      	movs	r0, r2
 8001b74:	0019      	movs	r1, r3
 8001b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b78:	613b      	str	r3, [r7, #16]
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	617b      	str	r3, [r7, #20]
 8001b7e:	693a      	ldr	r2, [r7, #16]
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	f7fe fb4d 	bl	8000220 <__aeabi_uldivmod>
 8001b86:	0002      	movs	r2, r0
 8001b88:	000b      	movs	r3, r1
 8001b8a:	0013      	movs	r3, r2
 8001b8c:	637b      	str	r3, [r7, #52]	; 0x34
 8001b8e:	e037      	b.n	8001c00 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001b90:	4b26      	ldr	r3, [pc, #152]	; (8001c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2210      	movs	r2, #16
 8001b96:	4013      	ands	r3, r2
 8001b98:	d01a      	beq.n	8001bd0 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001b9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b9c:	60bb      	str	r3, [r7, #8]
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60fb      	str	r3, [r7, #12]
 8001ba2:	4a23      	ldr	r2, [pc, #140]	; (8001c30 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	68b8      	ldr	r0, [r7, #8]
 8001ba8:	68f9      	ldr	r1, [r7, #12]
 8001baa:	f7fe fb59 	bl	8000260 <__aeabi_lmul>
 8001bae:	0002      	movs	r2, r0
 8001bb0:	000b      	movs	r3, r1
 8001bb2:	0010      	movs	r0, r2
 8001bb4:	0019      	movs	r1, r3
 8001bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bb8:	603b      	str	r3, [r7, #0]
 8001bba:	2300      	movs	r3, #0
 8001bbc:	607b      	str	r3, [r7, #4]
 8001bbe:	683a      	ldr	r2, [r7, #0]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f7fe fb2d 	bl	8000220 <__aeabi_uldivmod>
 8001bc6:	0002      	movs	r2, r0
 8001bc8:	000b      	movs	r3, r1
 8001bca:	0013      	movs	r3, r2
 8001bcc:	637b      	str	r3, [r7, #52]	; 0x34
 8001bce:	e017      	b.n	8001c00 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	0019      	movs	r1, r3
 8001bd8:	4a16      	ldr	r2, [pc, #88]	; (8001c34 <HAL_RCC_GetSysClockFreq+0x140>)
 8001bda:	2300      	movs	r3, #0
 8001bdc:	f7fe fb40 	bl	8000260 <__aeabi_lmul>
 8001be0:	0002      	movs	r2, r0
 8001be2:	000b      	movs	r3, r1
 8001be4:	0010      	movs	r0, r2
 8001be6:	0019      	movs	r1, r3
 8001be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bea:	001c      	movs	r4, r3
 8001bec:	2300      	movs	r3, #0
 8001bee:	001d      	movs	r5, r3
 8001bf0:	0022      	movs	r2, r4
 8001bf2:	002b      	movs	r3, r5
 8001bf4:	f7fe fb14 	bl	8000220 <__aeabi_uldivmod>
 8001bf8:	0002      	movs	r2, r0
 8001bfa:	000b      	movs	r3, r1
 8001bfc:	0013      	movs	r3, r2
 8001bfe:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c02:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c04:	e00d      	b.n	8001c22 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001c06:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <HAL_RCC_GetSysClockFreq+0x138>)
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	0b5b      	lsrs	r3, r3, #13
 8001c0c:	2207      	movs	r2, #7
 8001c0e:	4013      	ands	r3, r2
 8001c10:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001c12:	6a3b      	ldr	r3, [r7, #32]
 8001c14:	3301      	adds	r3, #1
 8001c16:	2280      	movs	r2, #128	; 0x80
 8001c18:	0212      	lsls	r2, r2, #8
 8001c1a:	409a      	lsls	r2, r3
 8001c1c:	0013      	movs	r3, r2
 8001c1e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001c20:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001c24:	0018      	movs	r0, r3
 8001c26:	46bd      	mov	sp, r7
 8001c28:	b00e      	add	sp, #56	; 0x38
 8001c2a:	bdb0      	pop	{r4, r5, r7, pc}
 8001c2c:	40021000 	.word	0x40021000
 8001c30:	003d0900 	.word	0x003d0900
 8001c34:	00f42400 	.word	0x00f42400
 8001c38:	007a1200 	.word	0x007a1200
 8001c3c:	08002cbc 	.word	0x08002cbc

08001c40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e032      	b.n	8001cb8 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2239      	movs	r2, #57	; 0x39
 8001c56:	5c9b      	ldrb	r3, [r3, r2]
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d107      	bne.n	8001c6e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	2238      	movs	r2, #56	; 0x38
 8001c62:	2100      	movs	r1, #0
 8001c64:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	0018      	movs	r0, r3
 8001c6a:	f7fe ff13 	bl	8000a94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2239      	movs	r2, #57	; 0x39
 8001c72:	2102      	movs	r1, #2
 8001c74:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681a      	ldr	r2, [r3, #0]
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	3304      	adds	r3, #4
 8001c7e:	0019      	movs	r1, r3
 8001c80:	0010      	movs	r0, r2
 8001c82:	f000 fc99 	bl	80025b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	223e      	movs	r2, #62	; 0x3e
 8001c8a:	2101      	movs	r1, #1
 8001c8c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	223a      	movs	r2, #58	; 0x3a
 8001c92:	2101      	movs	r1, #1
 8001c94:	5499      	strb	r1, [r3, r2]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	223b      	movs	r2, #59	; 0x3b
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	5499      	strb	r1, [r3, r2]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	223c      	movs	r2, #60	; 0x3c
 8001ca2:	2101      	movs	r1, #1
 8001ca4:	5499      	strb	r1, [r3, r2]
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	223d      	movs	r2, #61	; 0x3d
 8001caa:	2101      	movs	r1, #1
 8001cac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2239      	movs	r2, #57	; 0x39
 8001cb2:	2101      	movs	r1, #1
 8001cb4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001cb6:	2300      	movs	r3, #0
}
 8001cb8:	0018      	movs	r0, r3
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	b002      	add	sp, #8
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d101      	bne.n	8001cd2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e032      	b.n	8001d38 <HAL_TIM_IC_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2239      	movs	r2, #57	; 0x39
 8001cd6:	5c9b      	ldrb	r3, [r3, r2]
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d107      	bne.n	8001cee <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2238      	movs	r2, #56	; 0x38
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	0018      	movs	r0, r3
 8001cea:	f000 f829 	bl	8001d40 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	2239      	movs	r2, #57	; 0x39
 8001cf2:	2102      	movs	r1, #2
 8001cf4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	3304      	adds	r3, #4
 8001cfe:	0019      	movs	r1, r3
 8001d00:	0010      	movs	r0, r2
 8001d02:	f000 fc59 	bl	80025b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	223e      	movs	r2, #62	; 0x3e
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	223a      	movs	r2, #58	; 0x3a
 8001d12:	2101      	movs	r1, #1
 8001d14:	5499      	strb	r1, [r3, r2]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	223b      	movs	r2, #59	; 0x3b
 8001d1a:	2101      	movs	r1, #1
 8001d1c:	5499      	strb	r1, [r3, r2]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	223c      	movs	r2, #60	; 0x3c
 8001d22:	2101      	movs	r1, #1
 8001d24:	5499      	strb	r1, [r3, r2]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	223d      	movs	r2, #61	; 0x3d
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2239      	movs	r2, #57	; 0x39
 8001d32:	2101      	movs	r1, #1
 8001d34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d36:	2300      	movs	r3, #0
}
 8001d38:	0018      	movs	r0, r3
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	b002      	add	sp, #8
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b082      	sub	sp, #8
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8001d48:	46c0      	nop			; (mov r8, r8)
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	b002      	add	sp, #8
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d104      	bne.n	8001d6a <HAL_TIM_IC_Start+0x1a>
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	223a      	movs	r2, #58	; 0x3a
 8001d64:	5c9b      	ldrb	r3, [r3, r2]
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	e013      	b.n	8001d92 <HAL_TIM_IC_Start+0x42>
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	2b04      	cmp	r3, #4
 8001d6e:	d104      	bne.n	8001d7a <HAL_TIM_IC_Start+0x2a>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	223b      	movs	r2, #59	; 0x3b
 8001d74:	5c9b      	ldrb	r3, [r3, r2]
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	e00b      	b.n	8001d92 <HAL_TIM_IC_Start+0x42>
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	2b08      	cmp	r3, #8
 8001d7e:	d104      	bne.n	8001d8a <HAL_TIM_IC_Start+0x3a>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	223c      	movs	r2, #60	; 0x3c
 8001d84:	5c9b      	ldrb	r3, [r3, r2]
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	e003      	b.n	8001d92 <HAL_TIM_IC_Start+0x42>
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	223d      	movs	r2, #61	; 0x3d
 8001d8e:	5c9b      	ldrb	r3, [r3, r2]
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	210f      	movs	r1, #15
 8001d94:	187a      	adds	r2, r7, r1
 8001d96:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8001d98:	187b      	adds	r3, r7, r1
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d001      	beq.n	8001da4 <HAL_TIM_IC_Start+0x54>
  {
    return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e048      	b.n	8001e36 <HAL_TIM_IC_Start+0xe6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d104      	bne.n	8001db4 <HAL_TIM_IC_Start+0x64>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	223a      	movs	r2, #58	; 0x3a
 8001dae:	2102      	movs	r1, #2
 8001db0:	5499      	strb	r1, [r3, r2]
 8001db2:	e013      	b.n	8001ddc <HAL_TIM_IC_Start+0x8c>
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	2b04      	cmp	r3, #4
 8001db8:	d104      	bne.n	8001dc4 <HAL_TIM_IC_Start+0x74>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	223b      	movs	r2, #59	; 0x3b
 8001dbe:	2102      	movs	r1, #2
 8001dc0:	5499      	strb	r1, [r3, r2]
 8001dc2:	e00b      	b.n	8001ddc <HAL_TIM_IC_Start+0x8c>
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	2b08      	cmp	r3, #8
 8001dc8:	d104      	bne.n	8001dd4 <HAL_TIM_IC_Start+0x84>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	223c      	movs	r2, #60	; 0x3c
 8001dce:	2102      	movs	r1, #2
 8001dd0:	5499      	strb	r1, [r3, r2]
 8001dd2:	e003      	b.n	8001ddc <HAL_TIM_IC_Start+0x8c>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	223d      	movs	r2, #61	; 0x3d
 8001dd8:	2102      	movs	r1, #2
 8001dda:	5499      	strb	r1, [r3, r2]

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	6839      	ldr	r1, [r7, #0]
 8001de2:	2201      	movs	r2, #1
 8001de4:	0018      	movs	r0, r3
 8001de6:	f000 fe75 	bl	8002ad4 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	2380      	movs	r3, #128	; 0x80
 8001df0:	05db      	lsls	r3, r3, #23
 8001df2:	429a      	cmp	r2, r3
 8001df4:	d004      	beq.n	8001e00 <HAL_TIM_IC_Start+0xb0>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a11      	ldr	r2, [pc, #68]	; (8001e40 <HAL_TIM_IC_Start+0xf0>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d111      	bne.n	8001e24 <HAL_TIM_IC_Start+0xd4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	2207      	movs	r2, #7
 8001e08:	4013      	ands	r3, r2
 8001e0a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	2b06      	cmp	r3, #6
 8001e10:	d010      	beq.n	8001e34 <HAL_TIM_IC_Start+0xe4>
    {
      __HAL_TIM_ENABLE(htim);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	2101      	movs	r1, #1
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e22:	e007      	b.n	8001e34 <HAL_TIM_IC_Start+0xe4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2101      	movs	r1, #1
 8001e30:	430a      	orrs	r2, r1
 8001e32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e34:	2300      	movs	r3, #0
}
 8001e36:	0018      	movs	r0, r3
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	b004      	add	sp, #16
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	46c0      	nop			; (mov r8, r8)
 8001e40:	40010800 	.word	0x40010800

08001e44 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e4e:	230f      	movs	r3, #15
 8001e50:	18fb      	adds	r3, r7, r3
 8001e52:	2200      	movs	r2, #0
 8001e54:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d104      	bne.n	8001e66 <HAL_TIM_IC_Start_IT+0x22>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	223a      	movs	r2, #58	; 0x3a
 8001e60:	5c9b      	ldrb	r3, [r3, r2]
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	e013      	b.n	8001e8e <HAL_TIM_IC_Start_IT+0x4a>
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	2b04      	cmp	r3, #4
 8001e6a:	d104      	bne.n	8001e76 <HAL_TIM_IC_Start_IT+0x32>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	223b      	movs	r2, #59	; 0x3b
 8001e70:	5c9b      	ldrb	r3, [r3, r2]
 8001e72:	b2db      	uxtb	r3, r3
 8001e74:	e00b      	b.n	8001e8e <HAL_TIM_IC_Start_IT+0x4a>
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	2b08      	cmp	r3, #8
 8001e7a:	d104      	bne.n	8001e86 <HAL_TIM_IC_Start_IT+0x42>
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	223c      	movs	r2, #60	; 0x3c
 8001e80:	5c9b      	ldrb	r3, [r3, r2]
 8001e82:	b2db      	uxtb	r3, r3
 8001e84:	e003      	b.n	8001e8e <HAL_TIM_IC_Start_IT+0x4a>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	223d      	movs	r2, #61	; 0x3d
 8001e8a:	5c9b      	ldrb	r3, [r3, r2]
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	210e      	movs	r1, #14
 8001e90:	187a      	adds	r2, r7, r1
 8001e92:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8001e94:	187b      	adds	r3, r7, r1
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	2b01      	cmp	r3, #1
 8001e9a:	d001      	beq.n	8001ea0 <HAL_TIM_IC_Start_IT+0x5c>
  {
    return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	e08b      	b.n	8001fb8 <HAL_TIM_IC_Start_IT+0x174>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d104      	bne.n	8001eb0 <HAL_TIM_IC_Start_IT+0x6c>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	223a      	movs	r2, #58	; 0x3a
 8001eaa:	2102      	movs	r1, #2
 8001eac:	5499      	strb	r1, [r3, r2]
 8001eae:	e013      	b.n	8001ed8 <HAL_TIM_IC_Start_IT+0x94>
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	2b04      	cmp	r3, #4
 8001eb4:	d104      	bne.n	8001ec0 <HAL_TIM_IC_Start_IT+0x7c>
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	223b      	movs	r2, #59	; 0x3b
 8001eba:	2102      	movs	r1, #2
 8001ebc:	5499      	strb	r1, [r3, r2]
 8001ebe:	e00b      	b.n	8001ed8 <HAL_TIM_IC_Start_IT+0x94>
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	2b08      	cmp	r3, #8
 8001ec4:	d104      	bne.n	8001ed0 <HAL_TIM_IC_Start_IT+0x8c>
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	223c      	movs	r2, #60	; 0x3c
 8001eca:	2102      	movs	r1, #2
 8001ecc:	5499      	strb	r1, [r3, r2]
 8001ece:	e003      	b.n	8001ed8 <HAL_TIM_IC_Start_IT+0x94>
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	223d      	movs	r2, #61	; 0x3d
 8001ed4:	2102      	movs	r1, #2
 8001ed6:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	2b0c      	cmp	r3, #12
 8001edc:	d02a      	beq.n	8001f34 <HAL_TIM_IC_Start_IT+0xf0>
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	2b0c      	cmp	r3, #12
 8001ee2:	d830      	bhi.n	8001f46 <HAL_TIM_IC_Start_IT+0x102>
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	2b08      	cmp	r3, #8
 8001ee8:	d01b      	beq.n	8001f22 <HAL_TIM_IC_Start_IT+0xde>
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	2b08      	cmp	r3, #8
 8001eee:	d82a      	bhi.n	8001f46 <HAL_TIM_IC_Start_IT+0x102>
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d003      	beq.n	8001efe <HAL_TIM_IC_Start_IT+0xba>
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	2b04      	cmp	r3, #4
 8001efa:	d009      	beq.n	8001f10 <HAL_TIM_IC_Start_IT+0xcc>
 8001efc:	e023      	b.n	8001f46 <HAL_TIM_IC_Start_IT+0x102>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	68da      	ldr	r2, [r3, #12]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	2102      	movs	r1, #2
 8001f0a:	430a      	orrs	r2, r1
 8001f0c:	60da      	str	r2, [r3, #12]
      break;
 8001f0e:	e01f      	b.n	8001f50 <HAL_TIM_IC_Start_IT+0x10c>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	68da      	ldr	r2, [r3, #12]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	2104      	movs	r1, #4
 8001f1c:	430a      	orrs	r2, r1
 8001f1e:	60da      	str	r2, [r3, #12]
      break;
 8001f20:	e016      	b.n	8001f50 <HAL_TIM_IC_Start_IT+0x10c>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	68da      	ldr	r2, [r3, #12]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2108      	movs	r1, #8
 8001f2e:	430a      	orrs	r2, r1
 8001f30:	60da      	str	r2, [r3, #12]
      break;
 8001f32:	e00d      	b.n	8001f50 <HAL_TIM_IC_Start_IT+0x10c>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	68da      	ldr	r2, [r3, #12]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2110      	movs	r1, #16
 8001f40:	430a      	orrs	r2, r1
 8001f42:	60da      	str	r2, [r3, #12]
      break;
 8001f44:	e004      	b.n	8001f50 <HAL_TIM_IC_Start_IT+0x10c>
    }

    default:
      status = HAL_ERROR;
 8001f46:	230f      	movs	r3, #15
 8001f48:	18fb      	adds	r3, r7, r3
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	701a      	strb	r2, [r3, #0]
      break;
 8001f4e:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8001f50:	230f      	movs	r3, #15
 8001f52:	18fb      	adds	r3, r7, r3
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d12b      	bne.n	8001fb2 <HAL_TIM_IC_Start_IT+0x16e>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	6839      	ldr	r1, [r7, #0]
 8001f60:	2201      	movs	r2, #1
 8001f62:	0018      	movs	r0, r3
 8001f64:	f000 fdb6 	bl	8002ad4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	2380      	movs	r3, #128	; 0x80
 8001f6e:	05db      	lsls	r3, r3, #23
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d004      	beq.n	8001f7e <HAL_TIM_IC_Start_IT+0x13a>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a11      	ldr	r2, [pc, #68]	; (8001fc0 <HAL_TIM_IC_Start_IT+0x17c>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d111      	bne.n	8001fa2 <HAL_TIM_IC_Start_IT+0x15e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	2207      	movs	r2, #7
 8001f86:	4013      	ands	r3, r2
 8001f88:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	2b06      	cmp	r3, #6
 8001f8e:	d010      	beq.n	8001fb2 <HAL_TIM_IC_Start_IT+0x16e>
      {
        __HAL_TIM_ENABLE(htim);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681a      	ldr	r2, [r3, #0]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2101      	movs	r1, #1
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fa0:	e007      	b.n	8001fb2 <HAL_TIM_IC_Start_IT+0x16e>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2101      	movs	r1, #1
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8001fb2:	230f      	movs	r3, #15
 8001fb4:	18fb      	adds	r3, r7, r3
 8001fb6:	781b      	ldrb	r3, [r3, #0]
}
 8001fb8:	0018      	movs	r0, r3
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	b004      	add	sp, #16
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40010800 	.word	0x40010800

08001fc4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	691b      	ldr	r3, [r3, #16]
 8001fd2:	2202      	movs	r2, #2
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d124      	bne.n	8002024 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	2202      	movs	r2, #2
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d11d      	bne.n	8002024 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2203      	movs	r2, #3
 8001fee:	4252      	negs	r2, r2
 8001ff0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	699b      	ldr	r3, [r3, #24]
 8001ffe:	2203      	movs	r2, #3
 8002000:	4013      	ands	r3, r2
 8002002:	d004      	beq.n	800200e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	0018      	movs	r0, r3
 8002008:	f7fe fce2 	bl	80009d0 <HAL_TIM_IC_CaptureCallback>
 800200c:	e007      	b.n	800201e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	0018      	movs	r0, r3
 8002012:	f000 fab9 	bl	8002588 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	0018      	movs	r0, r3
 800201a:	f000 fabd 	bl	8002598 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	2204      	movs	r2, #4
 800202c:	4013      	ands	r3, r2
 800202e:	2b04      	cmp	r3, #4
 8002030:	d125      	bne.n	800207e <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	2204      	movs	r2, #4
 800203a:	4013      	ands	r3, r2
 800203c:	2b04      	cmp	r3, #4
 800203e:	d11e      	bne.n	800207e <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2205      	movs	r2, #5
 8002046:	4252      	negs	r2, r2
 8002048:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2202      	movs	r2, #2
 800204e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	699a      	ldr	r2, [r3, #24]
 8002056:	23c0      	movs	r3, #192	; 0xc0
 8002058:	009b      	lsls	r3, r3, #2
 800205a:	4013      	ands	r3, r2
 800205c:	d004      	beq.n	8002068 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	0018      	movs	r0, r3
 8002062:	f7fe fcb5 	bl	80009d0 <HAL_TIM_IC_CaptureCallback>
 8002066:	e007      	b.n	8002078 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	0018      	movs	r0, r3
 800206c:	f000 fa8c 	bl	8002588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	0018      	movs	r0, r3
 8002074:	f000 fa90 	bl	8002598 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	2200      	movs	r2, #0
 800207c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	2208      	movs	r2, #8
 8002086:	4013      	ands	r3, r2
 8002088:	2b08      	cmp	r3, #8
 800208a:	d124      	bne.n	80020d6 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	68db      	ldr	r3, [r3, #12]
 8002092:	2208      	movs	r2, #8
 8002094:	4013      	ands	r3, r2
 8002096:	2b08      	cmp	r3, #8
 8002098:	d11d      	bne.n	80020d6 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2209      	movs	r2, #9
 80020a0:	4252      	negs	r2, r2
 80020a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2204      	movs	r2, #4
 80020a8:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	69db      	ldr	r3, [r3, #28]
 80020b0:	2203      	movs	r2, #3
 80020b2:	4013      	ands	r3, r2
 80020b4:	d004      	beq.n	80020c0 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	0018      	movs	r0, r3
 80020ba:	f7fe fc89 	bl	80009d0 <HAL_TIM_IC_CaptureCallback>
 80020be:	e007      	b.n	80020d0 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	0018      	movs	r0, r3
 80020c4:	f000 fa60 	bl	8002588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	0018      	movs	r0, r3
 80020cc:	f000 fa64 	bl	8002598 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	691b      	ldr	r3, [r3, #16]
 80020dc:	2210      	movs	r2, #16
 80020de:	4013      	ands	r3, r2
 80020e0:	2b10      	cmp	r3, #16
 80020e2:	d125      	bne.n	8002130 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	68db      	ldr	r3, [r3, #12]
 80020ea:	2210      	movs	r2, #16
 80020ec:	4013      	ands	r3, r2
 80020ee:	2b10      	cmp	r3, #16
 80020f0:	d11e      	bne.n	8002130 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2211      	movs	r2, #17
 80020f8:	4252      	negs	r2, r2
 80020fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2208      	movs	r2, #8
 8002100:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	69da      	ldr	r2, [r3, #28]
 8002108:	23c0      	movs	r3, #192	; 0xc0
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	4013      	ands	r3, r2
 800210e:	d004      	beq.n	800211a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	0018      	movs	r0, r3
 8002114:	f7fe fc5c 	bl	80009d0 <HAL_TIM_IC_CaptureCallback>
 8002118:	e007      	b.n	800212a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	0018      	movs	r0, r3
 800211e:	f000 fa33 	bl	8002588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	0018      	movs	r0, r3
 8002126:	f000 fa37 	bl	8002598 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	691b      	ldr	r3, [r3, #16]
 8002136:	2201      	movs	r2, #1
 8002138:	4013      	ands	r3, r2
 800213a:	2b01      	cmp	r3, #1
 800213c:	d10f      	bne.n	800215e <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	2201      	movs	r2, #1
 8002146:	4013      	ands	r3, r2
 8002148:	2b01      	cmp	r3, #1
 800214a:	d108      	bne.n	800215e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	2202      	movs	r2, #2
 8002152:	4252      	negs	r2, r2
 8002154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	0018      	movs	r0, r3
 800215a:	f000 fa0d 	bl	8002578 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	2240      	movs	r2, #64	; 0x40
 8002166:	4013      	ands	r3, r2
 8002168:	2b40      	cmp	r3, #64	; 0x40
 800216a:	d10f      	bne.n	800218c <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	2240      	movs	r2, #64	; 0x40
 8002174:	4013      	ands	r3, r2
 8002176:	2b40      	cmp	r3, #64	; 0x40
 8002178:	d108      	bne.n	800218c <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2241      	movs	r2, #65	; 0x41
 8002180:	4252      	negs	r2, r2
 8002182:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	0018      	movs	r0, r3
 8002188:	f000 fa0e 	bl	80025a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800218c:	46c0      	nop			; (mov r8, r8)
 800218e:	46bd      	mov	sp, r7
 8002190:	b002      	add	sp, #8
 8002192:	bd80      	pop	{r7, pc}

08002194 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b086      	sub	sp, #24
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021a0:	2317      	movs	r3, #23
 80021a2:	18fb      	adds	r3, r7, r3
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2238      	movs	r2, #56	; 0x38
 80021ac:	5c9b      	ldrb	r3, [r3, r2]
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d101      	bne.n	80021b6 <HAL_TIM_IC_ConfigChannel+0x22>
 80021b2:	2302      	movs	r3, #2
 80021b4:	e08c      	b.n	80022d0 <HAL_TIM_IC_ConfigChannel+0x13c>
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2238      	movs	r2, #56	; 0x38
 80021ba:	2101      	movs	r1, #1
 80021bc:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d11b      	bne.n	80021fc <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6818      	ldr	r0, [r3, #0]
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	6819      	ldr	r1, [r3, #0]
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	685a      	ldr	r2, [r3, #4]
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	f000 facc 	bl	8002770 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	699a      	ldr	r2, [r3, #24]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	210c      	movs	r1, #12
 80021e4:	438a      	bics	r2, r1
 80021e6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6999      	ldr	r1, [r3, #24]
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	689a      	ldr	r2, [r3, #8]
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	430a      	orrs	r2, r1
 80021f8:	619a      	str	r2, [r3, #24]
 80021fa:	e062      	b.n	80022c2 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2b04      	cmp	r3, #4
 8002200:	d11c      	bne.n	800223c <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6818      	ldr	r0, [r3, #0]
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	6819      	ldr	r1, [r3, #0]
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	685a      	ldr	r2, [r3, #4]
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	f000 fb2b 	bl	800286c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	699a      	ldr	r2, [r3, #24]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	492d      	ldr	r1, [pc, #180]	; (80022d8 <HAL_TIM_IC_ConfigChannel+0x144>)
 8002222:	400a      	ands	r2, r1
 8002224:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	6999      	ldr	r1, [r3, #24]
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	021a      	lsls	r2, r3, #8
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	430a      	orrs	r2, r1
 8002238:	619a      	str	r2, [r3, #24]
 800223a:	e042      	b.n	80022c2 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2b08      	cmp	r3, #8
 8002240:	d11b      	bne.n	800227a <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	6818      	ldr	r0, [r3, #0]
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	6819      	ldr	r1, [r3, #0]
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	685a      	ldr	r2, [r3, #4]
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	68db      	ldr	r3, [r3, #12]
 8002252:	f000 fb7f 	bl	8002954 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	69da      	ldr	r2, [r3, #28]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	210c      	movs	r1, #12
 8002262:	438a      	bics	r2, r1
 8002264:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	69d9      	ldr	r1, [r3, #28]
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	689a      	ldr	r2, [r3, #8]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	430a      	orrs	r2, r1
 8002276:	61da      	str	r2, [r3, #28]
 8002278:	e023      	b.n	80022c2 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2b0c      	cmp	r3, #12
 800227e:	d11c      	bne.n	80022ba <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	6818      	ldr	r0, [r3, #0]
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	6819      	ldr	r1, [r3, #0]
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	685a      	ldr	r2, [r3, #4]
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	f000 fba0 	bl	80029d4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	69da      	ldr	r2, [r3, #28]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	490e      	ldr	r1, [pc, #56]	; (80022d8 <HAL_TIM_IC_ConfigChannel+0x144>)
 80022a0:	400a      	ands	r2, r1
 80022a2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	69d9      	ldr	r1, [r3, #28]
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	689b      	ldr	r3, [r3, #8]
 80022ae:	021a      	lsls	r2, r3, #8
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	430a      	orrs	r2, r1
 80022b6:	61da      	str	r2, [r3, #28]
 80022b8:	e003      	b.n	80022c2 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 80022ba:	2317      	movs	r3, #23
 80022bc:	18fb      	adds	r3, r7, r3
 80022be:	2201      	movs	r2, #1
 80022c0:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2238      	movs	r2, #56	; 0x38
 80022c6:	2100      	movs	r1, #0
 80022c8:	5499      	strb	r1, [r3, r2]

  return status;
 80022ca:	2317      	movs	r3, #23
 80022cc:	18fb      	adds	r3, r7, r3
 80022ce:	781b      	ldrb	r3, [r3, #0]
}
 80022d0:	0018      	movs	r0, r3
 80022d2:	46bd      	mov	sp, r7
 80022d4:	b006      	add	sp, #24
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	fffff3ff 	.word	0xfffff3ff

080022dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022e6:	230f      	movs	r3, #15
 80022e8:	18fb      	adds	r3, r7, r3
 80022ea:	2200      	movs	r2, #0
 80022ec:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2238      	movs	r2, #56	; 0x38
 80022f2:	5c9b      	ldrb	r3, [r3, r2]
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	d101      	bne.n	80022fc <HAL_TIM_ConfigClockSource+0x20>
 80022f8:	2302      	movs	r3, #2
 80022fa:	e0bc      	b.n	8002476 <HAL_TIM_ConfigClockSource+0x19a>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2238      	movs	r2, #56	; 0x38
 8002300:	2101      	movs	r1, #1
 8002302:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2239      	movs	r2, #57	; 0x39
 8002308:	2102      	movs	r1, #2
 800230a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	689b      	ldr	r3, [r3, #8]
 8002312:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	2277      	movs	r2, #119	; 0x77
 8002318:	4393      	bics	r3, r2
 800231a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	4a58      	ldr	r2, [pc, #352]	; (8002480 <HAL_TIM_ConfigClockSource+0x1a4>)
 8002320:	4013      	ands	r3, r2
 8002322:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	68ba      	ldr	r2, [r7, #8]
 800232a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2280      	movs	r2, #128	; 0x80
 8002332:	0192      	lsls	r2, r2, #6
 8002334:	4293      	cmp	r3, r2
 8002336:	d040      	beq.n	80023ba <HAL_TIM_ConfigClockSource+0xde>
 8002338:	2280      	movs	r2, #128	; 0x80
 800233a:	0192      	lsls	r2, r2, #6
 800233c:	4293      	cmp	r3, r2
 800233e:	d900      	bls.n	8002342 <HAL_TIM_ConfigClockSource+0x66>
 8002340:	e088      	b.n	8002454 <HAL_TIM_ConfigClockSource+0x178>
 8002342:	2280      	movs	r2, #128	; 0x80
 8002344:	0152      	lsls	r2, r2, #5
 8002346:	4293      	cmp	r3, r2
 8002348:	d100      	bne.n	800234c <HAL_TIM_ConfigClockSource+0x70>
 800234a:	e088      	b.n	800245e <HAL_TIM_ConfigClockSource+0x182>
 800234c:	2280      	movs	r2, #128	; 0x80
 800234e:	0152      	lsls	r2, r2, #5
 8002350:	4293      	cmp	r3, r2
 8002352:	d900      	bls.n	8002356 <HAL_TIM_ConfigClockSource+0x7a>
 8002354:	e07e      	b.n	8002454 <HAL_TIM_ConfigClockSource+0x178>
 8002356:	2b70      	cmp	r3, #112	; 0x70
 8002358:	d018      	beq.n	800238c <HAL_TIM_ConfigClockSource+0xb0>
 800235a:	d900      	bls.n	800235e <HAL_TIM_ConfigClockSource+0x82>
 800235c:	e07a      	b.n	8002454 <HAL_TIM_ConfigClockSource+0x178>
 800235e:	2b60      	cmp	r3, #96	; 0x60
 8002360:	d04f      	beq.n	8002402 <HAL_TIM_ConfigClockSource+0x126>
 8002362:	d900      	bls.n	8002366 <HAL_TIM_ConfigClockSource+0x8a>
 8002364:	e076      	b.n	8002454 <HAL_TIM_ConfigClockSource+0x178>
 8002366:	2b50      	cmp	r3, #80	; 0x50
 8002368:	d03b      	beq.n	80023e2 <HAL_TIM_ConfigClockSource+0x106>
 800236a:	d900      	bls.n	800236e <HAL_TIM_ConfigClockSource+0x92>
 800236c:	e072      	b.n	8002454 <HAL_TIM_ConfigClockSource+0x178>
 800236e:	2b40      	cmp	r3, #64	; 0x40
 8002370:	d057      	beq.n	8002422 <HAL_TIM_ConfigClockSource+0x146>
 8002372:	d900      	bls.n	8002376 <HAL_TIM_ConfigClockSource+0x9a>
 8002374:	e06e      	b.n	8002454 <HAL_TIM_ConfigClockSource+0x178>
 8002376:	2b30      	cmp	r3, #48	; 0x30
 8002378:	d063      	beq.n	8002442 <HAL_TIM_ConfigClockSource+0x166>
 800237a:	d86b      	bhi.n	8002454 <HAL_TIM_ConfigClockSource+0x178>
 800237c:	2b20      	cmp	r3, #32
 800237e:	d060      	beq.n	8002442 <HAL_TIM_ConfigClockSource+0x166>
 8002380:	d868      	bhi.n	8002454 <HAL_TIM_ConfigClockSource+0x178>
 8002382:	2b00      	cmp	r3, #0
 8002384:	d05d      	beq.n	8002442 <HAL_TIM_ConfigClockSource+0x166>
 8002386:	2b10      	cmp	r3, #16
 8002388:	d05b      	beq.n	8002442 <HAL_TIM_ConfigClockSource+0x166>
 800238a:	e063      	b.n	8002454 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6818      	ldr	r0, [r3, #0]
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	6899      	ldr	r1, [r3, #8]
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685a      	ldr	r2, [r3, #4]
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	f000 fb7a 	bl	8002a94 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	689b      	ldr	r3, [r3, #8]
 80023a6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	2277      	movs	r2, #119	; 0x77
 80023ac:	4313      	orrs	r3, r2
 80023ae:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68ba      	ldr	r2, [r7, #8]
 80023b6:	609a      	str	r2, [r3, #8]
      break;
 80023b8:	e052      	b.n	8002460 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6818      	ldr	r0, [r3, #0]
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	6899      	ldr	r1, [r3, #8]
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	685a      	ldr	r2, [r3, #4]
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	f000 fb63 	bl	8002a94 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	2180      	movs	r1, #128	; 0x80
 80023da:	01c9      	lsls	r1, r1, #7
 80023dc:	430a      	orrs	r2, r1
 80023de:	609a      	str	r2, [r3, #8]
      break;
 80023e0:	e03e      	b.n	8002460 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6818      	ldr	r0, [r3, #0]
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	6859      	ldr	r1, [r3, #4]
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	001a      	movs	r2, r3
 80023f0:	f000 fa0e 	bl	8002810 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2150      	movs	r1, #80	; 0x50
 80023fa:	0018      	movs	r0, r3
 80023fc:	f000 fb30 	bl	8002a60 <TIM_ITRx_SetConfig>
      break;
 8002400:	e02e      	b.n	8002460 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6818      	ldr	r0, [r3, #0]
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	6859      	ldr	r1, [r3, #4]
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	001a      	movs	r2, r3
 8002410:	f000 fa6e 	bl	80028f0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2160      	movs	r1, #96	; 0x60
 800241a:	0018      	movs	r0, r3
 800241c:	f000 fb20 	bl	8002a60 <TIM_ITRx_SetConfig>
      break;
 8002420:	e01e      	b.n	8002460 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6818      	ldr	r0, [r3, #0]
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	6859      	ldr	r1, [r3, #4]
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	68db      	ldr	r3, [r3, #12]
 800242e:	001a      	movs	r2, r3
 8002430:	f000 f9ee 	bl	8002810 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2140      	movs	r1, #64	; 0x40
 800243a:	0018      	movs	r0, r3
 800243c:	f000 fb10 	bl	8002a60 <TIM_ITRx_SetConfig>
      break;
 8002440:	e00e      	b.n	8002460 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	0019      	movs	r1, r3
 800244c:	0010      	movs	r0, r2
 800244e:	f000 fb07 	bl	8002a60 <TIM_ITRx_SetConfig>
      break;
 8002452:	e005      	b.n	8002460 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002454:	230f      	movs	r3, #15
 8002456:	18fb      	adds	r3, r7, r3
 8002458:	2201      	movs	r2, #1
 800245a:	701a      	strb	r2, [r3, #0]
      break;
 800245c:	e000      	b.n	8002460 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800245e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2239      	movs	r2, #57	; 0x39
 8002464:	2101      	movs	r1, #1
 8002466:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2238      	movs	r2, #56	; 0x38
 800246c:	2100      	movs	r1, #0
 800246e:	5499      	strb	r1, [r3, r2]

  return status;
 8002470:	230f      	movs	r3, #15
 8002472:	18fb      	adds	r3, r7, r3
 8002474:	781b      	ldrb	r3, [r3, #0]
}
 8002476:	0018      	movs	r0, r3
 8002478:	46bd      	mov	sp, r7
 800247a:	b004      	add	sp, #16
 800247c:	bd80      	pop	{r7, pc}
 800247e:	46c0      	nop			; (mov r8, r8)
 8002480:	ffff00ff 	.word	0xffff00ff

08002484 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
 800248c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2238      	movs	r2, #56	; 0x38
 8002492:	5c9b      	ldrb	r3, [r3, r2]
 8002494:	2b01      	cmp	r3, #1
 8002496:	d101      	bne.n	800249c <HAL_TIM_SlaveConfigSynchro+0x18>
 8002498:	2302      	movs	r3, #2
 800249a:	e032      	b.n	8002502 <HAL_TIM_SlaveConfigSynchro+0x7e>
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2238      	movs	r2, #56	; 0x38
 80024a0:	2101      	movs	r1, #1
 80024a2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2239      	movs	r2, #57	; 0x39
 80024a8:	2102      	movs	r1, #2
 80024aa:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80024ac:	683a      	ldr	r2, [r7, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	0011      	movs	r1, r2
 80024b2:	0018      	movs	r0, r3
 80024b4:	f000 f8ca 	bl	800264c <TIM_SlaveTimer_SetConfig>
 80024b8:	1e03      	subs	r3, r0, #0
 80024ba:	d009      	beq.n	80024d0 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2239      	movs	r2, #57	; 0x39
 80024c0:	2101      	movs	r1, #1
 80024c2:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2238      	movs	r2, #56	; 0x38
 80024c8:	2100      	movs	r1, #0
 80024ca:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e018      	b.n	8002502 <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	68da      	ldr	r2, [r3, #12]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2140      	movs	r1, #64	; 0x40
 80024dc:	438a      	bics	r2, r1
 80024de:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68da      	ldr	r2, [r3, #12]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4908      	ldr	r1, [pc, #32]	; (800250c <HAL_TIM_SlaveConfigSynchro+0x88>)
 80024ec:	400a      	ands	r2, r1
 80024ee:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2239      	movs	r2, #57	; 0x39
 80024f4:	2101      	movs	r1, #1
 80024f6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2238      	movs	r2, #56	; 0x38
 80024fc:	2100      	movs	r1, #0
 80024fe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002500:	2300      	movs	r3, #0
}
 8002502:	0018      	movs	r0, r3
 8002504:	46bd      	mov	sp, r7
 8002506:	b002      	add	sp, #8
 8002508:	bd80      	pop	{r7, pc}
 800250a:	46c0      	nop			; (mov r8, r8)
 800250c:	ffffbfff 	.word	0xffffbfff

08002510 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800251a:	2300      	movs	r3, #0
 800251c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	2b0c      	cmp	r3, #12
 8002522:	d01e      	beq.n	8002562 <HAL_TIM_ReadCapturedValue+0x52>
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	2b0c      	cmp	r3, #12
 8002528:	d820      	bhi.n	800256c <HAL_TIM_ReadCapturedValue+0x5c>
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	2b08      	cmp	r3, #8
 800252e:	d013      	beq.n	8002558 <HAL_TIM_ReadCapturedValue+0x48>
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	2b08      	cmp	r3, #8
 8002534:	d81a      	bhi.n	800256c <HAL_TIM_ReadCapturedValue+0x5c>
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d003      	beq.n	8002544 <HAL_TIM_ReadCapturedValue+0x34>
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	2b04      	cmp	r3, #4
 8002540:	d005      	beq.n	800254e <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 8002542:	e013      	b.n	800256c <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800254a:	60fb      	str	r3, [r7, #12]
      break;
 800254c:	e00f      	b.n	800256e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002554:	60fb      	str	r3, [r7, #12]
      break;
 8002556:	e00a      	b.n	800256e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800255e:	60fb      	str	r3, [r7, #12]
      break;
 8002560:	e005      	b.n	800256e <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002568:	60fb      	str	r3, [r7, #12]
      break;
 800256a:	e000      	b.n	800256e <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 800256c:	46c0      	nop			; (mov r8, r8)
  }

  return tmpreg;
 800256e:	68fb      	ldr	r3, [r7, #12]
}
 8002570:	0018      	movs	r0, r3
 8002572:	46bd      	mov	sp, r7
 8002574:	b004      	add	sp, #16
 8002576:	bd80      	pop	{r7, pc}

08002578 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002580:	46c0      	nop			; (mov r8, r8)
 8002582:	46bd      	mov	sp, r7
 8002584:	b002      	add	sp, #8
 8002586:	bd80      	pop	{r7, pc}

08002588 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002590:	46c0      	nop			; (mov r8, r8)
 8002592:	46bd      	mov	sp, r7
 8002594:	b002      	add	sp, #8
 8002596:	bd80      	pop	{r7, pc}

08002598 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b082      	sub	sp, #8
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80025a0:	46c0      	nop			; (mov r8, r8)
 80025a2:	46bd      	mov	sp, r7
 80025a4:	b002      	add	sp, #8
 80025a6:	bd80      	pop	{r7, pc}

080025a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80025b0:	46c0      	nop			; (mov r8, r8)
 80025b2:	46bd      	mov	sp, r7
 80025b4:	b002      	add	sp, #8
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
 80025c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025c8:	687a      	ldr	r2, [r7, #4]
 80025ca:	2380      	movs	r3, #128	; 0x80
 80025cc:	05db      	lsls	r3, r3, #23
 80025ce:	429a      	cmp	r2, r3
 80025d0:	d003      	beq.n	80025da <TIM_Base_SetConfig+0x22>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a1b      	ldr	r2, [pc, #108]	; (8002644 <TIM_Base_SetConfig+0x8c>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d108      	bne.n	80025ec <TIM_Base_SetConfig+0x34>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2270      	movs	r2, #112	; 0x70
 80025de:	4393      	bics	r3, r2
 80025e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80025e2:	683b      	ldr	r3, [r7, #0]
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	2380      	movs	r3, #128	; 0x80
 80025f0:	05db      	lsls	r3, r3, #23
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d003      	beq.n	80025fe <TIM_Base_SetConfig+0x46>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	4a12      	ldr	r2, [pc, #72]	; (8002644 <TIM_Base_SetConfig+0x8c>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d108      	bne.n	8002610 <TIM_Base_SetConfig+0x58>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	4a11      	ldr	r2, [pc, #68]	; (8002648 <TIM_Base_SetConfig+0x90>)
 8002602:	4013      	ands	r3, r2
 8002604:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	4313      	orrs	r3, r2
 800260e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2280      	movs	r2, #128	; 0x80
 8002614:	4393      	bics	r3, r2
 8002616:	001a      	movs	r2, r3
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	691b      	ldr	r3, [r3, #16]
 800261c:	4313      	orrs	r3, r2
 800261e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	689a      	ldr	r2, [r3, #8]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2201      	movs	r2, #1
 800263a:	615a      	str	r2, [r3, #20]
}
 800263c:	46c0      	nop			; (mov r8, r8)
 800263e:	46bd      	mov	sp, r7
 8002640:	b004      	add	sp, #16
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40010800 	.word	0x40010800
 8002648:	fffffcff 	.word	0xfffffcff

0800264c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002656:	2317      	movs	r3, #23
 8002658:	18fb      	adds	r3, r7, r3
 800265a:	2200      	movs	r2, #0
 800265c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	2270      	movs	r2, #112	; 0x70
 800266a:	4393      	bics	r3, r2
 800266c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	693a      	ldr	r2, [r7, #16]
 8002674:	4313      	orrs	r3, r2
 8002676:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	2207      	movs	r2, #7
 800267c:	4393      	bics	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	4313      	orrs	r3, r2
 8002688:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	693a      	ldr	r2, [r7, #16]
 8002690:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	2b70      	cmp	r3, #112	; 0x70
 8002698:	d015      	beq.n	80026c6 <TIM_SlaveTimer_SetConfig+0x7a>
 800269a:	d900      	bls.n	800269e <TIM_SlaveTimer_SetConfig+0x52>
 800269c:	e05b      	b.n	8002756 <TIM_SlaveTimer_SetConfig+0x10a>
 800269e:	2b60      	cmp	r3, #96	; 0x60
 80026a0:	d04f      	beq.n	8002742 <TIM_SlaveTimer_SetConfig+0xf6>
 80026a2:	d858      	bhi.n	8002756 <TIM_SlaveTimer_SetConfig+0x10a>
 80026a4:	2b50      	cmp	r3, #80	; 0x50
 80026a6:	d042      	beq.n	800272e <TIM_SlaveTimer_SetConfig+0xe2>
 80026a8:	d855      	bhi.n	8002756 <TIM_SlaveTimer_SetConfig+0x10a>
 80026aa:	2b40      	cmp	r3, #64	; 0x40
 80026ac:	d016      	beq.n	80026dc <TIM_SlaveTimer_SetConfig+0x90>
 80026ae:	d852      	bhi.n	8002756 <TIM_SlaveTimer_SetConfig+0x10a>
 80026b0:	2b30      	cmp	r3, #48	; 0x30
 80026b2:	d055      	beq.n	8002760 <TIM_SlaveTimer_SetConfig+0x114>
 80026b4:	d84f      	bhi.n	8002756 <TIM_SlaveTimer_SetConfig+0x10a>
 80026b6:	2b20      	cmp	r3, #32
 80026b8:	d052      	beq.n	8002760 <TIM_SlaveTimer_SetConfig+0x114>
 80026ba:	d84c      	bhi.n	8002756 <TIM_SlaveTimer_SetConfig+0x10a>
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d04f      	beq.n	8002760 <TIM_SlaveTimer_SetConfig+0x114>
 80026c0:	2b10      	cmp	r3, #16
 80026c2:	d04d      	beq.n	8002760 <TIM_SlaveTimer_SetConfig+0x114>
 80026c4:	e047      	b.n	8002756 <TIM_SlaveTimer_SetConfig+0x10a>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6818      	ldr	r0, [r3, #0]
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	68d9      	ldr	r1, [r3, #12]
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	689a      	ldr	r2, [r3, #8]
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	691b      	ldr	r3, [r3, #16]
 80026d6:	f000 f9dd 	bl	8002a94 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 80026da:	e042      	b.n	8002762 <TIM_SlaveTimer_SetConfig+0x116>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2b05      	cmp	r3, #5
 80026e2:	d101      	bne.n	80026e8 <TIM_SlaveTimer_SetConfig+0x9c>
      {
        return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e03f      	b.n	8002768 <TIM_SlaveTimer_SetConfig+0x11c>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	6a1b      	ldr	r3, [r3, #32]
 80026ee:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	6a1a      	ldr	r2, [r3, #32]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2101      	movs	r1, #1
 80026fc:	438a      	bics	r2, r1
 80026fe:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	699b      	ldr	r3, [r3, #24]
 8002706:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	22f0      	movs	r2, #240	; 0xf0
 800270c:	4393      	bics	r3, r2
 800270e:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	691b      	ldr	r3, [r3, #16]
 8002714:	011b      	lsls	r3, r3, #4
 8002716:	68ba      	ldr	r2, [r7, #8]
 8002718:	4313      	orrs	r3, r2
 800271a:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	68ba      	ldr	r2, [r7, #8]
 8002722:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	68fa      	ldr	r2, [r7, #12]
 800272a:	621a      	str	r2, [r3, #32]
      break;
 800272c:	e019      	b.n	8002762 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6818      	ldr	r0, [r3, #0]
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	6899      	ldr	r1, [r3, #8]
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	001a      	movs	r2, r3
 800273c:	f000 f868 	bl	8002810 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8002740:	e00f      	b.n	8002762 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6818      	ldr	r0, [r3, #0]
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	6899      	ldr	r1, [r3, #8]
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	691b      	ldr	r3, [r3, #16]
 800274e:	001a      	movs	r2, r3
 8002750:	f000 f8ce 	bl	80028f0 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8002754:	e005      	b.n	8002762 <TIM_SlaveTimer_SetConfig+0x116>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8002756:	2317      	movs	r3, #23
 8002758:	18fb      	adds	r3, r7, r3
 800275a:	2201      	movs	r2, #1
 800275c:	701a      	strb	r2, [r3, #0]
      break;
 800275e:	e000      	b.n	8002762 <TIM_SlaveTimer_SetConfig+0x116>
      break;
 8002760:	46c0      	nop			; (mov r8, r8)
  }

  return status;
 8002762:	2317      	movs	r3, #23
 8002764:	18fb      	adds	r3, r7, r3
 8002766:	781b      	ldrb	r3, [r3, #0]
}
 8002768:	0018      	movs	r0, r3
 800276a:	46bd      	mov	sp, r7
 800276c:	b006      	add	sp, #24
 800276e:	bd80      	pop	{r7, pc}

08002770 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b086      	sub	sp, #24
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
 800277c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6a1b      	ldr	r3, [r3, #32]
 8002782:	2201      	movs	r2, #1
 8002784:	4393      	bics	r3, r2
 8002786:	001a      	movs	r2, r3
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	699b      	ldr	r3, [r3, #24]
 8002790:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6a1b      	ldr	r3, [r3, #32]
 8002796:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8002798:	68fa      	ldr	r2, [r7, #12]
 800279a:	2380      	movs	r3, #128	; 0x80
 800279c:	05db      	lsls	r3, r3, #23
 800279e:	429a      	cmp	r2, r3
 80027a0:	d003      	beq.n	80027aa <TIM_TI1_SetConfig+0x3a>
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	4a19      	ldr	r2, [pc, #100]	; (800280c <TIM_TI1_SetConfig+0x9c>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d101      	bne.n	80027ae <TIM_TI1_SetConfig+0x3e>
 80027aa:	2301      	movs	r3, #1
 80027ac:	e000      	b.n	80027b0 <TIM_TI1_SetConfig+0x40>
 80027ae:	2300      	movs	r3, #0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d008      	beq.n	80027c6 <TIM_TI1_SetConfig+0x56>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	2203      	movs	r2, #3
 80027b8:	4393      	bics	r3, r2
 80027ba:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80027bc:	697a      	ldr	r2, [r7, #20]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	617b      	str	r3, [r7, #20]
 80027c4:	e003      	b.n	80027ce <TIM_TI1_SetConfig+0x5e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	2201      	movs	r2, #1
 80027ca:	4313      	orrs	r3, r2
 80027cc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	22f0      	movs	r2, #240	; 0xf0
 80027d2:	4393      	bics	r3, r2
 80027d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	011b      	lsls	r3, r3, #4
 80027da:	22ff      	movs	r2, #255	; 0xff
 80027dc:	4013      	ands	r3, r2
 80027de:	697a      	ldr	r2, [r7, #20]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	220a      	movs	r2, #10
 80027e8:	4393      	bics	r3, r2
 80027ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	220a      	movs	r2, #10
 80027f0:	4013      	ands	r3, r2
 80027f2:	693a      	ldr	r2, [r7, #16]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	697a      	ldr	r2, [r7, #20]
 80027fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	693a      	ldr	r2, [r7, #16]
 8002802:	621a      	str	r2, [r3, #32]
}
 8002804:	46c0      	nop			; (mov r8, r8)
 8002806:	46bd      	mov	sp, r7
 8002808:	b006      	add	sp, #24
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40010800 	.word	0x40010800

08002810 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b086      	sub	sp, #24
 8002814:	af00      	add	r7, sp, #0
 8002816:	60f8      	str	r0, [r7, #12]
 8002818:	60b9      	str	r1, [r7, #8]
 800281a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	6a1b      	ldr	r3, [r3, #32]
 8002820:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	6a1b      	ldr	r3, [r3, #32]
 8002826:	2201      	movs	r2, #1
 8002828:	4393      	bics	r3, r2
 800282a:	001a      	movs	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	22f0      	movs	r2, #240	; 0xf0
 800283a:	4393      	bics	r3, r2
 800283c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	011b      	lsls	r3, r3, #4
 8002842:	693a      	ldr	r2, [r7, #16]
 8002844:	4313      	orrs	r3, r2
 8002846:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	220a      	movs	r2, #10
 800284c:	4393      	bics	r3, r2
 800284e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002850:	697a      	ldr	r2, [r7, #20]
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	4313      	orrs	r3, r2
 8002856:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	693a      	ldr	r2, [r7, #16]
 800285c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	697a      	ldr	r2, [r7, #20]
 8002862:	621a      	str	r2, [r3, #32]
}
 8002864:	46c0      	nop			; (mov r8, r8)
 8002866:	46bd      	mov	sp, r7
 8002868:	b006      	add	sp, #24
 800286a:	bd80      	pop	{r7, pc}

0800286c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b086      	sub	sp, #24
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
 8002878:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	6a1b      	ldr	r3, [r3, #32]
 800287e:	2210      	movs	r2, #16
 8002880:	4393      	bics	r3, r2
 8002882:	001a      	movs	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	699b      	ldr	r3, [r3, #24]
 800288c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	6a1b      	ldr	r3, [r3, #32]
 8002892:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	4a14      	ldr	r2, [pc, #80]	; (80028e8 <TIM_TI2_SetConfig+0x7c>)
 8002898:	4013      	ands	r3, r2
 800289a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	021b      	lsls	r3, r3, #8
 80028a0:	697a      	ldr	r2, [r7, #20]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028a6:	697b      	ldr	r3, [r7, #20]
 80028a8:	4a10      	ldr	r2, [pc, #64]	; (80028ec <TIM_TI2_SetConfig+0x80>)
 80028aa:	4013      	ands	r3, r2
 80028ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	031b      	lsls	r3, r3, #12
 80028b2:	041b      	lsls	r3, r3, #16
 80028b4:	0c1b      	lsrs	r3, r3, #16
 80028b6:	697a      	ldr	r2, [r7, #20]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	22a0      	movs	r2, #160	; 0xa0
 80028c0:	4393      	bics	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	011b      	lsls	r3, r3, #4
 80028c8:	22a0      	movs	r2, #160	; 0xa0
 80028ca:	4013      	ands	r3, r2
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	697a      	ldr	r2, [r7, #20]
 80028d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	621a      	str	r2, [r3, #32]
}
 80028de:	46c0      	nop			; (mov r8, r8)
 80028e0:	46bd      	mov	sp, r7
 80028e2:	b006      	add	sp, #24
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	46c0      	nop			; (mov r8, r8)
 80028e8:	fffffcff 	.word	0xfffffcff
 80028ec:	ffff0fff 	.word	0xffff0fff

080028f0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	2210      	movs	r2, #16
 8002902:	4393      	bics	r3, r2
 8002904:	001a      	movs	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6a1b      	ldr	r3, [r3, #32]
 8002914:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	4a0d      	ldr	r2, [pc, #52]	; (8002950 <TIM_TI2_ConfigInputStage+0x60>)
 800291a:	4013      	ands	r3, r2
 800291c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	031b      	lsls	r3, r3, #12
 8002922:	697a      	ldr	r2, [r7, #20]
 8002924:	4313      	orrs	r3, r2
 8002926:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	22a0      	movs	r2, #160	; 0xa0
 800292c:	4393      	bics	r3, r2
 800292e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002930:	68bb      	ldr	r3, [r7, #8]
 8002932:	011b      	lsls	r3, r3, #4
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	4313      	orrs	r3, r2
 8002938:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	621a      	str	r2, [r3, #32]
}
 8002946:	46c0      	nop			; (mov r8, r8)
 8002948:	46bd      	mov	sp, r7
 800294a:	b006      	add	sp, #24
 800294c:	bd80      	pop	{r7, pc}
 800294e:	46c0      	nop			; (mov r8, r8)
 8002950:	ffff0fff 	.word	0xffff0fff

08002954 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0
 800295a:	60f8      	str	r0, [r7, #12]
 800295c:	60b9      	str	r1, [r7, #8]
 800295e:	607a      	str	r2, [r7, #4]
 8002960:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	6a1b      	ldr	r3, [r3, #32]
 8002966:	4a19      	ldr	r2, [pc, #100]	; (80029cc <TIM_TI3_SetConfig+0x78>)
 8002968:	401a      	ands	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	69db      	ldr	r3, [r3, #28]
 8002972:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	6a1b      	ldr	r3, [r3, #32]
 8002978:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	2203      	movs	r2, #3
 800297e:	4393      	bics	r3, r2
 8002980:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4313      	orrs	r3, r2
 8002988:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800298a:	697b      	ldr	r3, [r7, #20]
 800298c:	22f0      	movs	r2, #240	; 0xf0
 800298e:	4393      	bics	r3, r2
 8002990:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	011b      	lsls	r3, r3, #4
 8002996:	22ff      	movs	r2, #255	; 0xff
 8002998:	4013      	ands	r3, r2
 800299a:	697a      	ldr	r2, [r7, #20]
 800299c:	4313      	orrs	r3, r2
 800299e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	4a0b      	ldr	r2, [pc, #44]	; (80029d0 <TIM_TI3_SetConfig+0x7c>)
 80029a4:	4013      	ands	r3, r2
 80029a6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	021a      	lsls	r2, r3, #8
 80029ac:	23a0      	movs	r3, #160	; 0xa0
 80029ae:	011b      	lsls	r3, r3, #4
 80029b0:	4013      	ands	r3, r2
 80029b2:	693a      	ldr	r2, [r7, #16]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	697a      	ldr	r2, [r7, #20]
 80029bc:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	621a      	str	r2, [r3, #32]
}
 80029c4:	46c0      	nop			; (mov r8, r8)
 80029c6:	46bd      	mov	sp, r7
 80029c8:	b006      	add	sp, #24
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	fffffeff 	.word	0xfffffeff
 80029d0:	fffff5ff 	.word	0xfffff5ff

080029d4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b086      	sub	sp, #24
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
 80029e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6a1b      	ldr	r3, [r3, #32]
 80029e6:	4a1a      	ldr	r2, [pc, #104]	; (8002a50 <TIM_TI4_SetConfig+0x7c>)
 80029e8:	401a      	ands	r2, r3
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	6a1b      	ldr	r3, [r3, #32]
 80029f8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	4a15      	ldr	r2, [pc, #84]	; (8002a54 <TIM_TI4_SetConfig+0x80>)
 80029fe:	4013      	ands	r3, r2
 8002a00:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	021b      	lsls	r3, r3, #8
 8002a06:	697a      	ldr	r2, [r7, #20]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	4a12      	ldr	r2, [pc, #72]	; (8002a58 <TIM_TI4_SetConfig+0x84>)
 8002a10:	4013      	ands	r3, r2
 8002a12:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	031b      	lsls	r3, r3, #12
 8002a18:	041b      	lsls	r3, r3, #16
 8002a1a:	0c1b      	lsrs	r3, r3, #16
 8002a1c:	697a      	ldr	r2, [r7, #20]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	4a0d      	ldr	r2, [pc, #52]	; (8002a5c <TIM_TI4_SetConfig+0x88>)
 8002a26:	4013      	ands	r3, r2
 8002a28:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	031a      	lsls	r2, r3, #12
 8002a2e:	23a0      	movs	r3, #160	; 0xa0
 8002a30:	021b      	lsls	r3, r3, #8
 8002a32:	4013      	ands	r3, r2
 8002a34:	693a      	ldr	r2, [r7, #16]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	697a      	ldr	r2, [r7, #20]
 8002a3e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	693a      	ldr	r2, [r7, #16]
 8002a44:	621a      	str	r2, [r3, #32]
}
 8002a46:	46c0      	nop			; (mov r8, r8)
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	b006      	add	sp, #24
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	46c0      	nop			; (mov r8, r8)
 8002a50:	ffffefff 	.word	0xffffefff
 8002a54:	fffffcff 	.word	0xfffffcff
 8002a58:	ffff0fff 	.word	0xffff0fff
 8002a5c:	ffff5fff 	.word	0xffff5fff

08002a60 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2270      	movs	r2, #112	; 0x70
 8002a74:	4393      	bics	r3, r2
 8002a76:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a78:	683a      	ldr	r2, [r7, #0]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	2207      	movs	r2, #7
 8002a80:	4313      	orrs	r3, r2
 8002a82:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	609a      	str	r2, [r3, #8]
}
 8002a8a:	46c0      	nop			; (mov r8, r8)
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	b004      	add	sp, #16
 8002a90:	bd80      	pop	{r7, pc}
	...

08002a94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b086      	sub	sp, #24
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	607a      	str	r2, [r7, #4]
 8002aa0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	4a09      	ldr	r2, [pc, #36]	; (8002ad0 <TIM_ETR_SetConfig+0x3c>)
 8002aac:	4013      	ands	r3, r2
 8002aae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	021a      	lsls	r2, r3, #8
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	431a      	orrs	r2, r3
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	4313      	orrs	r3, r2
 8002abc:	697a      	ldr	r2, [r7, #20]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	697a      	ldr	r2, [r7, #20]
 8002ac6:	609a      	str	r2, [r3, #8]
}
 8002ac8:	46c0      	nop			; (mov r8, r8)
 8002aca:	46bd      	mov	sp, r7
 8002acc:	b006      	add	sp, #24
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	ffff00ff 	.word	0xffff00ff

08002ad4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b086      	sub	sp, #24
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	221f      	movs	r2, #31
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	409a      	lsls	r2, r3
 8002aea:	0013      	movs	r3, r2
 8002aec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6a1b      	ldr	r3, [r3, #32]
 8002af2:	697a      	ldr	r2, [r7, #20]
 8002af4:	43d2      	mvns	r2, r2
 8002af6:	401a      	ands	r2, r3
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	6a1a      	ldr	r2, [r3, #32]
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	211f      	movs	r1, #31
 8002b04:	400b      	ands	r3, r1
 8002b06:	6879      	ldr	r1, [r7, #4]
 8002b08:	4099      	lsls	r1, r3
 8002b0a:	000b      	movs	r3, r1
 8002b0c:	431a      	orrs	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	621a      	str	r2, [r3, #32]
}
 8002b12:	46c0      	nop			; (mov r8, r8)
 8002b14:	46bd      	mov	sp, r7
 8002b16:	b006      	add	sp, #24
 8002b18:	bd80      	pop	{r7, pc}
	...

08002b1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2238      	movs	r2, #56	; 0x38
 8002b2a:	5c9b      	ldrb	r3, [r3, r2]
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d101      	bne.n	8002b34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002b30:	2302      	movs	r3, #2
 8002b32:	e03d      	b.n	8002bb0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2238      	movs	r2, #56	; 0x38
 8002b38:	2101      	movs	r1, #1
 8002b3a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2239      	movs	r2, #57	; 0x39
 8002b40:	2102      	movs	r1, #2
 8002b42:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	689b      	ldr	r3, [r3, #8]
 8002b52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2270      	movs	r2, #112	; 0x70
 8002b58:	4393      	bics	r3, r2
 8002b5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	68fa      	ldr	r2, [r7, #12]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	2380      	movs	r3, #128	; 0x80
 8002b74:	05db      	lsls	r3, r3, #23
 8002b76:	429a      	cmp	r2, r3
 8002b78:	d004      	beq.n	8002b84 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4a0e      	ldr	r2, [pc, #56]	; (8002bb8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d10c      	bne.n	8002b9e <HAL_TIMEx_MasterConfigSynchronization+0x82>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	2280      	movs	r2, #128	; 0x80
 8002b88:	4393      	bics	r3, r2
 8002b8a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	68ba      	ldr	r2, [r7, #8]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	68ba      	ldr	r2, [r7, #8]
 8002b9c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2239      	movs	r2, #57	; 0x39
 8002ba2:	2101      	movs	r1, #1
 8002ba4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2238      	movs	r2, #56	; 0x38
 8002baa:	2100      	movs	r1, #0
 8002bac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002bae:	2300      	movs	r3, #0
}
 8002bb0:	0018      	movs	r0, r3
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	b004      	add	sp, #16
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	40010800 	.word	0x40010800

08002bbc <__libc_init_array>:
 8002bbc:	b570      	push	{r4, r5, r6, lr}
 8002bbe:	2600      	movs	r6, #0
 8002bc0:	4d0c      	ldr	r5, [pc, #48]	; (8002bf4 <__libc_init_array+0x38>)
 8002bc2:	4c0d      	ldr	r4, [pc, #52]	; (8002bf8 <__libc_init_array+0x3c>)
 8002bc4:	1b64      	subs	r4, r4, r5
 8002bc6:	10a4      	asrs	r4, r4, #2
 8002bc8:	42a6      	cmp	r6, r4
 8002bca:	d109      	bne.n	8002be0 <__libc_init_array+0x24>
 8002bcc:	2600      	movs	r6, #0
 8002bce:	f000 f821 	bl	8002c14 <_init>
 8002bd2:	4d0a      	ldr	r5, [pc, #40]	; (8002bfc <__libc_init_array+0x40>)
 8002bd4:	4c0a      	ldr	r4, [pc, #40]	; (8002c00 <__libc_init_array+0x44>)
 8002bd6:	1b64      	subs	r4, r4, r5
 8002bd8:	10a4      	asrs	r4, r4, #2
 8002bda:	42a6      	cmp	r6, r4
 8002bdc:	d105      	bne.n	8002bea <__libc_init_array+0x2e>
 8002bde:	bd70      	pop	{r4, r5, r6, pc}
 8002be0:	00b3      	lsls	r3, r6, #2
 8002be2:	58eb      	ldr	r3, [r5, r3]
 8002be4:	4798      	blx	r3
 8002be6:	3601      	adds	r6, #1
 8002be8:	e7ee      	b.n	8002bc8 <__libc_init_array+0xc>
 8002bea:	00b3      	lsls	r3, r6, #2
 8002bec:	58eb      	ldr	r3, [r5, r3]
 8002bee:	4798      	blx	r3
 8002bf0:	3601      	adds	r6, #1
 8002bf2:	e7f2      	b.n	8002bda <__libc_init_array+0x1e>
 8002bf4:	08002cd0 	.word	0x08002cd0
 8002bf8:	08002cd0 	.word	0x08002cd0
 8002bfc:	08002cd0 	.word	0x08002cd0
 8002c00:	08002cd4 	.word	0x08002cd4

08002c04 <memset>:
 8002c04:	0003      	movs	r3, r0
 8002c06:	1882      	adds	r2, r0, r2
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d100      	bne.n	8002c0e <memset+0xa>
 8002c0c:	4770      	bx	lr
 8002c0e:	7019      	strb	r1, [r3, #0]
 8002c10:	3301      	adds	r3, #1
 8002c12:	e7f9      	b.n	8002c08 <memset+0x4>

08002c14 <_init>:
 8002c14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c16:	46c0      	nop			; (mov r8, r8)
 8002c18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c1a:	bc08      	pop	{r3}
 8002c1c:	469e      	mov	lr, r3
 8002c1e:	4770      	bx	lr

08002c20 <_fini>:
 8002c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c22:	46c0      	nop			; (mov r8, r8)
 8002c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c26:	bc08      	pop	{r3}
 8002c28:	469e      	mov	lr, r3
 8002c2a:	4770      	bx	lr
