GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\dds.v'
Analyzing Verilog file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v'
Undeclared symbol 'lock', assumed default net type 'wire'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":33)
Analyzing Verilog file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\spi_slave.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v'
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing included file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_expression.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing included file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_init.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'
Analyzing included file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing included file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Back to file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
WARN  (EX3073) : Port 'triangle_sym' remains unconnected for this instance("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX3073) : Port 'phase_acc' remains unconnected for this instance("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":88)
Compiling module 'TOP'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":1)
WARN  (EX3780) : Using initial value of 'freq_word1' since it is never assigned("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":28)
WARN  (EX3780) : Using initial value of 'freq_word2' since it is never assigned("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":29)
Compiling module 'Gowin_PLL'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\gowin_pll\gowin_pll.v":10)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'TX'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":47)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'TX'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":56)
Compiling module 'dds'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\dds.v":1)
Extracting RAM for identifier 'sine_wave_mem'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\dds.v":21)
WARN  (EX2526) : Entry size 16 at C:/Users/87407/Keil_prj/DPO_AIO/MDK-ARM/FPGA/src/./sin_wave.dat:0 does not match memory width 14("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\dds.v":23)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'int_dff_en'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":69)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'int_dff_en'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":84)
Compiling module 'spi_slave'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\spi_slave.v":1)
Extracting RAM for identifier 'reg_file'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\spi_slave.v":16)
WARN  (EX3780) : Using initial value of 'status_reg' since it is never assigned("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\spi_slave.v":18)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\spi_slave.v":61)
WARN  (EX2565) : Input 'triangle_sym[31]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[30]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[29]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[28]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[27]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[26]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[25]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[24]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[23]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[22]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[21]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[20]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[19]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[18]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[17]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[16]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[15]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[14]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[13]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[12]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[11]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[10]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
WARN  (EX2565) : Input 'triangle_sym[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":73)
Compiling module 'gw_gao'("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_CON\gw_con_top.v":377)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_top.v":3042)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_mem_ctrl.v":1256)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_crc32.v":74)
Compiling module '**'("C:\Gowin\Gowin_V1.9.11.01_x64\IDE\data\ipcores\GAO\GW_AO_0\gw_ao_match.v":374)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "TOP"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "spi_slave" instantiated to "U_SPI_S" is swept in optimizing("C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\src\TOP.v":101)
[95%] Generate netlist file "C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\DDS.vg" completed
[100%] Generate report file "C:\Users\87407\Keil_prj\DPO_AIO\MDK-ARM\FPGA\impl\gwsynthesis\DDS_syn.rpt.html" completed
GowinSynthesis finish
