# I2C Protocol Implementation using Verilog HDL on Xilinx Vivado

Welcome to the GitHub repository for my project on implementing the I2C (Inter-Integrated Circuit) protocol using Verilog HDL on Xilinx Vivado!

## Overview
This repository showcases my work in designing and simulating an I2C protocol implementation using Verilog HDL. The I2C protocol is widely used for communication between integrated circuits, and this project aims to provide a practical and functional Verilog implementation of the protocol.

## Contents
In this repository, you will find the following:

- **Design**: Contains the Verilog HDL source code files for the I2C protocol implementation.
- **Block Diagram**: Provides a visual representation of the design architecture.
- **Testbench**: Includes the Verilog testbench files used to verify the functionality of the I2C implementation.
- **State Diagram**: Presents a state diagram illustrating the behavior of the Finite State Machine (FSM) used in the I2C implementation.
- **Results**: Displays the simulation results demonstrating the successful operation of the I2C protocol.

Feel free to explore the repository and dive into the code, state diagram, and simulation results to gain insights into how the I2C protocol can be implemented using Verilog HDL on Xilinx Vivado.

## Getting Started
To get started with this project, you will need Xilinx Vivado installed on your system. Follow the instructions provided in the installation Guide to set up the environment and run the simulation.

## Contributions
I welcome contributions and feedback from the community. If you have any suggestions, improvements, or bug fixes, please feel free to open an issue or submit a pull request. Let's collaborate and enhance the I2C protocol implementation together!





Thank you for visiting this repository. I hope you find it informative and useful. Should you have any questions or require assistance, please don't hesitate to reach out.

Happy coding!

\- Akhil Malladi 
