<stg><name>k2c_dot.1</name>


<trans_list>

<trans id="857" from="1" to="2">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="2" to="2">
<condition id="311">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="2" to="3">
<condition id="313">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="3" to="4">
<condition id="314">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="3" to="3">
<condition id="316">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="4" to="5">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="5" to="6">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="6" to="7">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="7" to="8">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="8" to="9">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="9" to="10">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="10" to="11">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="11" to="12">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="12" to="13">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="13" to="14">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="14" to="15">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="15" to="16">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="16" to="17">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="17" to="18">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="18" to="19">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="19" to="20">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="20" to="21">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="21" to="22">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="22" to="23">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="23" to="24">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="24" to="25">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="25" to="26">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="26" to="27">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="27" to="28">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="28" to="29">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="29" to="30">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="30" to="31">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="31" to="32">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="32" to="33">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="33" to="34">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="34" to="35">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="35" to="36">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="36" to="37">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="37" to="38">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="38" to="39">
<condition id="352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="39" to="40">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="40" to="41">
<condition id="354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="41" to="42">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="42" to="43">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="43" to="44">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="44" to="45">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="45" to="46">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="46" to="47">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="47" to="48">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="48" to="49">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="49" to="50">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="50" to="51">
<condition id="364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="51" to="52">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="52" to="53">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="53" to="54">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="54" to="55">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="55" to="56">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="56" to="57">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="57" to="58">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="58" to="59">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="59" to="60">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="60" to="61">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="61" to="62">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="62" to="63">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="63" to="64">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="64" to="65">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="65" to="66">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="66" to="67">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="67" to="68">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="68" to="69">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="69" to="70">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="70" to="71">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="71" to="72">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="72" to="73">
<condition id="387">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="72" to="74">
<condition id="392">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="73" to="72">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="74" to="74">
<condition id="394">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="74" to="75">
<condition id="396">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="75" to="76">
<condition id="397">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="75" to="77">
<condition id="402">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="76" to="75">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="77" to="78">
<condition id="403">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="77" to="80">
<condition id="409">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="78" to="79">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="79" to="77">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="80" to="81">
<condition id="410">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="80" to="83">
<condition id="416">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="81" to="82">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="82" to="80">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="83" to="84">
<condition id="418">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1030" from="83" to="157">
<condition id="502">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="84" to="85">
<condition id="419">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1022" from="84" to="153">
<condition id="491">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="85" to="86">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="86" to="87">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="87" to="88">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="88" to="89">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="89" to="90">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="90" to="91">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="91" to="92">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="92" to="93">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="93" to="94">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="94" to="95">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="95" to="96">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="96" to="97">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="97" to="98">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="98" to="99">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="99" to="100">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="100" to="101">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="101" to="102">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="102" to="103">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="103" to="104">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="104" to="105">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="105" to="106">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="106" to="107">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="107" to="108">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="108" to="109">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="978" from="109" to="110">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="979" from="110" to="111">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="111" to="112">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="981" from="112" to="113">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="982" from="113" to="114">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="983" from="114" to="115">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="984" from="115" to="116">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="985" from="116" to="117">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="986" from="117" to="118">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="118" to="119">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="119" to="120">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="120" to="121">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="121" to="122">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="122" to="123">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="123" to="124">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="993" from="124" to="125">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="994" from="125" to="126">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="995" from="126" to="127">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="996" from="127" to="128">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="997" from="128" to="129">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="998" from="129" to="130">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="130" to="131">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1000" from="131" to="132">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="132" to="133">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="133" to="134">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="134" to="135">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="135" to="136">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="136" to="137">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="137" to="138">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1007" from="138" to="139">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1008" from="139" to="140">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1009" from="140" to="141">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1010" from="141" to="142">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1011" from="142" to="143">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1012" from="143" to="144">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1013" from="144" to="145">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="145" to="146">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="146" to="147">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="147" to="148">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1017" from="148" to="149">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="149" to="150">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1019" from="150" to="151">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1020" from="151" to="152">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1021" from="152" to="84">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1023" from="153" to="154">
<condition id="493">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1024" from="153" to="156">
<condition id="492">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1026" from="154" to="155">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1027" from="155" to="153">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1029" from="156" to="83">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1031" from="157" to="158">
<condition id="504">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="157" to="231">
<condition id="588">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1032" from="158" to="159">
<condition id="505">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="158" to="227">
<condition id="577">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1034" from="159" to="160">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1035" from="160" to="161">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1036" from="161" to="162">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1037" from="162" to="163">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1038" from="163" to="164">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1039" from="164" to="165">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1040" from="165" to="166">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1041" from="166" to="167">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1042" from="167" to="168">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1043" from="168" to="169">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="169" to="170">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="170" to="171">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="171" to="172">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="172" to="173">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="173" to="174">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="174" to="175">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="175" to="176">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="176" to="177">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="177" to="178">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="178" to="179">
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="179" to="180">
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="180" to="181">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="181" to="182">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="182" to="183">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="183" to="184">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="184" to="185">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="185" to="186">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="186" to="187">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="187" to="188">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="188" to="189">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="189" to="190">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="190" to="191">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="191" to="192">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="192" to="193">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="193" to="194">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="194" to="195">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="195" to="196">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="196" to="197">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="197" to="198">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="198" to="199">
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="199" to="200">
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="200" to="201">
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="201" to="202">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="202" to="203">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="203" to="204">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="204" to="205">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="205" to="206">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="206" to="207">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="207" to="208">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="208" to="209">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="209" to="210">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="210" to="211">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="211" to="212">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="212" to="213">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="213" to="214">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="214" to="215">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="215" to="216">
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="216" to="217">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="217" to="218">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="218" to="219">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="219" to="220">
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="220" to="221">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="221" to="222">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="222" to="223">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="223" to="224">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="224" to="225">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="225" to="226">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="226" to="158">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="227" to="228">
<condition id="579">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="227" to="230">
<condition id="578">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="228" to="229">
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="229" to="227">
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="230" to="157">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="231" to="232">
<condition id="590">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="232" to="233">
<condition id="592">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="232" to="231">
<condition id="600">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="233" to="234">
<condition id="593">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="233" to="232">
<condition id="598">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="234" to="233">
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
:0  %count = alloca i64

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %p_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %p_read4)

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %B_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_numel_read)

]]></Node>
<StgValue><ssdm name="B_numel_read_1"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %B_ndim_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %B_ndim_read)

]]></Node>
<StgValue><ssdm name="B_ndim_read_1"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:4  %Ar_numel_read_2 = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %Ar_numel_read)

]]></Node>
<StgValue><ssdm name="Ar_numel_read_2"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %Ar_ndim_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %Ar_ndim_read)

]]></Node>
<StgValue><ssdm name="Ar_ndim_read_2"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="19">
<![CDATA[
:6  %Ar_numel_read_cast = zext i19 %Ar_numel_read_2 to i64

]]></Node>
<StgValue><ssdm name="Ar_numel_read_cast"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64">
<![CDATA[
:7  %permA = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="permA"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64">
<![CDATA[
:8  %permB = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="permB"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
:9  %freeA = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="freeA"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64">
<![CDATA[
:10  %freeB = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="freeB"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64">
<![CDATA[
:11  %newshpA = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="newshpA"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
:12  %newshpB = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="newshpB"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64">
<![CDATA[
:13  %Asub = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="Asub"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64">
<![CDATA[
:14  %Bsub = alloca [5 x i64], align 16

]]></Node>
<StgValue><ssdm name="Bsub"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15  store i64 0, i64* %count

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
._crit_edge:0  %i = phi i64 [ 0, %0 ], [ %i_12, %._crit_edge.backedge ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:1  %exitcond1 = icmp eq i64 %i, %Ar_ndim_read_2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:2  %i_12 = add i64 %i, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %exitcond1, label %.preheader35.preheader, label %.preheader36.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader36.0:0  %tmp_9 = icmp eq i64 %i, %p_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader36.0:1  br i1 %tmp_9, label %._crit_edge.backedge, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64">
<![CDATA[
:0  %count_load = load i64* %count

]]></Node>
<StgValue><ssdm name="count_load"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %freeA_addr = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %count_load

]]></Node>
<StgValue><ssdm name="freeA_addr"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:2  store i64 %i, i64* %freeA_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %count_4 = add i64 %count_load, 1

]]></Node>
<StgValue><ssdm name="count_4"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  store i64 %count_4, i64* %count

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.backedge:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
.preheader35.preheader:0  %count_2 = alloca i64

]]></Node>
<StgValue><ssdm name="count_2"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35.preheader:1  store i64 0, i64* %count_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.preheader35.preheader:2  br label %.preheader35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="268" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader35:0  %i_1 = phi i64 [ 0, %.preheader35.preheader ], [ %i_14, %.preheader35.backedge ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35:1  %exitcond2 = icmp eq i64 %i_1, %B_ndim_read_1

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader35:2  %i_14 = add i64 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader35:3  br i1 %exitcond2, label %.preheader33.0, label %.preheader34.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader34.preheader:0  %tmp = icmp eq i64 %i_1, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader34.preheader:1  br i1 %tmp, label %.preheader35.backedge, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
:0  %count_2_load = load i64* %count_2

]]></Node>
<StgValue><ssdm name="count_2_load"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %freeB_addr = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %count_2_load

]]></Node>
<StgValue><ssdm name="freeB_addr"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:2  store i64 %i_1, i64* %freeB_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %count_5 = add i64 %count_2_load, 1

]]></Node>
<StgValue><ssdm name="count_5"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  store i64 %count_5, i64* %count_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader35.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.preheader35.backedge:0  br label %.preheader35

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader33.0:3  %B_shape_addr = getelementptr [5 x i64]* %B_shape, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="B_shape_addr"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="3">
<![CDATA[
.preheader33.0:4  %B_shape_load = load i64* %B_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="B_shape_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="283" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="3">
<![CDATA[
.preheader33.0:4  %B_shape_load = load i64* %B_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="B_shape_load"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="285" st_id="5" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="286" st_id="6" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="287" st_id="7" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="288" st_id="8" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="289" st_id="9" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="290" st_id="10" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="291" st_id="11" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="292" st_id="12" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="293" st_id="13" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="294" st_id="14" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="295" st_id="15" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="296" st_id="16" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="297" st_id="17" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="298" st_id="18" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="299" st_id="19" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="300" st_id="20" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="301" st_id="21" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="302" st_id="22" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="303" st_id="23" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="304" st_id="24" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="305" st_id="25" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="306" st_id="26" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="307" st_id="27" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="308" st_id="28" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="309" st_id="29" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="310" st_id="30" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="311" st_id="31" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="312" st_id="32" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="313" st_id="33" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="314" st_id="34" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="315" st_id="35" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="316" st_id="36" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="317" st_id="37" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="318" st_id="38" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="319" st_id="39" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="320" st_id="40" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="321" st_id="41" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="322" st_id="42" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="323" st_id="43" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="324" st_id="44" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="325" st_id="45" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="326" st_id="46" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="327" st_id="47" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="328" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader33.0:0  %Ar_shape_addr = getelementptr [5 x i64]* %Ar_shape, i64 0, i64 %p_read

]]></Node>
<StgValue><ssdm name="Ar_shape_addr"/></StgValue>
</operation>

<operation id="329" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="3">
<![CDATA[
.preheader33.0:1  %Ar_shape_load = load i64* %Ar_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="Ar_shape_load"/></StgValue>
</operation>

<operation id="330" st_id="48" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="331" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="3">
<![CDATA[
.preheader33.0:1  %Ar_shape_load = load i64* %Ar_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="Ar_shape_load"/></StgValue>
</operation>

<operation id="332" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="64">
<![CDATA[
.preheader33.0:2  %tmp_21 = trunc i64 %Ar_shape_load to i8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="333" st_id="49" stage="23" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="334" st_id="49" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="335" st_id="50" stage="22" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="336" st_id="50" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="337" st_id="51" stage="21" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="338" st_id="51" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="339" st_id="52" stage="20" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="340" st_id="52" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="341" st_id="53" stage="19" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="342" st_id="53" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="343" st_id="54" stage="18" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="344" st_id="54" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="345" st_id="55" stage="17" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="346" st_id="55" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="347" st_id="56" stage="16" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="348" st_id="56" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="349" st_id="57" stage="15" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="350" st_id="57" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="351" st_id="58" stage="14" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="352" st_id="58" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="353" st_id="59" stage="13" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="354" st_id="59" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="355" st_id="60" stage="12" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="356" st_id="60" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="357" st_id="61" stage="11" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="358" st_id="61" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="359" st_id="62" stage="10" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="360" st_id="62" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="361" st_id="63" stage="9" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="362" st_id="63" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="363" st_id="64" stage="8" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="364" st_id="64" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="365" st_id="65" stage="7" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="366" st_id="65" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="367" st_id="66" stage="6" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="368" st_id="66" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="369" st_id="67" stage="5" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="370" st_id="67" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="371" st_id="68" stage="4" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="372" st_id="68" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="373" st_id="69" stage="3" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="374" st_id="69" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="375" st_id="70" stage="2" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="376" st_id="70" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="377" st_id="71" stage="1" lat="23">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:5  %free_axesA = udiv i64 %Ar_numel_read_cast, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="free_axesA"/></StgValue>
</operation>

<operation id="378" st_id="71" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:6  %free_axesB = udiv i64 %B_numel_read_1, %B_shape_load

]]></Node>
<StgValue><ssdm name="free_axesB"/></StgValue>
</operation>

<operation id="379" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="64">
<![CDATA[
.preheader33.0:7  %tmp_22 = trunc i64 %free_axesB to i8

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="380" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="20" op_0_bw="64">
<![CDATA[
.preheader33.0:8  %tmp_23 = trunc i64 %free_axesB to i20

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="381" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="64">
<![CDATA[
.preheader33.0:9  %tmp_24 = trunc i64 %Ar_ndim_read_2 to i3

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="382" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader33.0:10  %i_15 = add i64 -1, %Ar_ndim_read_2

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="383" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader33.0:11  %i_15_cast = add i3 -1, %tmp_24

]]></Node>
<StgValue><ssdm name="i_15_cast"/></StgValue>
</operation>

<operation id="384" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.preheader33.0:12  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="385" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i_4 = phi i3 [ 0, %.preheader33.0 ], [ %i_17, %4 ]

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="386" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="3">
<![CDATA[
:1  %i_4_cast = zext i3 %i_4 to i64

]]></Node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="387" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond7 = icmp eq i64 %i_4_cast, %i_15

]]></Node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="388" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_17 = add i3 %i_4, 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="389" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond7, label %.preheader2.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %freeA_addr_1 = getelementptr inbounds [5 x i64]* %freeA, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="freeA_addr_1"/></StgValue>
</operation>

<operation id="391" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeA_load = load i64* %freeA_addr_1, align 8

]]></Node>
<StgValue><ssdm name="freeA_load"/></StgValue>
</operation>

<operation id="392" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="393" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeA_load = load i64* %freeA_addr_1, align 8

]]></Node>
<StgValue><ssdm name="freeA_load"/></StgValue>
</operation>

<operation id="394" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %permA_addr = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_4_cast

]]></Node>
<StgValue><ssdm name="permA_addr"/></StgValue>
</operation>

<operation id="395" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:3  store i64 %freeA_load, i64* %permA_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="397" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader2:0  %i_5 = phi i3 [ %i_18, %5 ], [ %i_15_cast, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="398" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="3">
<![CDATA[
.preheader2:1  %i_5_cast = zext i3 %i_5 to i64

]]></Node>
<StgValue><ssdm name="i_5_cast"/></StgValue>
</operation>

<operation id="399" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2:2  %tmp_1 = icmp ult i64 %i_5_cast, %Ar_ndim_read_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="400" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:3  br i1 %tmp_1, label %5, label %.preheader31.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permA_addr_1 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_5_cast

]]></Node>
<StgValue><ssdm name="permA_addr_1"/></StgValue>
</operation>

<operation id="402" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:1  store i64 %p_read, i64* %permA_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %i_18 = add i3 %i_5, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="404" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader31.0:0  %permB_addr = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="permB_addr"/></StgValue>
</operation>

<operation id="406" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
.preheader31.0:1  store i64 0, i64* %permB_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.preheader31.0:2  br label %.preheader30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="408" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader30:0  %i_7 = phi i3 [ %i_19, %6 ], [ 1, %.preheader31.0 ]

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="409" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader30:1  %j_1 = phi i64 [ %j_4, %6 ], [ 0, %.preheader31.0 ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="410" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="3">
<![CDATA[
.preheader30:2  %i_7_cast = zext i3 %i_7 to i64

]]></Node>
<StgValue><ssdm name="i_7_cast"/></StgValue>
</operation>

<operation id="411" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader30:3  %tmp_2 = icmp ult i64 %i_7_cast, %B_ndim_read_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="412" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader30:4  %j_4 = add i64 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="413" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader30:5  br i1 %tmp_2, label %6, label %.preheader29.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %freeB_addr_1 = getelementptr inbounds [5 x i64]* %freeB, i64 0, i64 %j_1

]]></Node>
<StgValue><ssdm name="freeB_addr_1"/></StgValue>
</operation>

<operation id="415" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeB_load = load i64* %freeB_addr_1, align 8

]]></Node>
<StgValue><ssdm name="freeB_load"/></StgValue>
</operation>

<operation id="416" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %i_19 = add i3 %i_7, 1

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="417" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
.preheader29.preheader:0  br label %.preheader29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="418" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="3">
<![CDATA[
:1  %freeB_load = load i64* %freeB_addr_1, align 8

]]></Node>
<StgValue><ssdm name="freeB_load"/></StgValue>
</operation>

<operation id="419" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %permB_addr_1 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_7_cast

]]></Node>
<StgValue><ssdm name="permB_addr_1"/></StgValue>
</operation>

<operation id="420" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:3  store i64 %freeB_load, i64* %permB_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="422" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader29:0  %i_8 = phi i3 [ %i_20, %7 ], [ 0, %.preheader29.preheader ]

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="423" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="3">
<![CDATA[
.preheader29:1  %i_8_cast = zext i3 %i_8 to i64

]]></Node>
<StgValue><ssdm name="i_8_cast"/></StgValue>
</operation>

<operation id="424" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader29:2  %exitcond12 = icmp eq i64 %i_8_cast, %Ar_ndim_read_2

]]></Node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="425" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader29:3  %i_20 = add i3 %i_8, 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="426" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader29:4  br i1 %exitcond12, label %.preheader28.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permA_addr_2 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %i_8_cast

]]></Node>
<StgValue><ssdm name="permA_addr_2"/></StgValue>
</operation>

<operation id="428" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load = load i64* %permA_addr_2, align 8

]]></Node>
<StgValue><ssdm name="permA_load"/></StgValue>
</operation>

<operation id="429" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
.preheader28.preheader:0  br label %.preheader28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="430" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load = load i64* %permA_addr_2, align 8

]]></Node>
<StgValue><ssdm name="permA_load"/></StgValue>
</operation>

<operation id="431" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %Ar_shape_addr_1 = getelementptr [5 x i64]* %Ar_shape, i64 0, i64 %permA_load

]]></Node>
<StgValue><ssdm name="Ar_shape_addr_1"/></StgValue>
</operation>

<operation id="432" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="3">
<![CDATA[
:3  %Ar_shape_load_1 = load i64* %Ar_shape_addr_1, align 8

]]></Node>
<StgValue><ssdm name="Ar_shape_load_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="433" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="3">
<![CDATA[
:3  %Ar_shape_load_1 = load i64* %Ar_shape_addr_1, align 8

]]></Node>
<StgValue><ssdm name="Ar_shape_load_1"/></StgValue>
</operation>

<operation id="434" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %newshpA_addr = getelementptr inbounds [5 x i64]* %newshpA, i64 0, i64 %i_8_cast

]]></Node>
<StgValue><ssdm name="newshpA_addr"/></StgValue>
</operation>

<operation id="435" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %Ar_shape_load_1, i64* %newshpA_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader29

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="437" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader28:0  %i_9 = phi i3 [ %i_21, %8 ], [ 0, %.preheader28.preheader ]

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="438" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="3">
<![CDATA[
.preheader28:1  %i_9_cast = zext i3 %i_9 to i64

]]></Node>
<StgValue><ssdm name="i_9_cast"/></StgValue>
</operation>

<operation id="439" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader28:2  %exitcond11 = icmp eq i64 %i_9_cast, %B_ndim_read_1

]]></Node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="440" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader28:3  %i_21 = add i3 %i_9, 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="441" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader28:4  br i1 %exitcond11, label %.preheader27.preheader, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permB_addr_2 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %i_9_cast

]]></Node>
<StgValue><ssdm name="permB_addr_2"/></StgValue>
</operation>

<operation id="443" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load = load i64* %permB_addr_2, align 8

]]></Node>
<StgValue><ssdm name="permB_load"/></StgValue>
</operation>

<operation id="444" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="64">
<![CDATA[
.preheader27.preheader:0  %tmp_25 = trunc i64 %Ar_ndim_read_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="445" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.preheader27.preheader:1  br label %.preheader27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="446" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load = load i64* %permB_addr_2, align 8

]]></Node>
<StgValue><ssdm name="permB_load"/></StgValue>
</operation>

<operation id="447" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %B_shape_addr_1 = getelementptr [5 x i64]* %B_shape, i64 0, i64 %permB_load

]]></Node>
<StgValue><ssdm name="B_shape_addr_1"/></StgValue>
</operation>

<operation id="448" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="3">
<![CDATA[
:3  %B_shape_load_1 = load i64* %B_shape_addr_1, align 8

]]></Node>
<StgValue><ssdm name="B_shape_load_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="449" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="3">
<![CDATA[
:3  %B_shape_load_1 = load i64* %B_shape_addr_1, align 8

]]></Node>
<StgValue><ssdm name="B_shape_load_1"/></StgValue>
</operation>

<operation id="450" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %newshpB_addr = getelementptr inbounds [5 x i64]* %newshpB, i64 0, i64 %i_9_cast

]]></Node>
<StgValue><ssdm name="newshpB_addr"/></StgValue>
</operation>

<operation id="451" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %B_shape_load_1, i64* %newshpB_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader28

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="453" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
.preheader27:0  %idx2_5 = phi i19 [ %i_26, %11 ], [ 0, %.preheader27.preheader ]

]]></Node>
<StgValue><ssdm name="idx2_5"/></StgValue>
</operation>

<operation id="454" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="19">
<![CDATA[
.preheader27:1  %idx2_5_cast6 = zext i19 %idx2_5 to i64

]]></Node>
<StgValue><ssdm name="idx2_5_cast6"/></StgValue>
</operation>

<operation id="455" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader27:2  %exitcond14 = icmp eq i19 %idx2_5, %Ar_numel_read_2

]]></Node>
<StgValue><ssdm name="exitcond14"/></StgValue>
</operation>

<operation id="456" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.preheader27:3  %i_26 = add i19 %idx2_5, 1

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="457" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader27:4  br i1 %exitcond14, label %.preheader26.preheader, label %.preheader18.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="exitcond14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.preheader:0  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="64">
<![CDATA[
.preheader26.preheader:0  %tmp_26 = trunc i64 %B_ndim_read_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="460" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="19">
<![CDATA[
.preheader26.preheader:1  %tmp_27 = trunc i19 %Ar_numel_read_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="461" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="exitcond14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
.preheader26.preheader:2  br label %.preheader26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="462" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader18:0  %idx2_i = phi i64 [ %idx2, %9 ], [ %idx2_5_cast6, %.preheader18.preheader ]

]]></Node>
<StgValue><ssdm name="idx2_i"/></StgValue>
</operation>

<operation id="463" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader18:1  %i_0_in_i = phi i32 [ %i_22, %9 ], [ %tmp_25, %.preheader18.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_in_i"/></StgValue>
</operation>

<operation id="464" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader18:2  %i_22 = add i32 %i_0_in_i, -1

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="465" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader18:3  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_22, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="466" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader18:4  br i1 %tmp_28, label %k2c_idx2sub.exit.preheader, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_5_i = zext i32 %i_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="468" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %Ar_shape_addr_3 = getelementptr [5 x i64]* %Ar_shape, i64 0, i64 %tmp_5_i

]]></Node>
<StgValue><ssdm name="Ar_shape_addr_3"/></StgValue>
</operation>

<operation id="469" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="3">
<![CDATA[
:2  %Ar_shape_load_3 = load i64* %Ar_shape_addr_3, align 8

]]></Node>
<StgValue><ssdm name="Ar_shape_load_3"/></StgValue>
</operation>

<operation id="470" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
k2c_idx2sub.exit.preheader:0  br label %k2c_idx2sub.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="471" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="3">
<![CDATA[
:2  %Ar_shape_load_3 = load i64* %Ar_shape_addr_3, align 8

]]></Node>
<StgValue><ssdm name="Ar_shape_load_3"/></StgValue>
</operation>

<operation id="472" st_id="85" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="473" st_id="85" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="474" st_id="86" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="475" st_id="86" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="476" st_id="87" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="477" st_id="87" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="478" st_id="88" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="479" st_id="88" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="480" st_id="89" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="481" st_id="89" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="482" st_id="90" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="483" st_id="90" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="484" st_id="91" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="485" st_id="91" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="486" st_id="92" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="487" st_id="92" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="488" st_id="93" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="489" st_id="93" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="490" st_id="94" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="491" st_id="94" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="492" st_id="95" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="493" st_id="95" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="494" st_id="96" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="495" st_id="96" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="496" st_id="97" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="497" st_id="97" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="498" st_id="98" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="499" st_id="98" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="500" st_id="99" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="501" st_id="99" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="502" st_id="100" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="503" st_id="100" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="504" st_id="101" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="505" st_id="101" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="506" st_id="102" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="507" st_id="102" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="508" st_id="103" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="509" st_id="103" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="510" st_id="104" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="511" st_id="104" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="512" st_id="105" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="513" st_id="105" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="514" st_id="106" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="515" st_id="106" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="516" st_id="107" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="517" st_id="107" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="518" st_id="108" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="519" st_id="108" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="520" st_id="109" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="521" st_id="109" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="522" st_id="110" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="523" st_id="110" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="524" st_id="111" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="525" st_id="111" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="526" st_id="112" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="527" st_id="112" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="528" st_id="113" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="529" st_id="113" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="530" st_id="114" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="531" st_id="114" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="532" st_id="115" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="533" st_id="115" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="534" st_id="116" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="535" st_id="116" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="536" st_id="117" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="537" st_id="117" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="538" st_id="118" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="539" st_id="118" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="540" st_id="119" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="541" st_id="119" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="542" st_id="120" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="543" st_id="120" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="544" st_id="121" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="545" st_id="121" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="546" st_id="122" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="547" st_id="122" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="548" st_id="123" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="549" st_id="123" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="550" st_id="124" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="551" st_id="124" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="552" st_id="125" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="553" st_id="125" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="554" st_id="126" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="555" st_id="126" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="556" st_id="127" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="557" st_id="127" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="558" st_id="128" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="559" st_id="128" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="560" st_id="129" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="561" st_id="129" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="562" st_id="130" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="563" st_id="130" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="564" st_id="131" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="565" st_id="131" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="566" st_id="132" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="567" st_id="132" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="568" st_id="133" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="569" st_id="133" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="570" st_id="134" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="571" st_id="134" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="572" st_id="135" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="573" st_id="135" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="574" st_id="136" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="575" st_id="136" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="576" st_id="137" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="577" st_id="137" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="578" st_id="138" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="579" st_id="138" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="580" st_id="139" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="581" st_id="139" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="582" st_id="140" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="583" st_id="140" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="584" st_id="141" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="585" st_id="141" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="586" st_id="142" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="587" st_id="142" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="588" st_id="143" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="589" st_id="143" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="590" st_id="144" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="591" st_id="144" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="592" st_id="145" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="593" st_id="145" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="594" st_id="146" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="595" st_id="146" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="596" st_id="147" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="597" st_id="147" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="598" st_id="148" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="599" st_id="148" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="600" st_id="149" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="601" st_id="149" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="602" st_id="150" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="603" st_id="150" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="604" st_id="151" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="605" st_id="151" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="606" st_id="152" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i = urem i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="607" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Asub_addr_3 = getelementptr [5 x i64]* %Asub, i64 0, i64 %tmp_5_i

]]></Node>
<StgValue><ssdm name="Asub_addr_3"/></StgValue>
</operation>

<operation id="608" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %tmp_6_i, i64* %Asub_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="152" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2 = udiv i64 %idx2_i, %Ar_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2"/></StgValue>
</operation>

<operation id="610" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="611" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
k2c_idx2sub.exit:0  %j5 = phi i3 [ %j, %10 ], [ 0, %k2c_idx2sub.exit.preheader ]

]]></Node>
<StgValue><ssdm name="j5"/></StgValue>
</operation>

<operation id="612" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="3">
<![CDATA[
k2c_idx2sub.exit:1  %j5_cast = zext i3 %j5 to i64

]]></Node>
<StgValue><ssdm name="j5_cast"/></StgValue>
</operation>

<operation id="613" st_id="153" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
k2c_idx2sub.exit:2  %exitcond10 = icmp eq i64 %j5_cast, %Ar_ndim_read_2

]]></Node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="614" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
k2c_idx2sub.exit:3  %j = add i3 %j5, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="615" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
k2c_idx2sub.exit:4  br i1 %exitcond10, label %11, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permA_addr_3 = getelementptr inbounds [5 x i64]* %permA, i64 0, i64 %j5_cast

]]></Node>
<StgValue><ssdm name="permA_addr_3"/></StgValue>
</operation>

<operation id="617" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load_1 = load i64* %permA_addr_3, align 8

]]></Node>
<StgValue><ssdm name="permA_load_1"/></StgValue>
</operation>

<operation id="618" st_id="153" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %bidx = call fastcc i64 @k2c_sub2idx([5 x i64]* %Bsub, [5 x i64]* %newshpA, i64 %Ar_ndim_read_2)

]]></Node>
<StgValue><ssdm name="bidx"/></StgValue>
</operation>

<operation id="619" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %Ar_array_addr = getelementptr [300000 x float]* %Ar_array, i64 0, i64 %idx2_5_cast6

]]></Node>
<StgValue><ssdm name="Ar_array_addr"/></StgValue>
</operation>

<operation id="620" st_id="153" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="19">
<![CDATA[
:2  %Ar_array_load = load float* %Ar_array_addr, align 4

]]></Node>
<StgValue><ssdm name="Ar_array_load"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="621" st_id="154" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="3">
<![CDATA[
:1  %permA_load_1 = load i64* %permA_addr_3, align 8

]]></Node>
<StgValue><ssdm name="permA_load_1"/></StgValue>
</operation>

<operation id="622" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %Asub_addr_1 = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %permA_load_1

]]></Node>
<StgValue><ssdm name="Asub_addr_1"/></StgValue>
</operation>

<operation id="623" st_id="154" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="3">
<![CDATA[
:3  %Asub_load = load i64* %Asub_addr_1, align 8

]]></Node>
<StgValue><ssdm name="Asub_load"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="624" st_id="155" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="3">
<![CDATA[
:3  %Asub_load = load i64* %Asub_addr_1, align 8

]]></Node>
<StgValue><ssdm name="Asub_load"/></StgValue>
</operation>

<operation id="625" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Bsub_addr_1 = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %j5_cast

]]></Node>
<StgValue><ssdm name="Bsub_addr_1"/></StgValue>
</operation>

<operation id="626" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %Asub_load, i64* %Bsub_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %k2c_idx2sub.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="628" st_id="156" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %bidx = call fastcc i64 @k2c_sub2idx([5 x i64]* %Bsub, [5 x i64]* %newshpA, i64 %Ar_ndim_read_2)

]]></Node>
<StgValue><ssdm name="bidx"/></StgValue>
</operation>

<operation id="629" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="19">
<![CDATA[
:2  %Ar_array_load = load float* %Ar_array_addr, align 4

]]></Node>
<StgValue><ssdm name="Ar_array_load"/></StgValue>
</operation>

<operation id="630" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %fwork_addr = getelementptr [70 x float]* %fwork, i64 0, i64 %bidx

]]></Node>
<StgValue><ssdm name="fwork_addr"/></StgValue>
</operation>

<operation id="631" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:4  store float %Ar_array_load, float* %fwork_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader27

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="633" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader26:0  %idx2_6 = phi i64 [ %i_24, %14 ], [ 0, %.preheader26.preheader ]

]]></Node>
<StgValue><ssdm name="idx2_6"/></StgValue>
</operation>

<operation id="634" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader26:1  %exitcond13 = icmp eq i64 %idx2_6, %B_numel_read_1

]]></Node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="635" st_id="157" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader26:2  %i_24 = add i64 %idx2_6, 1

]]></Node>
<StgValue><ssdm name="i_24"/></StgValue>
</operation>

<operation id="636" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader26:3  br i1 %exitcond13, label %.loopexit.preheader, label %.preheader17.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:0  br label %.preheader17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.preheader:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="639" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader17:0  %idx2_i6 = phi i64 [ %idx2_4, %12 ], [ %idx2_6, %.preheader17.preheader ]

]]></Node>
<StgValue><ssdm name="idx2_i6"/></StgValue>
</operation>

<operation id="640" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader17:1  %i_0_in_i7 = phi i32 [ %i_23, %12 ], [ %tmp_26, %.preheader17.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_in_i7"/></StgValue>
</operation>

<operation id="641" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader17:2  %i_23 = add i32 %i_0_in_i7, -1

]]></Node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="642" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader17:3  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %i_23, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="643" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17:4  br i1 %tmp_31, label %k2c_idx2sub.exit16.preheader, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_5_i1 = zext i32 %i_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="645" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %B_shape_addr_3 = getelementptr [5 x i64]* %B_shape, i64 0, i64 %tmp_5_i1

]]></Node>
<StgValue><ssdm name="B_shape_addr_3"/></StgValue>
</operation>

<operation id="646" st_id="158" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp><literal name="tmp_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="3">
<![CDATA[
:2  %B_shape_load_3 = load i64* %B_shape_addr_3, align 8

]]></Node>
<StgValue><ssdm name="B_shape_load_3"/></StgValue>
</operation>

<operation id="647" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp><literal name="tmp_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
k2c_idx2sub.exit16.preheader:0  br label %k2c_idx2sub.exit16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="648" st_id="159" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="3">
<![CDATA[
:2  %B_shape_load_3 = load i64* %B_shape_addr_3, align 8

]]></Node>
<StgValue><ssdm name="B_shape_load_3"/></StgValue>
</operation>

<operation id="649" st_id="159" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="650" st_id="159" stage="68" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="651" st_id="160" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="652" st_id="160" stage="67" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="653" st_id="161" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="654" st_id="161" stage="66" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="655" st_id="162" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="656" st_id="162" stage="65" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="657" st_id="163" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="658" st_id="163" stage="64" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="659" st_id="164" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="660" st_id="164" stage="63" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="661" st_id="165" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="662" st_id="165" stage="62" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="663" st_id="166" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="664" st_id="166" stage="61" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="665" st_id="167" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="666" st_id="167" stage="60" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="667" st_id="168" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="668" st_id="168" stage="59" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="669" st_id="169" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="670" st_id="169" stage="58" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="671" st_id="170" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="672" st_id="170" stage="57" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="673" st_id="171" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="674" st_id="171" stage="56" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="675" st_id="172" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="676" st_id="172" stage="55" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="677" st_id="173" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="678" st_id="173" stage="54" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="679" st_id="174" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="680" st_id="174" stage="53" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="681" st_id="175" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="682" st_id="175" stage="52" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="683" st_id="176" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="684" st_id="176" stage="51" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="685" st_id="177" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="686" st_id="177" stage="50" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="687" st_id="178" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="688" st_id="178" stage="49" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="689" st_id="179" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="690" st_id="179" stage="48" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="691" st_id="180" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="692" st_id="180" stage="47" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="693" st_id="181" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="694" st_id="181" stage="46" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="695" st_id="182" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="696" st_id="182" stage="45" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="697" st_id="183" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="698" st_id="183" stage="44" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="699" st_id="184" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="700" st_id="184" stage="43" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="701" st_id="185" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="702" st_id="185" stage="42" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="703" st_id="186" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="704" st_id="186" stage="41" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="705" st_id="187" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="706" st_id="187" stage="40" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="707" st_id="188" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="708" st_id="188" stage="39" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="709" st_id="189" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="710" st_id="189" stage="38" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="711" st_id="190" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="712" st_id="190" stage="37" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="713" st_id="191" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="714" st_id="191" stage="36" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="715" st_id="192" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="716" st_id="192" stage="35" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="717" st_id="193" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="718" st_id="193" stage="34" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="719" st_id="194" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="720" st_id="194" stage="33" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="721" st_id="195" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="722" st_id="195" stage="32" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="723" st_id="196" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="724" st_id="196" stage="31" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="725" st_id="197" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="726" st_id="197" stage="30" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="727" st_id="198" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="728" st_id="198" stage="29" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="729" st_id="199" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="730" st_id="199" stage="28" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="731" st_id="200" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="732" st_id="200" stage="27" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="733" st_id="201" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="734" st_id="201" stage="26" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="735" st_id="202" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="736" st_id="202" stage="25" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="737" st_id="203" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="738" st_id="203" stage="24" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="739" st_id="204" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="740" st_id="204" stage="23" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="741" st_id="205" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="742" st_id="205" stage="22" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="743" st_id="206" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="744" st_id="206" stage="21" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="745" st_id="207" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="746" st_id="207" stage="20" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="747" st_id="208" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="748" st_id="208" stage="19" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="749" st_id="209" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="750" st_id="209" stage="18" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="751" st_id="210" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="752" st_id="210" stage="17" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="753" st_id="211" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="754" st_id="211" stage="16" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="755" st_id="212" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="756" st_id="212" stage="15" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="757" st_id="213" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="758" st_id="213" stage="14" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="759" st_id="214" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="760" st_id="214" stage="13" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="761" st_id="215" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="762" st_id="215" stage="12" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="763" st_id="216" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="764" st_id="216" stage="11" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="765" st_id="217" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="766" st_id="217" stage="10" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="767" st_id="218" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="768" st_id="218" stage="9" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="769" st_id="219" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="770" st_id="219" stage="8" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="771" st_id="220" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="772" st_id="220" stage="7" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="773" st_id="221" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="774" st_id="221" stage="6" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="775" st_id="222" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="776" st_id="222" stage="5" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="777" st_id="223" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="778" st_id="223" stage="4" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="779" st_id="224" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="780" st_id="224" stage="3" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="781" st_id="225" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="782" st_id="225" stage="2" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="783" st_id="226" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %tmp_6_i1 = urem i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="784" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Bsub_addr_3 = getelementptr [5 x i64]* %Bsub, i64 0, i64 %tmp_5_i1

]]></Node>
<StgValue><ssdm name="Bsub_addr_3"/></StgValue>
</operation>

<operation id="785" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %tmp_6_i1, i64* %Bsub_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="226" stage="1" lat="68">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %idx2_4 = udiv i64 %idx2_i6, %B_shape_load_3

]]></Node>
<StgValue><ssdm name="idx2_4"/></StgValue>
</operation>

<operation id="787" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="788" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
k2c_idx2sub.exit16:0  %j4 = phi i3 [ %j_5, %13 ], [ 0, %k2c_idx2sub.exit16.preheader ]

]]></Node>
<StgValue><ssdm name="j4"/></StgValue>
</operation>

<operation id="789" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="3">
<![CDATA[
k2c_idx2sub.exit16:1  %j4_cast = zext i3 %j4 to i64

]]></Node>
<StgValue><ssdm name="j4_cast"/></StgValue>
</operation>

<operation id="790" st_id="227" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
k2c_idx2sub.exit16:2  %exitcond9 = icmp eq i64 %j4_cast, %B_ndim_read_1

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="791" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
k2c_idx2sub.exit16:3  %j_5 = add i3 %j4, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="792" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
k2c_idx2sub.exit16:4  br i1 %exitcond9, label %14, label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %permB_addr_3 = getelementptr inbounds [5 x i64]* %permB, i64 0, i64 %j4_cast

]]></Node>
<StgValue><ssdm name="permB_addr_3"/></StgValue>
</operation>

<operation id="794" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load_1 = load i64* %permB_addr_3, align 8

]]></Node>
<StgValue><ssdm name="permB_load_1"/></StgValue>
</operation>

<operation id="795" st_id="227" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %bidx_2 = call fastcc i64 @k2c_sub2idx([5 x i64]* %Asub, [5 x i64]* %newshpB, i64 %B_ndim_read_1)

]]></Node>
<StgValue><ssdm name="bidx_2"/></StgValue>
</operation>

<operation id="796" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %B_array_addr = getelementptr [300000 x float]* %B_array, i64 0, i64 %idx2_6

]]></Node>
<StgValue><ssdm name="B_array_addr"/></StgValue>
</operation>

<operation id="797" st_id="227" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="19">
<![CDATA[
:3  %B_array_load = load float* %B_array_addr, align 4

]]></Node>
<StgValue><ssdm name="B_array_load"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="798" st_id="228" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="3">
<![CDATA[
:1  %permB_load_1 = load i64* %permB_addr_3, align 8

]]></Node>
<StgValue><ssdm name="permB_load_1"/></StgValue>
</operation>

<operation id="799" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %Bsub_addr = getelementptr inbounds [5 x i64]* %Bsub, i64 0, i64 %permB_load_1

]]></Node>
<StgValue><ssdm name="Bsub_addr"/></StgValue>
</operation>

<operation id="800" st_id="228" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="3">
<![CDATA[
:3  %Bsub_load = load i64* %Bsub_addr, align 8

]]></Node>
<StgValue><ssdm name="Bsub_load"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="801" st_id="229" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="3">
<![CDATA[
:3  %Bsub_load = load i64* %Bsub_addr, align 8

]]></Node>
<StgValue><ssdm name="Bsub_load"/></StgValue>
</operation>

<operation id="802" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %Asub_addr = getelementptr inbounds [5 x i64]* %Asub, i64 0, i64 %j4_cast

]]></Node>
<StgValue><ssdm name="Asub_addr"/></StgValue>
</operation>

<operation id="803" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
:5  store i64 %Bsub_load, i64* %Asub_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %k2c_idx2sub.exit16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="805" st_id="230" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %bidx_2 = call fastcc i64 @k2c_sub2idx([5 x i64]* %Asub, [5 x i64]* %newshpB, i64 %B_ndim_read_1)

]]></Node>
<StgValue><ssdm name="bidx_2"/></StgValue>
</operation>

<operation id="806" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="64">
<![CDATA[
:1  %tmp_34 = trunc i64 %bidx_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="807" st_id="230" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="19">
<![CDATA[
:3  %B_array_load = load float* %B_array_addr, align 4

]]></Node>
<StgValue><ssdm name="B_array_load"/></StgValue>
</operation>

<operation id="808" st_id="230" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %sum9 = add i8 %tmp_34, %tmp_27

]]></Node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>

<operation id="809" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="8">
<![CDATA[
:5  %sum9_cast = zext i8 %sum9 to i64

]]></Node>
<StgValue><ssdm name="sum9_cast"/></StgValue>
</operation>

<operation id="810" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %fwork_addr_4 = getelementptr [70 x float]* %fwork, i64 0, i64 %sum9_cast

]]></Node>
<StgValue><ssdm name="fwork_addr_4"/></StgValue>
</operation>

<operation id="811" st_id="230" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
:7  store float %B_array_load, float* %fwork_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="230" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="813" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.loopexit:0  %i_11 = phi i64 [ %i_25, %.loopexit.loopexit ], [ 0, %.loopexit.preheader ]

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="814" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="64">
<![CDATA[
.loopexit:1  %tmp_29 = trunc i64 %i_11 to i8

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="815" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="20" op_0_bw="64">
<![CDATA[
.loopexit:2  %tmp_30 = trunc i64 %i_11 to i20

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="816" st_id="231" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:3  %tmp_5 = icmp ult i64 %i_11, %free_axesA

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="817" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.loopexit:4  %i_25 = add i64 1, %i_11

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="818" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %tmp_5, label %.preheader.preheader, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="231" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.preheader:0  %tmp_6 = mul i20 %tmp_30, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="820" st_id="231" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:1  %tmp_7 = mul i8 %tmp_21, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="821" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="823" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader:0  %j9 = phi i64 [ 0, %.preheader.preheader ], [ %j_6, %.preheader.loopexit ]

]]></Node>
<StgValue><ssdm name="j9"/></StgValue>
</operation>

<operation id="824" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="64">
<![CDATA[
.preheader:1  %tmp_32 = trunc i64 %j9 to i8

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="825" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="20" op_0_bw="64">
<![CDATA[
.preheader:2  %tmp_33 = trunc i64 %j9 to i20

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="826" st_id="232" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:3  %tmp_10 = icmp ult i64 %j9, %free_axesB

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="827" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:4  %j_6 = add i64 1, %j9

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="828" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %tmp_10, label %15, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:0  %tmp_11 = add i20 %tmp_33, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="830" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="20">
<![CDATA[
:1  %tmp_11_cast = zext i20 %tmp_11 to i64

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="831" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %C_array_addr = getelementptr [300000 x float]* %C_array, i64 0, i64 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="C_array_addr"/></StgValue>
</operation>

<operation id="832" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="834" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %storemerge = phi float [ 0.000000e+00, %15 ], [ %tmp_13, %17 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="835" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:1  %k = phi i64 [ 0, %15 ], [ %k_1, %17 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="836" st_id="233" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
:2  store float %storemerge, float* %C_array_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="64">
<![CDATA[
:3  %tmp_35 = trunc i64 %k to i8

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="838" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %exitcond = icmp eq i64 %k, %Ar_shape_load

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="839" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %k_1 = add i64 1, %k

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="840" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %.preheader.loopexit, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %sum = add i8 %tmp_35, %tmp_7

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="842" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="8">
<![CDATA[
:1  %sum_cast = zext i8 %sum to i64

]]></Node>
<StgValue><ssdm name="sum_cast"/></StgValue>
</operation>

<operation id="843" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %fwork_addr_5 = getelementptr [70 x float]* %fwork, i64 0, i64 %sum_cast

]]></Node>
<StgValue><ssdm name="fwork_addr_5"/></StgValue>
</operation>

<operation id="844" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="7">
<![CDATA[
:3  %fwork_load = load float* %fwork_addr_5, align 4

]]></Node>
<StgValue><ssdm name="fwork_load"/></StgValue>
</operation>

<operation id="845" st_id="233" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %tmp_s = mul i8 %tmp_35, %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="846" st_id="233" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp1 = add i8 %tmp_s, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="847" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %sum2 = add i8 %tmp1, %tmp_32

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="848" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="8">
<![CDATA[
:7  %sum2_cast = zext i8 %sum2 to i64

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="849" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %fwork_addr_6 = getelementptr [70 x float]* %fwork, i64 0, i64 %sum2_cast

]]></Node>
<StgValue><ssdm name="fwork_addr_6"/></StgValue>
</operation>

<operation id="850" st_id="233" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="7">
<![CDATA[
:9  %fwork_load_1 = load float* %fwork_addr_6, align 4

]]></Node>
<StgValue><ssdm name="fwork_load_1"/></StgValue>
</operation>

<operation id="851" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
.preheader.loopexit:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="852" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="7">
<![CDATA[
:3  %fwork_load = load float* %fwork_addr_5, align 4

]]></Node>
<StgValue><ssdm name="fwork_load"/></StgValue>
</operation>

<operation id="853" st_id="234" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="7">
<![CDATA[
:9  %fwork_load_1 = load float* %fwork_addr_6, align 4

]]></Node>
<StgValue><ssdm name="fwork_load_1"/></StgValue>
</operation>

<operation id="854" st_id="234" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_12 = fmul float %fwork_load, %fwork_load_1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="855" st_id="234" stage="1" lat="1">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_13 = fadd float %storemerge, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="856" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
