INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/elevator_controller1/elevator_controller1.srcs/sources_1/new/elevator_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module elevator_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/elevator_controller1/elevator_controller1.srcs/sim_1/new/try.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module try
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/elevator_controller1/elevator_controller1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
