{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 27 20:04:24 2011 " "Info: Processing started: Thu Jan 27 20:04:24 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA_800X600 -c VGA_800X600 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA_800X600 -c VGA_800X600 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 27 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register x_cnt\[6\] register y_cnt\[9\] 182.22 MHz 5.488 ns Internal " "Info: Clock \"clk\" has Internal fmax of 182.22 MHz between source register \"x_cnt\[6\]\" and destination register \"y_cnt\[9\]\" (period= 5.488 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.224 ns + Longest register register " "Info: + Longest register to register delay is 5.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns x_cnt\[6\] 1 REG LCFF_X32_Y16_N13 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y16_N13; Fanout = 7; REG Node = 'x_cnt\[6\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_cnt[6] } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.539 ns) 1.683 ns LessThan0~1 2 COMB LCCOMB_X32_Y17_N2 2 " "Info: 2: + IC(1.144 ns) + CELL(0.539 ns) = 1.683 ns; Loc. = LCCOMB_X32_Y17_N2; Fanout = 2; COMB Node = 'LessThan0~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { x_cnt[6] LessThan0~1 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 2.264 ns Equal0~0 3 COMB LCCOMB_X32_Y17_N26 2 " "Info: 3: + IC(0.375 ns) + CELL(0.206 ns) = 2.264 ns; Loc. = LCCOMB_X32_Y17_N26; Fanout = 2; COMB Node = 'Equal0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { LessThan0~1 Equal0~0 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.206 ns) 2.842 ns Equal0~2 4 COMB LCCOMB_X32_Y17_N30 4 " "Info: 4: + IC(0.372 ns) + CELL(0.206 ns) = 2.842 ns; Loc. = LCCOMB_X32_Y17_N30; Fanout = 4; COMB Node = 'Equal0~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.578 ns" { Equal0~0 Equal0~2 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.596 ns) 3.818 ns y_cnt\[0\]~31 5 COMB LCCOMB_X32_Y17_N6 2 " "Info: 5: + IC(0.380 ns) + CELL(0.596 ns) = 3.818 ns; Loc. = LCCOMB_X32_Y17_N6; Fanout = 2; COMB Node = 'y_cnt\[0\]~31'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { Equal0~2 y_cnt[0]~31 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.904 ns y_cnt\[1\]~33 6 COMB LCCOMB_X32_Y17_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.904 ns; Loc. = LCCOMB_X32_Y17_N8; Fanout = 2; COMB Node = 'y_cnt\[1\]~33'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { y_cnt[0]~31 y_cnt[1]~33 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.990 ns y_cnt\[2\]~35 7 COMB LCCOMB_X32_Y17_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.990 ns; Loc. = LCCOMB_X32_Y17_N10; Fanout = 2; COMB Node = 'y_cnt\[2\]~35'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { y_cnt[1]~33 y_cnt[2]~35 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.076 ns y_cnt\[3\]~37 8 COMB LCCOMB_X32_Y17_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.076 ns; Loc. = LCCOMB_X32_Y17_N12; Fanout = 2; COMB Node = 'y_cnt\[3\]~37'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { y_cnt[2]~35 y_cnt[3]~37 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.266 ns y_cnt\[4\]~39 9 COMB LCCOMB_X32_Y17_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 4.266 ns; Loc. = LCCOMB_X32_Y17_N14; Fanout = 2; COMB Node = 'y_cnt\[4\]~39'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { y_cnt[3]~37 y_cnt[4]~39 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.352 ns y_cnt\[5\]~41 10 COMB LCCOMB_X32_Y17_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.352 ns; Loc. = LCCOMB_X32_Y17_N16; Fanout = 2; COMB Node = 'y_cnt\[5\]~41'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { y_cnt[4]~39 y_cnt[5]~41 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.438 ns y_cnt\[6\]~43 11 COMB LCCOMB_X32_Y17_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.438 ns; Loc. = LCCOMB_X32_Y17_N18; Fanout = 2; COMB Node = 'y_cnt\[6\]~43'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { y_cnt[5]~41 y_cnt[6]~43 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.524 ns y_cnt\[7\]~45 12 COMB LCCOMB_X32_Y17_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.524 ns; Loc. = LCCOMB_X32_Y17_N20; Fanout = 2; COMB Node = 'y_cnt\[7\]~45'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { y_cnt[6]~43 y_cnt[7]~45 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.610 ns y_cnt\[8\]~47 13 COMB LCCOMB_X32_Y17_N22 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 4.610 ns; Loc. = LCCOMB_X32_Y17_N22; Fanout = 1; COMB Node = 'y_cnt\[8\]~47'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { y_cnt[7]~45 y_cnt[8]~47 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.116 ns y_cnt\[9\]~48 14 COMB LCCOMB_X32_Y17_N24 1 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 5.116 ns; Loc. = LCCOMB_X32_Y17_N24; Fanout = 1; COMB Node = 'y_cnt\[9\]~48'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { y_cnt[8]~47 y_cnt[9]~48 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.224 ns y_cnt\[9\] 15 REG LCFF_X32_Y17_N25 5 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 5.224 ns; Loc. = LCFF_X32_Y17_N25; Fanout = 5; REG Node = 'y_cnt\[9\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { y_cnt[9]~48 y_cnt[9] } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.953 ns ( 56.53 % ) " "Info: Total cell delay = 2.953 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.271 ns ( 43.47 % ) " "Info: Total interconnect delay = 2.271 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.224 ns" { x_cnt[6] LessThan0~1 Equal0~0 Equal0~2 y_cnt[0]~31 y_cnt[1]~33 y_cnt[2]~35 y_cnt[3]~37 y_cnt[4]~39 y_cnt[5]~41 y_cnt[6]~43 y_cnt[7]~45 y_cnt[8]~47 y_cnt[9]~48 y_cnt[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.224 ns" { x_cnt[6] {} LessThan0~1 {} Equal0~0 {} Equal0~2 {} y_cnt[0]~31 {} y_cnt[1]~33 {} y_cnt[2]~35 {} y_cnt[3]~37 {} y_cnt[4]~39 {} y_cnt[5]~41 {} y_cnt[6]~43 {} y_cnt[7]~45 {} y_cnt[8]~47 {} y_cnt[9]~48 {} y_cnt[9] {} } { 0.000ns 1.144ns 0.375ns 0.372ns 0.380ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.539ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.874 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.666 ns) 2.874 ns y_cnt\[9\] 3 REG LCFF_X32_Y17_N25 5 " "Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.874 ns; Loc. = LCFF_X32_Y17_N25; Fanout = 5; REG Node = 'y_cnt\[9\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clk~clkctrl y_cnt[9] } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.84 % ) " "Info: Total cell delay = 1.806 ns ( 62.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 37.16 % ) " "Info: Total interconnect delay = 1.068 ns ( 37.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { clk clk~clkctrl y_cnt[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} clk~clkctrl {} y_cnt[9] {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.874 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.666 ns) 2.874 ns x_cnt\[6\] 3 REG LCFF_X32_Y16_N13 7 " "Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.874 ns; Loc. = LCFF_X32_Y16_N13; Fanout = 7; REG Node = 'x_cnt\[6\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clk~clkctrl x_cnt[6] } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.84 % ) " "Info: Total cell delay = 1.806 ns ( 62.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 37.16 % ) " "Info: Total interconnect delay = 1.068 ns ( 37.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { clk clk~clkctrl x_cnt[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} clk~clkctrl {} x_cnt[6] {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { clk clk~clkctrl y_cnt[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} clk~clkctrl {} y_cnt[9] {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { clk clk~clkctrl x_cnt[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} clk~clkctrl {} x_cnt[6] {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.224 ns" { x_cnt[6] LessThan0~1 Equal0~0 Equal0~2 y_cnt[0]~31 y_cnt[1]~33 y_cnt[2]~35 y_cnt[3]~37 y_cnt[4]~39 y_cnt[5]~41 y_cnt[6]~43 y_cnt[7]~45 y_cnt[8]~47 y_cnt[9]~48 y_cnt[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.224 ns" { x_cnt[6] {} LessThan0~1 {} Equal0~0 {} Equal0~2 {} y_cnt[0]~31 {} y_cnt[1]~33 {} y_cnt[2]~35 {} y_cnt[3]~37 {} y_cnt[4]~39 {} y_cnt[5]~41 {} y_cnt[6]~43 {} y_cnt[7]~45 {} y_cnt[8]~47 {} y_cnt[9]~48 {} y_cnt[9] {} } { 0.000ns 1.144ns 0.375ns 0.372ns 0.380ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.539ns 0.206ns 0.206ns 0.596ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { clk clk~clkctrl y_cnt[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} clk~clkctrl {} y_cnt[9] {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { clk clk~clkctrl x_cnt[6] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} clk~clkctrl {} x_cnt[6] {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk vga_g x_cnt\[0\] 16.809 ns register " "Info: tco from clock \"clk\" to destination pin \"vga_g\" through register \"x_cnt\[0\]\" is 16.809 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.874 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 23 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 23; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.666 ns) 2.874 ns x_cnt\[0\] 3 REG LCFF_X32_Y16_N1 7 " "Info: 3: + IC(0.929 ns) + CELL(0.666 ns) = 2.874 ns; Loc. = LCFF_X32_Y16_N1; Fanout = 7; REG Node = 'x_cnt\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clk~clkctrl x_cnt[0] } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.84 % ) " "Info: Total cell delay = 1.806 ns ( 62.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.068 ns ( 37.16 % ) " "Info: Total interconnect delay = 1.068 ns ( 37.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { clk clk~clkctrl x_cnt[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} clk~clkctrl {} x_cnt[0] {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.631 ns + Longest register pin " "Info: + Longest register to pin delay is 13.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns x_cnt\[0\] 1 REG LCFF_X32_Y16_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y16_N1; Fanout = 7; REG Node = 'x_cnt\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x_cnt[0] } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.940 ns) + CELL(0.596 ns) 2.536 ns Add2~1 2 COMB LCCOMB_X31_Y14_N10 2 " "Info: 2: + IC(1.940 ns) + CELL(0.596 ns) = 2.536 ns; Loc. = LCCOMB_X31_Y14_N10; Fanout = 2; COMB Node = 'Add2~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { x_cnt[0] Add2~1 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.042 ns Add2~2 3 COMB LCCOMB_X31_Y14_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 3.042 ns; Loc. = LCCOMB_X31_Y14_N12; Fanout = 2; COMB Node = 'Add2~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add2~1 Add2~2 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.651 ns) 4.098 ns LessThan12~1 4 COMB LCCOMB_X31_Y14_N4 2 " "Info: 4: + IC(0.405 ns) + CELL(0.651 ns) = 4.098 ns; Loc. = LCCOMB_X31_Y14_N4; Fanout = 2; COMB Node = 'LessThan12~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { Add2~2 LessThan12~1 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.624 ns) 5.716 ns d_dis~2 5 COMB LCCOMB_X33_Y14_N12 1 " "Info: 5: + IC(0.994 ns) + CELL(0.624 ns) = 5.716 ns; Loc. = LCCOMB_X33_Y14_N12; Fanout = 1; COMB Node = 'd_dis~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { LessThan12~1 d_dis~2 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.696 ns) + CELL(0.623 ns) 7.035 ns c_dis~4 6 COMB LCCOMB_X32_Y14_N6 2 " "Info: 6: + IC(0.696 ns) + CELL(0.623 ns) = 7.035 ns; Loc. = LCCOMB_X32_Y14_N6; Fanout = 2; COMB Node = 'c_dis~4'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { d_dis~2 c_dis~4 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.410 ns) + CELL(0.615 ns) 8.060 ns d_dis~5 7 COMB LCCOMB_X32_Y14_N14 2 " "Info: 7: + IC(0.410 ns) + CELL(0.615 ns) = 8.060 ns; Loc. = LCCOMB_X32_Y14_N14; Fanout = 2; COMB Node = 'd_dis~5'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { c_dis~4 d_dis~5 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.370 ns) 9.472 ns vga_g~12 8 COMB LCCOMB_X33_Y14_N22 1 " "Info: 8: + IC(1.042 ns) + CELL(0.370 ns) = 9.472 ns; Loc. = LCCOMB_X33_Y14_N22; Fanout = 1; COMB Node = 'vga_g~12'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { d_dis~5 vga_g~12 } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(3.106 ns) 13.631 ns vga_g 9 PIN PIN_150 0 " "Info: 9: + IC(1.053 ns) + CELL(3.106 ns) = 13.631 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'vga_g'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.159 ns" { vga_g~12 vga_g } "NODE_NAME" } } { "VGA_800X600.v" "" { Text "E:/Verilog/VGA_800X600/VGA_800X600.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.091 ns ( 52.02 % ) " "Info: Total cell delay = 7.091 ns ( 52.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.540 ns ( 47.98 % ) " "Info: Total interconnect delay = 6.540 ns ( 47.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.631 ns" { x_cnt[0] Add2~1 Add2~2 LessThan12~1 d_dis~2 c_dis~4 d_dis~5 vga_g~12 vga_g } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.631 ns" { x_cnt[0] {} Add2~1 {} Add2~2 {} LessThan12~1 {} d_dis~2 {} c_dis~4 {} d_dis~5 {} vga_g~12 {} vga_g {} } { 0.000ns 1.940ns 0.000ns 0.405ns 0.994ns 0.696ns 0.410ns 1.042ns 1.053ns } { 0.000ns 0.596ns 0.506ns 0.651ns 0.624ns 0.623ns 0.615ns 0.370ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { clk clk~clkctrl x_cnt[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.874 ns" { clk {} clk~combout {} clk~clkctrl {} x_cnt[0] {} } { 0.000ns 0.000ns 0.139ns 0.929ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.631 ns" { x_cnt[0] Add2~1 Add2~2 LessThan12~1 d_dis~2 c_dis~4 d_dis~5 vga_g~12 vga_g } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.631 ns" { x_cnt[0] {} Add2~1 {} Add2~2 {} LessThan12~1 {} d_dis~2 {} c_dis~4 {} d_dis~5 {} vga_g~12 {} vga_g {} } { 0.000ns 1.940ns 0.000ns 0.405ns 0.994ns 0.696ns 0.410ns 1.042ns 1.053ns } { 0.000ns 0.596ns 0.506ns 0.651ns 0.624ns 0.623ns 0.615ns 0.370ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 27 20:04:28 2011 " "Info: Processing ended: Thu Jan 27 20:04:28 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
