
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_tt_025C_5v00 Corner ===================================

Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004951    0.128889    0.048942    4.048942 ^ ena (in)
                                                         ena (net)
                      0.128889    0.000000    4.048942 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025381    0.451949    0.402907    4.451849 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.451952    0.000645    4.452494 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.035204    0.429150    0.273626    4.726120 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.429150    0.000531    4.726652 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.010233    0.430370    0.356266    5.082918 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.430370    0.000282    5.083200 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.083200   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113073    0.000361   20.311663 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026517    0.094462    0.231330   20.542992 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094462    0.000398   20.543390 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443390   clock uncertainty
                                  0.000000   20.443390   clock reconvergence pessimism
                                 -0.358575   20.084814   library setup time
                                             20.084814   data required time
---------------------------------------------------------------------------------------------
                                             20.084814   data required time
                                             -5.083200   data arrival time
---------------------------------------------------------------------------------------------
                                             15.001615   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004951    0.128889    0.048942    4.048942 ^ ena (in)
                                                         ena (net)
                      0.128889    0.000000    4.048942 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025381    0.451949    0.402907    4.451849 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.451952    0.000645    4.452494 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.035204    0.429150    0.273626    4.726120 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.429150    0.000573    4.726694 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.005554    0.464215    0.349918    5.076612 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.464215    0.000071    5.076684 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.076684   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113073    0.000361   20.311663 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026517    0.094462    0.231330   20.542992 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094462    0.000227   20.543219 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443220   clock uncertainty
                                  0.000000   20.443220   clock reconvergence pessimism
                                 -0.363835   20.079384   library setup time
                                             20.079384   data required time
---------------------------------------------------------------------------------------------
                                             20.079384   data required time
                                             -5.076684   data arrival time
---------------------------------------------------------------------------------------------
                                             15.002700   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006107    0.147352    0.060061    4.060061 ^ rst_n (in)
                                                         rst_n (net)
                      0.147352    0.000000    4.060061 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035132    0.614162    0.501276    4.561337 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.614162    0.000334    4.561671 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.084790    0.381697    0.529213    5.090883 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.381698    0.001087    5.091970 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.083849    0.375076    0.483611    5.575581 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.375123    0.002220    5.577801 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.577801   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113073    0.000361   20.311663 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026517    0.094462    0.231330   20.542992 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094462    0.000227   20.543219 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443220   clock uncertainty
                                  0.000000   20.443220   clock reconvergence pessimism
                                  0.202520   20.645739   library recovery time
                                             20.645739   data required time
---------------------------------------------------------------------------------------------
                                             20.645739   data required time
                                             -5.577801   data arrival time
---------------------------------------------------------------------------------------------
                                             15.067937   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006107    0.147352    0.060061    4.060061 ^ rst_n (in)
                                                         rst_n (net)
                      0.147352    0.000000    4.060061 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035132    0.614162    0.501276    4.561337 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.614162    0.000334    4.561671 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.084790    0.381697    0.529213    5.090883 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.381698    0.001087    5.091970 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.083849    0.375076    0.483611    5.575581 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.375125    0.002293    5.577874 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.577874   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113073    0.000361   20.311663 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026517    0.094462    0.231330   20.542992 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094462    0.000352   20.543344 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443344   clock uncertainty
                                  0.000000   20.443344   clock reconvergence pessimism
                                  0.202519   20.645863   library recovery time
                                             20.645863   data required time
---------------------------------------------------------------------------------------------
                                             20.645863   data required time
                                             -5.577874   data arrival time
---------------------------------------------------------------------------------------------
                                             15.067988   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006107    0.147352    0.060061    4.060061 ^ rst_n (in)
                                                         rst_n (net)
                      0.147352    0.000000    4.060061 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035132    0.614162    0.501276    4.561337 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.614162    0.000334    4.561671 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.084790    0.381697    0.529213    5.090883 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.381698    0.001087    5.091970 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.083849    0.375076    0.483611    5.575581 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.375107    0.001672    5.577253 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.577253   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113073    0.000361   20.311663 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026517    0.094462    0.231330   20.542992 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094462    0.000378   20.543371 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443371   clock uncertainty
                                  0.000000   20.443371   clock reconvergence pessimism
                                  0.202522   20.645893   library recovery time
                                             20.645893   data required time
---------------------------------------------------------------------------------------------
                                             20.645893   data required time
                                             -5.577253   data arrival time
---------------------------------------------------------------------------------------------
                                             15.068640   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006107    0.147352    0.060061    4.060061 ^ rst_n (in)
                                                         rst_n (net)
                      0.147352    0.000000    4.060061 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035132    0.614162    0.501276    4.561337 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.614162    0.000334    4.561671 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.084790    0.381697    0.529213    5.090883 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.381698    0.001087    5.091970 ^ fanout21/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.083849    0.375076    0.483611    5.575581 ^ fanout21/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net21 (net)
                      0.375094    0.001130    5.576711 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.576711   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113073    0.000361   20.311663 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026517    0.094462    0.231330   20.542992 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094462    0.000149   20.543140 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443142   clock uncertainty
                                  0.000000   20.443142   clock reconvergence pessimism
                                  0.202524   20.645666   library recovery time
                                             20.645666   data required time
---------------------------------------------------------------------------------------------
                                             20.645666   data required time
                                             -5.576711   data arrival time
---------------------------------------------------------------------------------------------
                                             15.068954   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004951    0.128889    0.048942    4.048942 ^ ena (in)
                                                         ena (net)
                      0.128889    0.000000    4.048942 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025381    0.451949    0.402907    4.451849 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.451952    0.000645    4.452494 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.035204    0.429150    0.273626    4.726120 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.429150    0.000315    4.726436 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.005029    0.295469    0.269639    4.996074 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.295469    0.000103    4.996178 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.996178   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113073    0.000361   20.311663 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026517    0.094462    0.231330   20.542992 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094462    0.000352   20.543344 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443344   clock uncertainty
                                  0.000000   20.443344   clock reconvergence pessimism
                                 -0.336593   20.106750   library setup time
                                             20.106750   data required time
---------------------------------------------------------------------------------------------
                                             20.106750   data required time
                                             -4.996178   data arrival time
---------------------------------------------------------------------------------------------
                                             15.110573   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004951    0.128889    0.048942    4.048942 ^ ena (in)
                                                         ena (net)
                      0.128889    0.000000    4.048942 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025381    0.451949    0.402907    4.451849 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.451952    0.000645    4.452494 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.035204    0.429150    0.273626    4.726120 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.429150    0.000490    4.726611 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004496    0.288592    0.245108    4.971719 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.288592    0.000092    4.971811 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.971811   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113073    0.000361   20.311663 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026517    0.094462    0.231330   20.542992 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094462    0.000378   20.543371 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443371   clock uncertainty
                                  0.000000   20.443371   clock reconvergence pessimism
                                 -0.335310   20.108059   library setup time
                                             20.108059   data required time
---------------------------------------------------------------------------------------------
                                             20.108059   data required time
                                             -4.971811   data arrival time
---------------------------------------------------------------------------------------------
                                             15.136249   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004951    0.128889    0.048942    4.048942 ^ ena (in)
                                                         ena (net)
                      0.128889    0.000000    4.048942 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025381    0.451949    0.402907    4.451849 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.451952    0.000645    4.452494 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
     5    0.035204    0.429150    0.273626    4.726120 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_4)
                                                         _072_ (net)
                      0.429151    0.000685    4.726805 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003840    0.265136    0.248061    4.974866 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.265136    0.000072    4.974938 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.974938   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113073    0.000361   20.311663 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026517    0.094462    0.231330   20.542992 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094462    0.000149   20.543140 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443142   clock uncertainty
                                  0.000000   20.443142   clock reconvergence pessimism
                                 -0.330932   20.112209   library setup time
                                             20.112209   data required time
---------------------------------------------------------------------------------------------
                                             20.112209   data required time
                                             -4.974938   data arrival time
---------------------------------------------------------------------------------------------
                                             15.137272   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004951    0.128889    0.048942    4.048942 ^ ena (in)
                                                         ena (net)
                      0.128889    0.000000    4.048942 ^ input8/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.025381    0.451949    0.402907    4.451849 ^ input8/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net8 (net)
                      0.451949    0.000404    4.452253 ^ _214_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004107    0.146066    0.325820    4.778073 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.146066    0.000045    4.778119 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.778119   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113074    0.000698   20.312000 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024491    0.092542    0.229607   20.541607 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092542    0.000297   20.541903 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.441902   clock uncertainty
                                  0.000000   20.441902   clock reconvergence pessimism
                                 -0.309184   20.132719   library setup time
                                             20.132719   data required time
---------------------------------------------------------------------------------------------
                                             20.132719   data required time
                                             -4.778119   data arrival time
---------------------------------------------------------------------------------------------
                                             15.354602   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006107    0.147352    0.060061    4.060061 ^ rst_n (in)
                                                         rst_n (net)
                      0.147352    0.000000    4.060061 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035132    0.614162    0.501276    4.561337 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.614162    0.000334    4.561671 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.084790    0.381697    0.529213    5.090883 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.381705    0.002046    5.092929 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.092929   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113074    0.000698   20.312000 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024491    0.092542    0.229607   20.541607 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092542    0.000494   20.542101 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.442101   clock uncertainty
                                  0.000000   20.442101   clock reconvergence pessimism
                                  0.201232   20.643333   library recovery time
                                             20.643333   data required time
---------------------------------------------------------------------------------------------
                                             20.643333   data required time
                                             -5.092929   data arrival time
---------------------------------------------------------------------------------------------
                                             15.550404   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006107    0.147352    0.060061    4.060061 ^ rst_n (in)
                                                         rst_n (net)
                      0.147352    0.000000    4.060061 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035132    0.614162    0.501276    4.561337 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.614162    0.000334    4.561671 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.084790    0.381697    0.529213    5.090883 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.381703    0.001878    5.092761 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.092761   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113074    0.000698   20.312000 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024491    0.092542    0.229607   20.541607 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092542    0.000497   20.542103 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.442104   clock uncertainty
                                  0.000000   20.442104   clock reconvergence pessimism
                                  0.201232   20.643337   library recovery time
                                             20.643337   data required time
---------------------------------------------------------------------------------------------
                                             20.643337   data required time
                                             -5.092761   data arrival time
---------------------------------------------------------------------------------------------
                                             15.550576   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006107    0.147352    0.060061    4.060061 ^ rst_n (in)
                                                         rst_n (net)
                      0.147352    0.000000    4.060061 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035132    0.614162    0.501276    4.561337 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.614162    0.000334    4.561671 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.084790    0.381697    0.529213    5.090883 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.381699    0.001454    5.092338 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.092338   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113074    0.000698   20.312000 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024491    0.092542    0.229607   20.541607 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092542    0.000362   20.541969 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.441969   clock uncertainty
                                  0.000000   20.441969   clock reconvergence pessimism
                                  0.201233   20.643202   library recovery time
                                             20.643202   data required time
---------------------------------------------------------------------------------------------
                                             20.643202   data required time
                                             -5.092338   data arrival time
---------------------------------------------------------------------------------------------
                                             15.550864   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006107    0.147352    0.060061    4.060061 ^ rst_n (in)
                                                         rst_n (net)
                      0.147352    0.000000    4.060061 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035132    0.614162    0.501276    4.561337 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.614162    0.000334    4.561671 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.084790    0.381697    0.529213    5.090883 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.381698    0.001172    5.092055 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.092055   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113074    0.000698   20.312000 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.024491    0.092542    0.229607   20.541607 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.092542    0.000297   20.541903 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.441902   clock uncertainty
                                  0.000000   20.441902   clock reconvergence pessimism
                                  0.201233   20.643135   library recovery time
                                             20.643135   data required time
---------------------------------------------------------------------------------------------
                                             20.643135   data required time
                                             -5.092055   data arrival time
---------------------------------------------------------------------------------------------
                                             15.551081   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.006107    0.147352    0.060061    4.060061 ^ rst_n (in)
                                                         rst_n (net)
                      0.147352    0.000000    4.060061 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     4    0.035132    0.614162    0.501276    4.561337 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net9 (net)
                      0.614162    0.000334    4.561671 ^ fanout22/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.084790    0.381697    0.529213    5.090883 ^ fanout22/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net22 (net)
                      0.381698    0.001411    5.092294 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.092294   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.024618    0.134167    0.061558   20.061558 ^ clk (in)
                                                         clk (net)
                      0.134167    0.000000   20.061558 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047697    0.113073    0.249743   20.311302 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.113073    0.000361   20.311663 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     5    0.026517    0.094462    0.231330   20.542992 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.094462    0.000398   20.543390 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.443390   clock uncertainty
                                  0.000000   20.443390   clock reconvergence pessimism
                                  0.201501   20.644892   library recovery time
                                             20.644892   data required time
---------------------------------------------------------------------------------------------
                                             20.644892   data required time
                                             -5.092294   data arrival time
---------------------------------------------------------------------------------------------
                                             15.552596   slack (MET)



