Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Aug 30 14:23:38 2016
| Host         : wintermute running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing -file ./report/frameSIPO_timing_synth.rpt
| Design       : frameSIPO
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.915ns  (required time - arrival time)
  Source:                 byte_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            CNT_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 3.064ns (51.757%)  route 2.856ns (48.243%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 9.491 - 8.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32, unset)           1.665     1.665    ap_clk
                         FDRE                                         r  byte_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.143 r  byte_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.137    byte_cnt_reg[4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     3.808 r  sfd_detected_ap_vld_INST_0_i_8/CO[3]
                         net (fo=1, unplaced)         0.009     3.817    sfd_detected_ap_vld_INST_0_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.934 r  sfd_detected_ap_vld_INST_0_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.934    sfd_detected_ap_vld_INST_0_i_10_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.051 r  sfd_detected_ap_vld_INST_0_i_27/CO[3]
                         net (fo=1, unplaced)         0.000     4.051    sfd_detected_ap_vld_INST_0_i_27_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.168 r  sfd_detected_ap_vld_INST_0_i_26/CO[3]
                         net (fo=1, unplaced)         0.000     4.168    sfd_detected_ap_vld_INST_0_i_26_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.285 r  ethertype[0]_INST_0_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     4.285    ethertype[0]_INST_0_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.402 r  ethertype[0]_INST_0_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.402    ethertype[0]_INST_0_i_3_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.658 f  ethertype[0]_INST_0_i_4/O[2]
                         net (fo=3, unplaced)         0.440     5.098    tmp_5_fu_227_p2[27]
                         LUT2 (Prop_lut2_I0_O)        0.301     5.399 r  src_addr[0]_INST_0_i_6/O
                         net (fo=1, unplaced)         0.000     5.399    src_addr[0]_INST_0_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.932 r  src_addr[0]_INST_0_i_1/CO[3]
                         net (fo=7, unplaced)         0.953     6.885    src_addr[0]_INST_0_i_1_n_0
                         LUT4 (Prop_lut4_I3_O)        0.116     7.001 f  sfd_detected_ap_vld_INST_0_i_1/O
                         net (fo=2, unplaced)         0.460     7.461    sfd_detected_ap_vld_INST_0_i_1_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     7.585 r  CNT_STATE[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.585    CNT_STATE[0]_i_1_n_0
                         FDRE                                         r  CNT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=32, unset)           1.491     9.491    ap_clk
                         FDRE                                         r  CNT_STATE_reg[0]/C
                         clock pessimism              0.000     9.491    
                         clock uncertainty           -0.035     9.456    
                         FDRE (Setup_fdre_C_D)        0.044     9.500    CNT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          9.500    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                  1.915    




