DTRR0	,	V_6
clocksource_cf_dt	,	V_10
init_cf_dt_clocksource	,	F_3
CYC2NS_SCALE_FACTOR	,	V_14
CYC2NS_SCALE	,	V_13
clocksource	,	V_1
__raw_writel	,	F_5
clocksource_register_hz	,	F_7
__raw_readl	,	F_2
__raw_writew	,	F_6
DMA_FREQ	,	V_11
__raw_writeb	,	F_4
cs	,	V_2
DTCN0	,	V_3
DTXMR0	,	V_4
cycl	,	V_12
cycle_t	,	T_1
cf_dt_get_cycles	,	F_1
DMA_DTMR_ENABLE	,	V_8
DTER0	,	V_5
cycles2ns	,	F_8
__init	,	T_2
DMA_DTMR_CLK_DIV_16	,	V_7
DTMR0	,	V_9
sched_clock	,	F_9
