<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T12:58:15.639-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-1450] Process getinstream has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.&#xA;Resolution: For help on HLS 200-1450 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1450.html" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T12:58:13.099-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_119_1' (userdma.cpp:107:6) in function 'paralleltostreamwithburst' either the parent loop or sub loop is do-while loop.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T12:58:13.097-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_21_1' (userdma.cpp:14:14) in function 'streamtoparallelwithburst' either the parent loop or sub loop is do-while loop.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T12:58:12.983-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-786] Detected dataflow-on-top in function  'userdma' (userdma.cpp:180:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).&#xA;Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-786.html" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T12:58:12.766-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-245] Ignore aggregate pragma/directive on object 's2mbuf' due to multiple variables involved." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T12:58:12.480-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T12:58:08.696-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file userdma.cpp&#xA;Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T12:58:08.694-0400" type="Warning"/>
        <logs message="WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (userdma.cpp:208:40)&#xA;Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-113.html" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T12:58:08.130-0400" type="Warning"/>
        <logs message="WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T12:58:04.903-0400" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:66]&#xA;Completed static elaboration&#xA;Starting simulation data flow analysis&#xA;Completed simulation data flow analysis&#xA;Time Resolution for simulation is 1ps&#xA;Compiling package xil_defaultlib.$unit_dataflow_monitor_sv&#xA;Compiling module xil_defaultlib.userdma_control_s_axi&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_store(NUM_WR...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_mem(MEM_STYL...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(MEM_STY...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_load(NUM_REA...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_throttle(CON...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_write(CONSER...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi_read(C_USER_...&#xA;Compiling module xil_defaultlib.userdma_gmem0_m_axi(CONSERVATIVE...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_store(NUM_WR...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_mem(MEM_STYL...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(MEM_STY...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_load(NUM_REA...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_throttle(CON...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_write(CONSER...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_reg_slice(DA...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_srl(DATA_WID...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_fifo(DATA_WI...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi_read(C_USER_...&#xA;Compiling module xil_defaultlib.userdma_gmem1_m_axi(CONSERVATIVE...&#xA;Compiling module xil_defaultlib.userdma_entry_proc&#xA;Compiling module xil_defaultlib.userdma_flow_control_loop_pipe_s...&#xA;Compiling module xil_defaultlib.userdma_getinstream_Pipeline_VIT...&#xA;Compiling module xil_defaultlib.userdma_regslice_both&#xA;Compiling module xil_defaultlib.userdma_regslice_both(DataWidth=...&#xA;Compiling module xil_defaultlib.userdma_getinstream&#xA;Compiling module xil_defaultlib.userdma_streamtoparallelwithburs...&#xA;Compiling module xil_defaultlib.userdma_paralleltostreamwithburs...&#xA;Compiling module xil_defaultlib.userdma_flow_control_loop_pipe&#xA;Compiling module xil_defaultlib.userdma_sendoutstream&#xA;Compiling module xil_defaultlib.userdma_fifo_w64_d3_S_shiftReg&#xA;Compiling module xil_defaultlib.userdma_fifo_w64_d3_S&#xA;Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A_ram&#xA;Compiling module xil_defaultlib.userdma_fifo_w33_d1024_A&#xA;Compiling module xil_defaultlib.userdma_fifo_w32_d4_S_shiftReg&#xA;Compiling module xil_defaultlib.userdma_fifo_w32_d4_S&#xA;Compiling module xil_defaultlib.userdma_fifo_w2_d2_S_shiftReg&#xA;Compiling module xil_defaultlib.userdma_fifo_w2_d2_S&#xA;Compiling module xil_defaultlib.userdma_start_for_streamtoparall...&#xA;Compiling module xil_defaultlib.userdma_start_for_sendoutstream_...&#xA;Compiling module xil_defaultlib.userdma&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2048,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2048,WIDTH=4)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2048,WIDTH=2)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2048,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_inStreamTop&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2049,WIDTH=32)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2049,WIDTH=4)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2049,WIDTH=2)&#xA;Compiling module xil_defaultlib.fifo(DEPTH=2049,WIDTH=1)&#xA;Compiling module xil_defaultlib.AESL_axi_s_outStreamTop&#xA;Compiling module xil_defaultlib.AESL_axi_master_gmem0&#xA;Compiling module xil_defaultlib.AESL_axi_master_gmem1&#xA;Compiling module xil_defaultlib.AESL_axi_slave_control&#xA;Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...&#xA;Compiling module xil_defaultlib.AESL_deadlock_detector_1&#xA;Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor&#xA;Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...&#xA;Compiling module xil_defaultlib.df_fifo_intf&#xA;Compiling module xil_defaultlib.df_process_intf&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)&#xA;Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_userdma_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot userdma&#xA;&#xA;&#xA;****** xsim v2022.1 (64-bit)&#xA;  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;start_gui&#xA;" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T13:09:49.849-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:58]" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T13:00:33.593-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:31]" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T13:00:33.588-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:26]" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T13:00:33.585-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T13:00:33.579-0400" type="Warning"/>
        <logs message="WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/home/ubuntu/fsic_pqc/vivado/vitis_prj/hls_userdma/hls_userdma.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:41]" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T13:00:31.724-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T13:00:31.654-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing)." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-29T13:00:30.410-0400" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
