# Verilog Examples
[![Build status](https://ci.appveyor.com/api/projects/status/ew8tknq01n9agtru/branch/master?svg=true)](https://ci.appveyor.com/project/garodimb/verilog-examples/branch/master)
