

================================================================
== Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6'
================================================================
* Date:           Mon Mar 11 09:09:30 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  5.399 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  20.520 us|  20.520 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_5_VITIS_LOOP_61_6  |     1024|     1024|         1|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      97|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      25|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      25|     160|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |empty_13_fu_148_p2                 |         +|   0|  0|  17|          10|          10|
    |indvar_flatten_next_fu_92_p2       |         +|   0|  0|  18|          11|           1|
    |indvars_iv_next25_fu_159_p2        |         +|   0|  0|  14|           6|           1|
    |indvars_iv_next29_dup12_fu_118_p2  |         +|   0|  0|  14|           6|           1|
    |exitcond27414_fu_104_p2            |      icmp|   0|  0|  10|           6|           7|
    |exitcond_flatten_fu_86_p2          |      icmp|   0|  0|  12|          11|          12|
    |indvars_iv24_mid2_fu_110_p3        |    select|   0|  0|   6|           1|           1|
    |p_mid2_v_v_fu_124_p3               |    select|   0|  0|   6|           1|           6|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  97|          52|          39|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvars_iv24_load    |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvars_iv28_load    |   9|          2|    6|         12|
    |indvar_flatten_fu_50                  |   9|          2|   11|         22|
    |indvars_iv24_fu_42                    |   9|          2|    6|         12|
    |indvars_iv28_fu_46                    |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   47|         94|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   1|   0|    1|          0|
    |ap_done_reg           |   1|   0|    1|          0|
    |indvar_flatten_fu_50  |  11|   0|   11|          0|
    |indvars_iv24_fu_42    |   6|   0|    6|          0|
    |indvars_iv28_fu_46    |   6|   0|    6|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  25|   0|   25|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  mm_Pipeline_VITIS_LOOP_60_5_VITIS_LOOP_61_6|  return value|
|D_s6_26fixp_address0  |  out|   10|   ap_memory|                                  D_s6_26fixp|         array|
|D_s6_26fixp_ce0       |  out|    1|   ap_memory|                                  D_s6_26fixp|         array|
|D_s6_26fixp_we0       |  out|    1|   ap_memory|                                  D_s6_26fixp|         array|
|D_s6_26fixp_d0        |  out|   30|   ap_memory|                                  D_s6_26fixp|         array|
+----------------------+-----+-----+------------+---------------------------------------------+--------------+

