$date
	Sat Sep 05 23:29:21 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 2 ! SF [1:0] $end
$var wire 2 " SP [1:0] $end
$var wire 1 # Y $end
$var reg 1 $ A $end
$var reg 1 % B $end
$var reg 1 & clk $end
$var reg 1 ' rst $end
$scope module U3 $end
$var wire 2 ( SF [1:0] $end
$var wire 1 ) SF0 $end
$var wire 1 * SF1 $end
$var wire 2 + SP [1:0] $end
$var wire 1 # Y $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 1 , SP1 $end
$var wire 1 - SP0 $end
$scope module U1 $end
$var wire 1 * D $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var reg 1 , Q $end
$upscope $end
$scope module U2 $end
$var wire 1 ) D $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var reg 1 - Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x-
x,
bz +
x*
x)
bz (
x'
x&
x%
x$
x#
bz "
bz !
$end
#2
0*
0-
0#
0)
1&
0$
0'
#3
0,
0*
0#
1)
0&
1$
1'
#4
1&
#5
0&
#6
1&
#7
0&
#8
0)
1&
0$
0'
#9
0&
#10
x*
1-
0)
1&
1$
#11
0&
#12
x)
x#
x*
x,
0-
1&
#13
0&
#14
x-
1&
#15
0&
#16
1&
#17
0&
#18
1&
#19
0&
#20
1&
#21
0&
#22
1&
#23
0&
#24
1&
#25
0&
#26
1&
#27
0&
#28
1&
#29
0&
#30
1&
#31
0&
#32
1&
