{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 24 16:40:23 2015 " "Info: Processing started: Tue Nov 24 16:40:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off InsCycOp -c InsCycOp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off InsCycOp -c InsCycOp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clock register register Register:PC_reg\|Output\[0\] Register:PC_reg\|Output\[4\] 380.08 MHz Internal " "Info: Clock \"Clock\" Internal fmax is restricted to 380.08 MHz between source register \"Register:PC_reg\|Output\[0\]\" and destination register \"Register:PC_reg\|Output\[4\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.653 ns + Longest register register " "Info: + Longest register to register delay is 1.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register:PC_reg\|Output\[0\] 1 REG LCFF_X4_Y19_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y19_N19; Fanout = 3; REG Node = 'Register:PC_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register:PC_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.495 ns) 0.859 ns Register:PC_reg\|Output\[0\]~6 2 COMB LCCOMB_X4_Y19_N18 2 " "Info: 2: + IC(0.364 ns) + CELL(0.495 ns) = 0.859 ns; Loc. = LCCOMB_X4_Y19_N18; Fanout = 2; COMB Node = 'Register:PC_reg\|Output\[0\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { Register:PC_reg|Output[0] Register:PC_reg|Output[0]~6 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.939 ns Register:PC_reg\|Output\[1\]~8 3 COMB LCCOMB_X4_Y19_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.939 ns; Loc. = LCCOMB_X4_Y19_N20; Fanout = 2; COMB Node = 'Register:PC_reg\|Output\[1\]~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Register:PC_reg|Output[0]~6 Register:PC_reg|Output[1]~8 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.019 ns Register:PC_reg\|Output\[2\]~10 4 COMB LCCOMB_X4_Y19_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.019 ns; Loc. = LCCOMB_X4_Y19_N22; Fanout = 2; COMB Node = 'Register:PC_reg\|Output\[2\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Register:PC_reg|Output[1]~8 Register:PC_reg|Output[2]~10 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.099 ns Register:PC_reg\|Output\[3\]~12 5 COMB LCCOMB_X4_Y19_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.099 ns; Loc. = LCCOMB_X4_Y19_N24; Fanout = 1; COMB Node = 'Register:PC_reg\|Output\[3\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Register:PC_reg|Output[2]~10 Register:PC_reg|Output[3]~12 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.557 ns Register:PC_reg\|Output\[4\]~13 6 COMB LCCOMB_X4_Y19_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 1.557 ns; Loc. = LCCOMB_X4_Y19_N26; Fanout = 1; COMB Node = 'Register:PC_reg\|Output\[4\]~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Register:PC_reg|Output[3]~12 Register:PC_reg|Output[4]~13 } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.653 ns Register:PC_reg\|Output\[4\] 7 REG LCFF_X4_Y19_N27 2 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 1.653 ns; Loc. = LCFF_X4_Y19_N27; Fanout = 2; REG Node = 'Register:PC_reg\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Register:PC_reg|Output[4]~13 Register:PC_reg|Output[4] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.289 ns ( 77.98 % ) " "Info: Total cell delay = 1.289 ns ( 77.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.364 ns ( 22.02 % ) " "Info: Total interconnect delay = 0.364 ns ( 22.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { Register:PC_reg|Output[0] Register:PC_reg|Output[0]~6 Register:PC_reg|Output[1]~8 Register:PC_reg|Output[2]~10 Register:PC_reg|Output[3]~12 Register:PC_reg|Output[4]~13 Register:PC_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.653 ns" { Register:PC_reg|Output[0] {} Register:PC_reg|Output[0]~6 {} Register:PC_reg|Output[1]~8 {} Register:PC_reg|Output[2]~10 {} Register:PC_reg|Output[3]~12 {} Register:PC_reg|Output[4]~13 {} Register:PC_reg|Output[4] {} } { 0.000ns 0.364ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.847 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns Register:PC_reg\|Output\[4\] 3 REG LCFF_X4_Y19_N27 2 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y19_N27; Fanout = 2; REG Node = 'Register:PC_reg\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { Clock~clkctrl Register:PC_reg|Output[4] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { Clock Clock~clkctrl Register:PC_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.847 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns Register:PC_reg\|Output\[0\] 3 REG LCFF_X4_Y19_N19 3 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y19_N19; Fanout = 3; REG Node = 'Register:PC_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { Clock Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { Clock Clock~clkctrl Register:PC_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { Clock Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { Register:PC_reg|Output[0] Register:PC_reg|Output[0]~6 Register:PC_reg|Output[1]~8 Register:PC_reg|Output[2]~10 Register:PC_reg|Output[3]~12 Register:PC_reg|Output[4]~13 Register:PC_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.653 ns" { Register:PC_reg|Output[0] {} Register:PC_reg|Output[0]~6 {} Register:PC_reg|Output[1]~8 {} Register:PC_reg|Output[2]~10 {} Register:PC_reg|Output[3]~12 {} Register:PC_reg|Output[4]~13 {} Register:PC_reg|Output[4] {} } { 0.000ns 0.364ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { Clock Clock~clkctrl Register:PC_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { Clock Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register:PC_reg|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { Register:PC_reg|Output[4] {} } {  } {  } "" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Register:PC_reg\|Output\[0\] JMPmux Clock 4.764 ns register " "Info: tsu for register \"Register:PC_reg\|Output\[0\]\" (data pin = \"JMPmux\", clock pin = \"Clock\") is 4.764 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.649 ns + Longest pin register " "Info: + Longest pin to register delay is 7.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns JMPmux 1 PIN PIN_B9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_B9; Fanout = 5; PIN Node = 'JMPmux'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { JMPmux } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.046 ns) + CELL(0.740 ns) 7.649 ns Register:PC_reg\|Output\[0\] 2 REG LCFF_X4_Y19_N19 3 " "Info: 2: + IC(6.046 ns) + CELL(0.740 ns) = 7.649 ns; Loc. = LCFF_X4_Y19_N19; Fanout = 3; REG Node = 'Register:PC_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.786 ns" { JMPmux Register:PC_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.603 ns ( 20.96 % ) " "Info: Total cell delay = 1.603 ns ( 20.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.046 ns ( 79.04 % ) " "Info: Total interconnect delay = 6.046 ns ( 79.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.649 ns" { JMPmux Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.649 ns" { JMPmux {} JMPmux~combout {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 6.046ns } { 0.000ns 0.863ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.847 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns Register:PC_reg\|Output\[0\] 3 REG LCFF_X4_Y19_N19 3 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y19_N19; Fanout = 3; REG Node = 'Register:PC_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { Clock Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.649 ns" { JMPmux Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.649 ns" { JMPmux {} JMPmux~combout {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 6.046ns } { 0.000ns 0.863ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { Clock Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock outputMux2\[1\] Register:PC_reg\|Output\[1\] 8.483 ns register " "Info: tco from clock \"Clock\" to destination pin \"outputMux2\[1\]\" through register \"Register:PC_reg\|Output\[1\]\" is 8.483 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.847 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns Register:PC_reg\|Output\[1\] 3 REG LCFF_X4_Y19_N21 3 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y19_N21; Fanout = 3; REG Node = 'Register:PC_reg\|Output\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { Clock~clkctrl Register:PC_reg|Output[1] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { Clock Clock~clkctrl Register:PC_reg|Output[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.359 ns + Longest register pin " "Info: + Longest register to pin delay is 5.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register:PC_reg\|Output\[1\] 1 REG LCFF_X4_Y19_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y19_N21; Fanout = 3; REG Node = 'Register:PC_reg\|Output\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register:PC_reg|Output[1] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.545 ns) 1.425 ns Multiplexer:mux2\|oDat\[1\]~1 2 COMB LCCOMB_X1_Y19_N0 1 " "Info: 2: + IC(0.880 ns) + CELL(0.545 ns) = 1.425 ns; Loc. = LCCOMB_X1_Y19_N0; Fanout = 1; COMB Node = 'Multiplexer:mux2\|oDat\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.425 ns" { Register:PC_reg|Output[1] Multiplexer:mux2|oDat[1]~1 } "NODE_NAME" } } { "Multiplexer.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(2.830 ns) 5.359 ns outputMux2\[1\] 3 PIN PIN_H4 0 " "Info: 3: + IC(1.104 ns) + CELL(2.830 ns) = 5.359 ns; Loc. = PIN_H4; Fanout = 0; PIN Node = 'outputMux2\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.934 ns" { Multiplexer:mux2|oDat[1]~1 outputMux2[1] } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 62.98 % ) " "Info: Total cell delay = 3.375 ns ( 62.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.984 ns ( 37.02 % ) " "Info: Total interconnect delay = 1.984 ns ( 37.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { Register:PC_reg|Output[1] Multiplexer:mux2|oDat[1]~1 outputMux2[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.359 ns" { Register:PC_reg|Output[1] {} Multiplexer:mux2|oDat[1]~1 {} outputMux2[1] {} } { 0.000ns 0.880ns 1.104ns } { 0.000ns 0.545ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { Clock Clock~clkctrl Register:PC_reg|Output[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[1] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.359 ns" { Register:PC_reg|Output[1] Multiplexer:mux2|oDat[1]~1 outputMux2[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.359 ns" { Register:PC_reg|Output[1] {} Multiplexer:mux2|oDat[1]~1 {} outputMux2[1] {} } { 0.000ns 0.880ns 1.104ns } { 0.000ns 0.545ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Meminst outputMux2\[4\] 11.296 ns Longest " "Info: Longest tpd from source pin \"Meminst\" to destination pin \"outputMux2\[4\]\" is 11.296 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns Meminst 1 PIN PIN_AB5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB5; Fanout = 5; PIN Node = 'Meminst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Meminst } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.157 ns) + CELL(0.521 ns) 7.551 ns Multiplexer:mux2\|oDat\[4\]~4 2 COMB LCCOMB_X1_Y19_N6 1 " "Info: 2: + IC(6.157 ns) + CELL(0.521 ns) = 7.551 ns; Loc. = LCCOMB_X1_Y19_N6; Fanout = 1; COMB Node = 'Multiplexer:mux2\|oDat\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.678 ns" { Meminst Multiplexer:mux2|oDat[4]~4 } "NODE_NAME" } } { "Multiplexer.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Multiplexer.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(2.860 ns) 11.296 ns outputMux2\[4\] 3 PIN PIN_C2 0 " "Info: 3: + IC(0.885 ns) + CELL(2.860 ns) = 11.296 ns; Loc. = PIN_C2; Fanout = 0; PIN Node = 'outputMux2\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.745 ns" { Multiplexer:mux2|oDat[4]~4 outputMux2[4] } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.254 ns ( 37.66 % ) " "Info: Total cell delay = 4.254 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.042 ns ( 62.34 % ) " "Info: Total interconnect delay = 7.042 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.296 ns" { Meminst Multiplexer:mux2|oDat[4]~4 outputMux2[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.296 ns" { Meminst {} Meminst~combout {} Multiplexer:mux2|oDat[4]~4 {} outputMux2[4] {} } { 0.000ns 0.000ns 6.157ns 0.885ns } { 0.000ns 0.873ns 0.521ns 2.860ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Register:PC_reg\|Output\[0\] PCload Clock -0.219 ns register " "Info: th for register \"Register:PC_reg\|Output\[0\]\" (data pin = \"PCload\", clock pin = \"Clock\") is -0.219 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.847 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns Register:PC_reg\|Output\[0\] 3 REG LCFF_X4_Y19_N19 3 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X4_Y19_N19; Fanout = 3; REG Node = 'Register:PC_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { Clock Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.352 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.352 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns PCload 1 PIN PIN_L1 5 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 5; PIN Node = 'PCload'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCload } "NODE_NAME" } } { "InsCycOp.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/InsCycOp.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.758 ns) 3.352 ns Register:PC_reg\|Output\[0\] 2 REG LCFF_X4_Y19_N19 3 " "Info: 2: + IC(1.568 ns) + CELL(0.758 ns) = 3.352 ns; Loc. = LCFF_X4_Y19_N19; Fanout = 3; REG Node = 'Register:PC_reg\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.326 ns" { PCload Register:PC_reg|Output[0] } "NODE_NAME" } } { "Register.v" "" { Text "C:/Users/Student/Desktop/ASIC/Lab2/Datapath/InsCycOp/Register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 53.22 % ) " "Info: Total cell delay = 1.784 ns ( 53.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.568 ns ( 46.78 % ) " "Info: Total interconnect delay = 1.568 ns ( 46.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { PCload Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.352 ns" { PCload {} PCload~combout {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 1.568ns } { 0.000ns 1.026ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { Clock Clock~clkctrl Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { Clock {} Clock~combout {} Clock~clkctrl {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { PCload Register:PC_reg|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.352 ns" { PCload {} PCload~combout {} Register:PC_reg|Output[0] {} } { 0.000ns 0.000ns 1.568ns } { 0.000ns 1.026ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 24 16:40:23 2015 " "Info: Processing ended: Tue Nov 24 16:40:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
