
---------- Begin Simulation Statistics ----------
final_tick                                 3877573000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 202016                       # Simulator instruction rate (inst/s)
host_mem_usage                                8612520                       # Number of bytes of host memory used
host_op_rate                                   353888                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    54.45                       # Real time elapsed on the host
host_tick_rate                               51217229                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000002                       # Number of instructions simulated
sim_ops                                      19269684                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002789                       # Number of seconds simulated
sim_ticks                                  2788848000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1148                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          11617488                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9233189                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17415167                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.557770                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.557770                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads             42244                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            48518                       # number of floating regfile writes
system.switch_cpus.idleCycles                   67525                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        71703                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1833274                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.356111                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3427184                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1124716                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          219960                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2379467                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        40189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1184842                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19460636                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2302468                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       159316                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18719367                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          1314                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          66577                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1312                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         1750                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        35379                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        36324                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          21163709                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18640431                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.638045                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13503404                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.341959                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18672522                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28973470                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        15870849                       # number of integer regfile writes
system.switch_cpus.ipc                       1.792855                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.792855                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        38353      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      15110916     80.04%     80.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       248221      1.31%     81.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2429      0.01%     81.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          614      0.00%     81.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     81.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     81.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     81.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     81.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     81.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     81.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     81.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     81.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     81.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           80      0.00%     81.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     81.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     81.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         2798      0.01%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     81.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2287521     12.12%     93.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1103878      5.85%     99.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        47453      0.25%     99.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        36423      0.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       18878686                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           95975                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads       184055                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        82995                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       104116                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              472326                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.025019                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          423102     89.58%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     89.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          26885      5.69%     95.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14154      3.00%     98.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         5357      1.13%     99.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         2828      0.60%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       19216684                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     43581084                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     18557436                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21403577                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19460636                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          18878686                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2045321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        25273                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      2443067                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5510171                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.426152                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.429110                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       916169     16.63%     16.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       566107     10.27%     26.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       724693     13.15%     40.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       665747     12.08%     52.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       591060     10.73%     62.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       637931     11.58%     74.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       762860     13.84%     88.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       429935      7.80%     96.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       215669      3.91%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5510171                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.384675                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       166915                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       130091                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2379467                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1184842                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         7239632                       # number of misc regfile reads
system.switch_cpus.numCycles                  5577696                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                    1566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9019                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              4                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.cpu.dcache.demand_hits::.switch_cpus.data      3151509                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3151509                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3151509                       # number of overall hits
system.cpu.dcache.overall_hits::total         3151509                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data          125                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            125                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data          125                       # number of overall misses
system.cpu.dcache.overall_misses::total           125                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      7153000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      7153000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      7153000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      7153000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3151634                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3151634                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3151634                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3151634                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000040                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000040                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data        57224                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        57224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data        57224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        57224                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           96                       # number of writebacks
system.cpu.dcache.writebacks::total                96                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           19                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          106                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          106                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          106                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          106                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      6070500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6070500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      6070500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      6070500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000034                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000034                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57268.867925                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57268.867925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 57268.867925                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57268.867925                       # average overall mshr miss latency
system.cpu.dcache.replacements                    106                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2089778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2089778                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data           44                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            44                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      1686500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1686500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2089822                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2089822                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 38329.545455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38329.545455                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           25                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data       685000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       685000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data        27400                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        27400                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1061731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1061731                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           81                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      5466500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5466500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1061812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1061812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000076                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 67487.654321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67487.654321                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      5385500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5385500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 66487.654321                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66487.654321                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3365674                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1130                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2978.472566                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   947.603363                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    76.396637                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.925394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.074606                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6303374                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6303374                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1549163                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1549163                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1549163                       # number of overall hits
system.cpu.icache.overall_hits::total         1549163                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         5096                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5096                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5096                       # number of overall misses
system.cpu.icache.overall_misses::total          5096                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    123038000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123038000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    123038000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123038000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1554259                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1554259                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1554259                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1554259                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.003279                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003279                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.003279                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003279                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 24144.034537                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24144.034537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 24144.034537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24144.034537                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           48                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4394                       # number of writebacks
system.cpu.icache.writebacks::total              4394                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          683                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          683                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          683                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          683                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4413                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4413                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4413                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4413                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    102999500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    102999500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    102999500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    102999500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002839                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002839                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002839                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002839                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 23340.018128                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23340.018128                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 23340.018128                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23340.018128                       # average overall mshr miss latency
system.cpu.icache.replacements                   4394                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1549163                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1549163                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5096                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5096                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    123038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123038000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1554259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1554259                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.003279                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003279                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 24144.034537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24144.034537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          683                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          683                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4413                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4413                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    102999500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    102999500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002839                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002839                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 23340.018128                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23340.018128                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1021.449251                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2323147                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5418                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            428.783130                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   336.802431                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   684.646820                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.328909                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.668600                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997509                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          540                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3112931                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3112931                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2788848000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst         3644                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data           29                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3673                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         3644                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data           29                       # number of overall hits
system.l2.overall_hits::total                    3673                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          769                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data           77                       # number of demand (read+write) misses
system.l2.demand_misses::total                    846                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          769                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data           77                       # number of overall misses
system.l2.overall_misses::total                   846                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     57995500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data      5601000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         63596500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     57995500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data      5601000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        63596500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         4413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          106                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4519                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         4413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          106                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4519                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.174258                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.726415                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.187210                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.174258                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.726415                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.187210                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 75416.775033                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 72740.259740                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75173.167849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 75416.775033                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 72740.259740                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75173.167849                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  65                       # number of writebacks
system.l2.writebacks::total                        65                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          769                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               846                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          769                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              846                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     50305500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data      4831000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     55136500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     50305500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data      4831000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     55136500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.174258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.726415                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.187210                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.174258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.726415                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187210                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 65416.775033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 62740.259740                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65173.167849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 65416.775033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 62740.259740                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65173.167849                       # average overall mshr miss latency
system.l2.replacements                            306                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           96                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               96                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           96                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           96                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4393                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4393                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4393                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4393                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           71                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  71                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      5155000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5155000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           81                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                81                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.876543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.876543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 72605.633803                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72605.633803                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           71                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             71                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      4445000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4445000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.876543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.876543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 62605.633803                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62605.633803                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         3644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3644                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     57995500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57995500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         4413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.174258                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.174258                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 75416.775033                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75416.775033                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          769                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     50305500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     50305500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.174258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.174258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 65416.775033                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65416.775033                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data       446000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       446000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data           25                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            25                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.240000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.240000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 74333.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74333.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            6                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            6                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data       386000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       386000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.240000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.240000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 64333.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64333.333333                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7311.297005                       # Cycle average of tags in use
system.l2.tags.total_refs                       23552                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7732                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.046042                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.383000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2367.016419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4253.601537                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   597.507784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    60.788265                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003953                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.288942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.519238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.072938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.007420                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.892492                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7426                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7341                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.906494                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     72998                       # Number of tag accesses
system.l2.tags.data_accesses                    72998                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        65.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples        77.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001187066500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2472                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 32                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         846                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         65                       # Number of write requests accepted
system.mem_ctrls.readBursts                       846                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       65                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   846                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   65                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    236.332393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    319.612265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             2                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.970563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.414214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             2                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   54144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     19.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2736553500                       # Total gap between requests
system.mem_ctrls.avgGap                    3003900.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        49216                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data         4928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         2176                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 17647430.049970455468                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1767037.859359850409                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 780250.483353700140                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          769                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data           77                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           65                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     18674000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data      1673500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   8055844500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     24283.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     21733.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 123936069.23                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        49216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data         4928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         54144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        49216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        49216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         4160                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         4160                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          769                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data           77                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            846                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           65                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            65                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     17647430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data      1767038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         19414468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     17647430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     17647430                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1491655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1491655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1491655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     17647430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data      1767038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        20906123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  846                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  34                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           81                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           17                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           33                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           58                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          116                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            3                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 4485000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               4230000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           20347500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5301.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24051.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 720                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 26                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.11                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           76.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          134                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   420.298507                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   257.124534                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   376.258630                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           33     24.63%     24.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           31     23.13%     47.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           15     11.19%     58.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511            9      6.72%     65.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            4      2.99%     68.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            6      4.48%     73.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            5      3.73%     76.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            2      1.49%     78.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           29     21.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          134                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 54144                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               2176                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               19.414468                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.780250                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.16                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          428400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          227700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        2399040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy         46980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 220041120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    118656330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    970968960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1312768530                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   470.720717                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2523163500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     93080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    172604500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          528360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          280830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        3641400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        130500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 220041120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    105592500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    981753120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1311967830                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   470.433609                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2551801000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     93080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    143967000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                775                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           65                       # Transaction distribution
system.membus.trans_dist::CleanEvict              237                       # Transaction distribution
system.membus.trans_dist::ReadExReq                71                       # Transaction distribution
system.membus.trans_dist::ReadExResp               71                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           775                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1994                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         1994                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1994                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        58304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        58304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   58304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               846                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     846    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 846                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             1676000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4470000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2078179                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1789708                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        82179                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1264499                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1261254                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.743377                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           18143                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        17471                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        16847                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          624                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           72                       # Number of mispredicted indirect branches.
system.switch_cpus.branchPred.tage.longestMatchProviderCorrect       666508                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.altMatchProviderCorrect        14032                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect         5755                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalProviderCorrect       739993                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.longestMatchProviderWrong        40390                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.altMatchProviderWrong        14378                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong         3460                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalProviderWrong        12821                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.altMatchProviderWouldHaveHit        15698                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.longestMatchProviderWouldHaveHit        10395                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::1       274540                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::2       175689                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::3        86372                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::4        83649                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::5        53149                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::6        40013                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.longestMatchProvider::7        21896                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.altMatchProvider::0       435599                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::1       115681                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::2        58278                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::3        50833                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::4        35534                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::5        24059                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::6        15324                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.commit.commitSquashedInsts      2045341                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        65089                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      5223634                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     3.333918                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     3.095093                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1145353     21.93%     21.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1174187     22.48%     44.40% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       269806      5.17%     49.57% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       654491     12.53%     62.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       303730      5.81%     67.91% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       145627      2.79%     70.70% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       119457      2.29%     72.99% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       209766      4.02%     77.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8      1201217     23.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      5223634                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000001                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       17415167                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3143599                       # Number of memory references committed
system.switch_cpus.commit.loads               2081995                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1739521                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating              73566                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            17366994                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         15487                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        36443      0.21%      0.21% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14002554     80.40%     80.61% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult       226662      1.30%     81.92% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         2429      0.01%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd          614      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu           68      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     81.93% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc         2798      0.02%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2048071     11.76%     93.71% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1025864      5.89%     99.60% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        33924      0.19%     99.79% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        35740      0.21%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     17415167                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1201217                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          1567662                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        730435                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           2892204                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        253290                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          66577                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1238452                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         17254                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       20346334                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         28641                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             2302609                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             1124924                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                    19                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                    13                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      1695824                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               11880692                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2078179                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1296244                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               3730662                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          167334                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1554259                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         19735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      5510171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.771198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.459592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          2132153     38.69%     38.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           118780      2.16%     40.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           121556      2.21%     43.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           319025      5.79%     48.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           365067      6.63%     55.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           344526      6.25%     61.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           160603      2.91%     64.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           273223      4.96%     69.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          1675238     30.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      5510171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.372587                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.130036                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             1554259                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                    41                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              212772                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          297462                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses          398                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         1750                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         123238                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   3877573000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          66577                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1706751                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          240116                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2996624                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        500099                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       20028582                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         12716                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         198770                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           1417                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         236436                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     26986557                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            51589851                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         31252756                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups             44350                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      23516782                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          3469472                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1160202                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 23482912                       # The number of ROB reads
system.switch_cpus.rob.writes                39208877                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           17415167                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp              4438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4394                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             251                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               81                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              81                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4413                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           25                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        13220                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          318                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 13538                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       563648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        12928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 576576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             306                       # Total snoops (count)
system.tol2bus.snoopTraffic                      4160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4825                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001036                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032178                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4820     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4825                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3877573000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            8999500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6619500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            159000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
