// Seed: 3508802146
module module_0 ();
  type_1(
      .id_0(1), .id_1(id_0)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout id_14;
  output id_13;
  inout id_12;
  output id_11;
  inout id_10;
  input id_9;
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  wire  id_14;
  logic id_15;
  logic id_16;
  logic id_17;
  logic id_18;
  logic id_19, id_20;
  logic id_21 = 1, id_22, id_23, id_24;
  assign id_2 = id_22;
  type_37(
      id_19
  );
  type_38 id_25 (1);
  logic id_26 = 1'd0;
  type_39(
      .id_0(1), .id_1(1), .id_2(!1), .id_3(id_14[1])
  );
  always id_4 <= #1 1'h0;
  type_40(
      .id_0(id_16 && id_16), .id_1(id_21), .id_2(1), .id_3(id_9), .id_4(id_14), .id_5(id_21)
  );
  assign id_19 = 1'b0;
  type_41(
      .id_0(1), .id_1(1), .id_2(id_16), .id_3(id_1), .id_4(id_22), .id_5(1'h0 - id_10)
  ); defparam id_27 = id_23, id_28 = ~1, id_29 = id_2;
endmodule
