// Seed: 1080060497
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    output wor  id_2
);
  generate
    assign id_0 = 1;
  endgenerate
  assign module_2.type_4 = 0;
  assign module_1.id_4   = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input uwire id_2,
    input wand id_3,
    input wand id_4
    , id_9,
    output supply0 id_5,
    input tri1 id_6,
    input wire id_7
);
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1
  );
  wire id_11;
  wire id_12;
endmodule
module module_2 (
    output supply1 id_0
    , id_10,
    input tri1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri1 id_6,
    output wor id_7,
    input tri id_8
);
  assign id_2 = id_5;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_7
  );
endmodule
