

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_L3'
================================================================
* Date:           Mon Jul  8 10:50:20 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.675 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      738|      738|  7.380 us|  7.380 us|  738|  738|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L3      |      736|      736|        21|          4|          1|   180|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     80|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    346|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    190|    -|
|Register         |        -|    -|     280|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     628|    648|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance                |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U20  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  206|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U21       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  140|    0|
    |uitofp_32ns_32_4_no_dsp_1_U22           |uitofp_32ns_32_4_no_dsp_1           |        0|   0|    0|    0|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                   |                                    |        0|   5|  348|  346|    0|
    +----------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_122_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln19_1_fu_143_p2  |         +|   0|  0|  26|          19|          19|
    |add_ln19_fu_132_p2    |         +|   0|  0|  26|          19|          19|
    |icmp_ln18_fu_116_p2   |      icmp|   0|  0|  11|           8|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  80|          55|          49|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  26|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1              |   9|          2|    8|         16|
    |ap_sig_allocacmp_sum_load         |   9|          2|   32|         64|
    |grp_fu_100_p0                     |  14|          3|   32|         96|
    |grp_fu_92_opcode                  |  14|          3|    2|          6|
    |grp_fu_92_p0                      |  14|          3|   32|         96|
    |grp_fu_92_p1                      |  14|          3|   32|         96|
    |k_fu_44                           |   9|          2|    8|         16|
    |sum_fu_40                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 190|         41|  187|        475|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |conv21_i_i_reg_234                |  32|   0|   32|          0|
    |conv_i_i_reg_229                  |  32|   0|   32|          0|
    |diff_reg_239                      |  32|   0|   32|          0|
    |icmp_ln18_reg_195                 |   1|   0|    1|          0|
    |image_load_1_reg_214              |  16|   0|   16|          0|
    |image_load_reg_209                |  16|   0|   16|          0|
    |k_fu_44                           |   8|   0|    8|          0|
    |mul_i_i_reg_245                   |  32|   0|   32|          0|
    |sum_fu_40                         |  32|   0|   32|          0|
    |icmp_ln18_reg_195                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 280|  32|  217|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L3|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L3|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L3|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L3|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L3|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L3|  return value|
|mul_ln19_1        |   in|   19|     ap_none|                            mul_ln19_1|        scalar|
|image_r_address0  |  out|   19|   ap_memory|                               image_r|         array|
|image_r_ce0       |  out|    1|   ap_memory|                               image_r|         array|
|image_r_q0        |   in|   16|   ap_memory|                               image_r|         array|
|image_r_address1  |  out|   19|   ap_memory|                               image_r|         array|
|image_r_ce1       |  out|    1|   ap_memory|                               image_r|         array|
|image_r_q1        |   in|   16|   ap_memory|                               image_r|         array|
|mul_ln19          |   in|   19|     ap_none|                              mul_ln19|        scalar|
|sum_out           |  out|   32|      ap_vld|                               sum_out|       pointer|
|sum_out_ap_vld    |  out|    1|      ap_vld|                               sum_out|       pointer|
+------------------+-----+-----+------------+--------------------------------------+--------------+

