$date
	Tue Apr 24 00:37:06 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fa_tb $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var wire 1 # ci $end
$var wire 1 $ b $end
$var wire 1 % a $end
$var reg 1 & ck $end
$var reg 3 ' i [2:0] $end
$var reg 1 ( rst $end
$scope module fa $end
$var wire 1 % a $end
$var wire 1 $ b $end
$var wire 1 # ci $end
$var wire 1 & ck $end
$var wire 1 ) gnd $end
$var wire 1 ( rst $end
$var wire 1 * vdd $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var wire 1 + _8_ $end
$var wire 1 , _7_ $end
$var wire 1 - _6_ $end
$var wire 1 . _5_ $end
$var wire 1 / _4_ $end
$var wire 1 0 _3_ $end
$var wire 1 1 _2_ $end
$var wire 1 2 _1_ $end
$var wire 1 3 _0_ $end
$scope module AND2X2_1 $end
$var wire 1 % A $end
$var wire 1 # B $end
$var wire 1 . Y $end
$upscope $end
$scope module AOI21X1_1 $end
$var wire 1 ( C $end
$var wire 1 4 I0_out $end
$var wire 1 5 I1_out $end
$var wire 1 3 Y $end
$var wire 1 - B $end
$var wire 1 0 A $end
$upscope $end
$scope module BUFX2_1 $end
$var wire 1 ) A $end
$var wire 1 " Y $end
$upscope $end
$scope module BUFX2_2 $end
$var wire 1 ! Y $end
$var wire 1 + A $end
$upscope $end
$scope module DFFPOSX1_1 $end
$var wire 1 & CLK $end
$var wire 1 3 D $end
$var wire 1 6 DS0000 $end
$var wire 1 7 P0002 $end
$var wire 1 + Q $end
$var reg 1 8 NOTIFIER $end
$upscope $end
$scope module INVX1_1 $end
$var wire 1 $ A $end
$var wire 1 , Y $end
$upscope $end
$scope module NAND2X1_1 $end
$var wire 1 % A $end
$var wire 1 # B $end
$var wire 1 9 I0_out $end
$var wire 1 1 Y $end
$upscope $end
$scope module NAND3X1_1 $end
$var wire 1 , A $end
$var wire 1 1 B $end
$var wire 1 : I1_out $end
$var wire 1 0 Y $end
$var wire 1 2 C $end
$upscope $end
$scope module NOR2X1_1 $end
$var wire 1 % A $end
$var wire 1 # B $end
$var wire 1 ; I0_out $end
$var wire 1 / Y $end
$upscope $end
$scope module OAI21X1_1 $end
$var wire 1 / A $end
$var wire 1 . B $end
$var wire 1 $ C $end
$var wire 1 < I0_out $end
$var wire 1 = I1_out $end
$var wire 1 - Y $end
$upscope $end
$scope module OR2X2_1 $end
$var wire 1 % A $end
$var wire 1 # B $end
$var wire 1 2 Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0=
1<
0;
0:
09
x8
z7
z6
15
14
03
02
11
10
1/
0.
1-
1,
z+
1*
0)
1(
b0 '
0&
0%
0$
0#
0"
z!
$end
#50000
0!
17
0+
06
1&
#100000
0(
0&
#150000
1&
#200000
13
05
04
0<
00
0/
1:
1;
12
1#
b1 '
0&
#250000
1!
07
1+
16
1&
#300000
13
0-
05
1=
04
1<
10
1/
0:
0,
0;
02
1$
0#
b10 '
0&
#350000
1&
#400000
03
15
14
1-
0=
0<
0/
1;
12
1#
b11 '
0&
#450000
0!
17
0+
06
1&
#500000
13
05
04
00
1:
1,
1%
0$
0#
b100 '
0&
#550000
1!
07
1+
16
1&
#600000
03
15
14
10
0:
1<
01
1.
19
1#
b101 '
0&
#650000
0!
17
0+
06
1&
#700000
03
15
14
1-
0<
11
0,
0=
0.
09
1$
0#
b110 '
0&
#750000
1&
#800000
13
05
04
0-
1=
1<
01
1.
19
1#
b111 '
0&
#850000
1!
07
1+
16
1&
#900000
0&
#950000
1&
#1000000
0&
#1050000
1&
#1100000
0&
#1150000
1&
#1200000
0&
#1250000
1&
#1300000
0&
