0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/lucas/Documents/fpga/lab4/lab4_1_2/lab4_1_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/lucas/Documents/fpga/lab4/lab4_1_2/lab4_1_2.srcs/sources_1/imports/Downloads/calc_even_parity_task_tb.v,1582165656,verilog,,,,calc_even_parity_task_tb,,,,,,,,
C:/Users/lucas/Documents/fpga/lab4/lab4_1_2/lab4_1_2.srcs/sources_1/new/calc_even_parity_task.v,1582166175,verilog,,C:/Users/lucas/Documents/fpga/lab4/lab4_1_2/lab4_1_2.srcs/sources_1/imports/Downloads/calc_even_parity_task_tb.v,,calc_even_parity_task,,,,,,,,
