0.7
2020.2
Nov 18 2020
09:47:47
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/BPUSrcCode/BHT.sv,1652179681,systemVerilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/BPUSrcCode/BTB.sv,,BHT,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/BPUSrcCode/BTB.sv,1652328631,systemVerilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/BPUSrcCode/BranchPrediction.sv,,BTB,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/BPUSrcCode/BranchPrediction.sv,1652594045,systemVerilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CacheSrcCode/cache.sv,,BranchPrediction,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/ALU.v,1649830368,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IdExSegReg/AddrEx.v,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/Parameters.v,ALU,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/BranchDecision.v,1649830368,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/CSR/CSR_EX.v,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/Parameters.v,BranchDecision,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/CSR/CSR_EX.v,1649830368,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/CSR/CSR_Regfile.v,,CSR_EX,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/CSR/CSR_Regfile.v,1649830368,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/ControllerDecoder.v,,CSR_Regfile,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/Cache/InstructionCache.v,1652594026,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/NPCGenerator.v,,InstructionCache,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/ControllerDecoder.v,1649830368,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IdExSegReg/CtrlEx.v,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/Parameters.v,ControllerDecoder,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/DataExtend.v,1649830368,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/GeneralRegister.v,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/Parameters.v,DataExtend,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/ExMemSegReg/AddrMem.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/MemWbSegReg/AddrWb.v,,Addr_MEM,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/ExMemSegReg/CtrlMem.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/MemWbSegReg/CtrlWb.v,,Ctrl_MEM,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/ExMemSegReg/Reg2Mem.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/ExMemSegReg/Result.v,,Reg2_MEM,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/ExMemSegReg/Result.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/MemWbSegReg/WbData.v,,Result_MEM,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/GeneralRegister.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/Hazard.v,,RegisterFile,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/Hazard.v,1652009895,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IfIdSegReg/IR.v,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/Parameters.v,HarzardUnit,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IdExSegReg/AddrEx.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/ExMemSegReg/AddrMem.v,,Addr_EX,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IdExSegReg/BrTarget.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/BranchDecision.v,,BR_Target_EX,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IdExSegReg/CtrlEx.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/ExMemSegReg/CtrlMem.v,,Ctrl_EX,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IdExSegReg/Imm.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/ImmExtend.v,,Imm_EX,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IdExSegReg/Op1.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/PC.v,,Op1_EX,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IdExSegReg/PcEx.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IfIdSegReg/PcId.v,,PC_EX,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IdExSegReg/Reg2Ex.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/ExMemSegReg/Reg2Mem.v,,Reg2_EX,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IfIdSegReg/IR.v,1650603355,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IdExSegReg/Imm.v,,IR_ID,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IfIdSegReg/PcId.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/RV32ICore.v,,PC_ID,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/ImmExtend.v,1649830368,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/Cache/InstructionCache.v,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/Parameters.v,ImmExtend,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/MemWbSegReg/AddrWb.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IdExSegReg/BrTarget.v,,Addr_WB,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/MemWbSegReg/CtrlWb.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/DataExtend.v,,Ctrl_WB,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/MemWbSegReg/WbData.v,1651392312,verilog,,,,WB_Data_WB,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/NPCGenerator.v,1649830368,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IdExSegReg/Op1.v,,NPC_Generator,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/PC.v,1647914790,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IdExSegReg/PcEx.v,,PC_IF,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/Parameters.v,1647914790,verilog,,,,,,,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/RV32ICore.v,1652180394,verilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CPUSrcCode/IdExSegReg/Reg2Ex.v,,RV32ICore,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CacheSrcCode/cache.sv,1652180648,systemVerilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CacheSrcCode/main_mem.sv,,cache,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CacheSrcCode/main_mem.sv,1651542901,systemVerilog,,D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CacheSrcCode/mem.sv,,main_mem,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/CacheSrcCode/mem.sv,1652589722,systemVerilog,,,,mem,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Src/Simulation/cpu_tb.v,1651542887,verilog,,,,cpu_tb,,uvm,,,,,,
D:/USTC/CA2022/Lab/calab-verilog/Lab4/Vivado_project/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
