// Seed: 3461293921
module module_0 #(
    parameter id_2 = 32'd99,
    parameter id_3 = 32'd96,
    parameter id_7 = 32'd59
) ();
  logic id_1;
  logic _id_2;
  wire [id_2 : ""] _id_3, id_4[id_3 : -1];
  wire id_5, id_6, _id_7, id_8;
  wire id_9;
  logic [7:0] id_10, id_11;
  always if (-1) id_10[1 : id_7] <= id_7;
  assign id_6 = id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd21,
    parameter id_4 = 32'd42,
    parameter id_6 = 32'd68
) (
    input supply0 id_0[-1 'd0 : 1],
    output wand id_1,
    output wor id_2,
    input wor _id_3,
    input wor _id_4,
    output wire id_5,
    input tri1 _id_6
);
  logic [7:0][id_3 : 1] id_8 = id_8;
  initial $unsigned(61);
  ;
  module_0 modCall_1 ();
  parameter [id_6 : id_4] id_9 = 1 + 1;
  assign id_1 = -1;
  wire id_10 = id_4;
  localparam id_11 = -"";
  assign id_8[-1] = 1'b0;
  assign id_5 = id_11;
  assign id_1 = -1;
  assign id_8 = id_11;
endmodule
