
*** Running vivado
    with args -log one_wire_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source one_wire_wrapper.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source one_wire_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/users/2023/Vivado/2023.1/data/ip'.
Command: link_design -top one_wire_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_axi_uartlite_0_2/one_wire_axi_uartlite_0_2.dcp' for cell 'one_wire_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_processing_system7_0_1/one_wire_processing_system7_0_1.dcp' for cell 'one_wire_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_rst_ps7_0_50M_2/one_wire_rst_ps7_0_50M_2.dcp' for cell 'one_wire_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_xbar_0/one_wire_xbar_0.dcp' for cell 'one_wire_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_auto_pc_0/one_wire_auto_pc_0.dcp' for cell 'one_wire_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2519.277 ; gain = 0.000 ; free physical = 29111 ; free virtual = 77864
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_processing_system7_0_1/one_wire_processing_system7_0_1.xdc] for cell 'one_wire_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_processing_system7_0_1/one_wire_processing_system7_0_1.xdc] for cell 'one_wire_i/processing_system7_0/inst'
Parsing XDC File [/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_axi_uartlite_0_2/one_wire_axi_uartlite_0_2_board.xdc] for cell 'one_wire_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_axi_uartlite_0_2/one_wire_axi_uartlite_0_2_board.xdc] for cell 'one_wire_i/axi_uartlite_0/U0'
Parsing XDC File [/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_axi_uartlite_0_2/one_wire_axi_uartlite_0_2.xdc] for cell 'one_wire_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_axi_uartlite_0_2/one_wire_axi_uartlite_0_2.xdc] for cell 'one_wire_i/axi_uartlite_0/U0'
Parsing XDC File [/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_rst_ps7_0_50M_2/one_wire_rst_ps7_0_50M_2_board.xdc] for cell 'one_wire_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_rst_ps7_0_50M_2/one_wire_rst_ps7_0_50M_2_board.xdc] for cell 'one_wire_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_rst_ps7_0_50M_2/one_wire_rst_ps7_0_50M_2.xdc] for cell 'one_wire_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/jmakwana/onewire/onewire.gen/sources_1/bd/one_wire/ip/one_wire_rst_ps7_0_50M_2/one_wire_rst_ps7_0_50M_2.xdc] for cell 'one_wire_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/jmakwana/onewire/onewire.srcs/constrs_1/new/one_wire_constraints.xdc]
Finished Parsing XDC File [/home/jmakwana/onewire/onewire.srcs/constrs_1/new/one_wire_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.766 ; gain = 0.000 ; free physical = 28993 ; free virtual = 77750
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2798.766 ; gain = 0.000 ; free physical = 28961 ; free virtual = 77718

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13e3e2d89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3250.352 ; gain = 451.586 ; free physical = 28536 ; free virtual = 77289

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c0da66f4

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3545.211 ; gain = 0.000 ; free physical = 28244 ; free virtual = 77000
INFO: [Opt 31-389] Phase Retarget created 29 cells and removed 55 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 109d9a7a6

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3545.211 ; gain = 0.000 ; free physical = 28244 ; free virtual = 77000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 70 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10bb83c83

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3545.211 ; gain = 0.000 ; free physical = 28244 ; free virtual = 77000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 241 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10bb83c83

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3577.227 ; gain = 32.016 ; free physical = 28244 ; free virtual = 77000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ad2364f9

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3577.227 ; gain = 32.016 ; free physical = 28244 ; free virtual = 77000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9fae832c

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3577.227 ; gain = 32.016 ; free physical = 28244 ; free virtual = 77000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              29  |              55  |                                              1  |
|  Constant propagation         |               0  |              70  |                                              0  |
|  Sweep                        |               0  |             241  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3577.227 ; gain = 0.000 ; free physical = 28244 ; free virtual = 77000
Ending Logic Optimization Task | Checksum: 13104637e

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3577.227 ; gain = 32.016 ; free physical = 28244 ; free virtual = 77000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13104637e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3577.227 ; gain = 0.000 ; free physical = 28244 ; free virtual = 77000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13104637e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3577.227 ; gain = 0.000 ; free physical = 28244 ; free virtual = 77000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3577.227 ; gain = 0.000 ; free physical = 28244 ; free virtual = 77000
Ending Netlist Obfuscation Task | Checksum: 13104637e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3577.227 ; gain = 0.000 ; free physical = 28244 ; free virtual = 77000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file one_wire_wrapper_drc_opted.rpt -pb one_wire_wrapper_drc_opted.pb -rpx one_wire_wrapper_drc_opted.rpx
Command: report_drc -file one_wire_wrapper_drc_opted.rpt -pb one_wire_wrapper_drc_opted.pb -rpx one_wire_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jmakwana/onewire/onewire.runs/impl_1/one_wire_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28225 ; free virtual = 76983
INFO: [Common 17-1381] The checkpoint '/home/jmakwana/onewire/onewire.runs/impl_1/one_wire_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76985
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7fe34f2c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76985
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76985

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 81bdfbb7

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28230 ; free virtual = 76984

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c7aeb26b

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28229 ; free virtual = 76984

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c7aeb26b

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28229 ; free virtual = 76984
Phase 1 Placer Initialization | Checksum: c7aeb26b

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28229 ; free virtual = 76984

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d67afecb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28217 ; free virtual = 76972

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1655882c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28227 ; free virtual = 76982

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1655882c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28227 ; free virtual = 76982

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: c944c7c7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28224 ; free virtual = 76979

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 20 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 8 nets or LUTs. Breaked 0 LUT, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28225 ; free virtual = 76980

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              8  |                     8  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              8  |                     8  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 25253bb38

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28225 ; free virtual = 76980
Phase 2.4 Global Placement Core | Checksum: 16ffab9de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28225 ; free virtual = 76980
Phase 2 Global Placement | Checksum: 16ffab9de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28225 ; free virtual = 76980

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fc5a51fb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28225 ; free virtual = 76979

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2a5abb3a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28231 ; free virtual = 76979

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 26f7aef6c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28231 ; free virtual = 76979

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27dbb67a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28231 ; free virtual = 76979

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1dcf812c2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28231 ; free virtual = 76979

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13a5370d6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28231 ; free virtual = 76979

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14e5040f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28231 ; free virtual = 76979
Phase 3 Detail Placement | Checksum: 14e5040f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28231 ; free virtual = 76979

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cea9d333

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=13.634 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: eb21247b

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76975
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: eb21247b

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76975
Phase 4.1.1.1 BUFG Insertion | Checksum: cea9d333

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76975

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=13.634. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: c2535d60

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76975

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76975
Phase 4.1 Post Commit Optimization | Checksum: c2535d60

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76975

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c2535d60

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76975

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c2535d60

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76975
Phase 4.3 Placer Reporting | Checksum: c2535d60

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76975

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76975

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76975
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 153d3f248

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76975
Ending Placer Task | Checksum: cb80a511

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76975
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file one_wire_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28226 ; free virtual = 76974
INFO: [runtcl-4] Executing : report_utilization -file one_wire_wrapper_utilization_placed.rpt -pb one_wire_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file one_wire_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28225 ; free virtual = 76975
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28218 ; free virtual = 76971
INFO: [Common 17-1381] The checkpoint '/home/jmakwana/onewire/onewire.runs/impl_1/one_wire_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28216 ; free virtual = 76967
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3665.270 ; gain = 0.000 ; free physical = 28194 ; free virtual = 76951
INFO: [Common 17-1381] The checkpoint '/home/jmakwana/onewire/onewire.runs/impl_1/one_wire_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2570ace8 ConstDB: 0 ShapeSum: a60ff829 RouteDB: 0
Post Restoration Checksum: NetGraph: c32db3c6 | NumContArr: cd779790 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1a9afa103

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3772.805 ; gain = 75.957 ; free physical = 28076 ; free virtual = 76828

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a9afa103

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3772.805 ; gain = 75.957 ; free physical = 28076 ; free virtual = 76828

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a9afa103

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3772.805 ; gain = 75.957 ; free physical = 28076 ; free virtual = 76828
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 194237c5b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.675 | TNS=0.000  | WHS=-0.175 | THS=-20.501|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1202
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1202
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 197b288ef

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 197b288ef

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806
Phase 3 Initial Routing | Checksum: 1691ffc5a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.709 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16d1e6477

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.709 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18c0f87b6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.709 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 181847192

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806
Phase 4 Rip-up And Reroute | Checksum: 181847192

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 181847192

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 181847192

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806
Phase 5 Delay and Skew Optimization | Checksum: 181847192

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22467e341

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.723 | TNS=0.000  | WHS=0.064  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 229c4a3f2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806
Phase 6 Post Hold Fix | Checksum: 229c4a3f2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.133789 %
  Global Horizontal Routing Utilization  = 0.161596 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 184b9f646

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 184b9f646

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11f0588fc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28055 ; free virtual = 76806

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.723 | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 11f0588fc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28054 ; free virtual = 76806
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 16b6f16e0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28054 ; free virtual = 76806

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3793.688 ; gain = 96.840 ; free physical = 28054 ; free virtual = 76806

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3793.688 ; gain = 128.418 ; free physical = 28054 ; free virtual = 76806
INFO: [runtcl-4] Executing : report_drc -file one_wire_wrapper_drc_routed.rpt -pb one_wire_wrapper_drc_routed.pb -rpx one_wire_wrapper_drc_routed.rpx
Command: report_drc -file one_wire_wrapper_drc_routed.rpt -pb one_wire_wrapper_drc_routed.pb -rpx one_wire_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jmakwana/onewire/onewire.runs/impl_1/one_wire_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file one_wire_wrapper_methodology_drc_routed.rpt -pb one_wire_wrapper_methodology_drc_routed.pb -rpx one_wire_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file one_wire_wrapper_methodology_drc_routed.rpt -pb one_wire_wrapper_methodology_drc_routed.pb -rpx one_wire_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jmakwana/onewire/onewire.runs/impl_1/one_wire_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file one_wire_wrapper_power_routed.rpt -pb one_wire_wrapper_power_summary_routed.pb -rpx one_wire_wrapper_power_routed.rpx
Command: report_power -file one_wire_wrapper_power_routed.rpt -pb one_wire_wrapper_power_summary_routed.pb -rpx one_wire_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file one_wire_wrapper_route_status.rpt -pb one_wire_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file one_wire_wrapper_timing_summary_routed.rpt -pb one_wire_wrapper_timing_summary_routed.pb -rpx one_wire_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file one_wire_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file one_wire_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file one_wire_wrapper_bus_skew_routed.rpt -pb one_wire_wrapper_bus_skew_routed.pb -rpx one_wire_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3910.500 ; gain = 0.000 ; free physical = 27984 ; free virtual = 76739
INFO: [Common 17-1381] The checkpoint '/home/jmakwana/onewire/onewire.runs/impl_1/one_wire_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force one_wire_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./one_wire_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 4228.543 ; gain = 318.043 ; free physical = 27551 ; free virtual = 76309
INFO: [Common 17-206] Exiting Vivado at Fri Jun 16 11:35:32 2023...
