<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
             Lattice Mapping Report File for Design Module 'top'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     music_player_impl1.ngd -o music_player_impl1_map.ncd -pr
     music_player_impl1.prf -mp music_player_impl1.mrp -lpf C:/Users/Argon/Deskt
     op/Verilog/music_uart_player/impl1/music_player_impl1.lpf -lpf
     C:/Users/Argon/Desktop/Verilog/music_uart_player/music_player.lpf -c 0 -gui
     
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  02/21/21  00:23:49


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    205 out of  4635 (4%)
      PFU registers:          205 out of  4320 (5%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       201 out of  2160 (9%)
      SLICEs as Logic/ROM:    201 out of  2160 (9%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         96 out of  2160 (4%)
   Number of LUT4s:        395 out of  4320 (9%)
      Number used as logic LUTs:        203
      Number used as distributed RAM:     0
      Number used as ripple logic:      192
      Number used as shift registers:     0
   Number of PIO sites used: 7 + 4(JTAG) out of 105 (10%)
   Number of block RAMs:  1 out of 10 (10%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net divide_1ms/clk_p: 31 loads, 31 rising, 0 falling (Driver:
     divide_1ms/clk_p_35 )

     Net sys_clk_c: 90 loads, 90 rising, 0 falling (Driver: PIO sys_clk )
   Number of Clock Enables:  21
     Net clk_p_enable_1: 1 loads, 1 LSLICEs
     Net clk_p_enable_29: 2 loads, 2 LSLICEs
     Net clk_p_enable_28: 2 loads, 2 LSLICEs
     Net sys_rst_n_c: 4 loads, 3 LSLICEs
     Net clk_p_enable_40: 9 loads, 9 LSLICEs
     Net clk_p_enable_36: 1 loads, 1 LSLICEs
     Net clk_p_enable_15: 1 loads, 1 LSLICEs
     Net clk_p_enable_16: 1 loads, 1 LSLICEs
     Net clk_p_enable_17: 1 loads, 1 LSLICEs
     Net clk_p_enable_18: 1 loads, 1 LSLICEs
     Net clk_p_enable_19: 1 loads, 1 LSLICEs
     Net clk_p_enable_20: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_46: 4 loads, 4 LSLICEs
     Net clk_p_enable_38: 5 loads, 5 LSLICEs
     Net sys_clk_c_enable_50: 1 loads, 1 LSLICEs
     Net clk_p_enable_32: 1 loads, 1 LSLICEs
     Net u_uart_recv/sys_clk_c_enable_49: 4 loads, 4 LSLICEs
     Net u_uart_recv/sys_clk_c_enable_8: 2 loads, 2 LSLICEs
     Net u_uart_recv/sys_clk_c_enable_48: 8 loads, 8 LSLICEs
     Net u_uart_send/sys_clk_c_enable_47: 8 loads, 8 LSLICEs
     Net u_uart_send/sys_clk_c_enable_39: 1 loads, 1 LSLICEs
   Number of LSRs:  10
     Net n2946: 9 loads, 9 LSLICEs
     Net n2961: 5 loads, 5 LSLICEs
     Net n4696: 1 loads, 1 LSLICEs
     Net uart_tx_busy: 9 loads, 9 LSLICEs
     Net u_uart_recv/n2937: 9 loads, 9 LSLICEs
     Net u_uart_recv/rx_flag: 14 loads, 14 LSLICEs
     Net u_uart_recv/uart_data_7__N_198: 4 loads, 4 LSLICEs
     Net u_uart_send/n2944: 9 loads, 9 LSLICEs
     Net divide_1ms/n2941: 17 loads, 17 LSLICEs
     Net m_beep/n1378: 10 loads, 10 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net music_cnt_2: 32 loads
     Net music_cnt_1: 31 loads
     Net music_cnt_5: 30 loads
     Net music_cnt_3: 25 loads
     Net music_cnt_6: 22 loads
     Net divide_1ms/n2941: 17 loads
     Net u_uart_recv/rx_flag: 17 loads
     Net cnt_run_1: 16 loads
     Net uart_tx_busy: 13 loads
     Net recv_done_d0: 11 loads




   Number of warnings:  1
   Number of errors:    0
     







<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: The reset of EBR 'm_beep/tone_4__I_0' cannot be controlled. The
     local reset is not connected to any control signal and set to GND. The
     global reset is disabled via GSR property. To control the EBR reset, either
     connect the local reset to a control signal or force the GSR property to be
     enabled.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| uart_rxd            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| switch_1            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_rst_n           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_clk             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| blink               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| beep                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_txd            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Signal u_uart_send/n4945 was merged into signal uart_tx_busy
Signal u_uart_recv/n2938 was merged into signal u_uart_recv/uart_data_7__N_198
Signal u_uart_recv/n1913 was merged into signal u_uart_recv/rx_flag
Signal VCC_net undriven or does not drive anything - clipped.
Signal m_beep/time_cnt_905_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal m_beep/time_cnt_905_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal m_beep/add_814_19/CO undriven or does not drive anything - clipped.
Signal m_beep/time_cnt_905_add_4_19/S1 undriven or does not drive anything -
     clipped.
Signal m_beep/time_cnt_905_add_4_19/CO undriven or does not drive anything -
     clipped.
Signal m_beep/add_814_1/S0 undriven or does not drive anything - clipped.
Signal m_beep/add_814_1/CI undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_26/S1 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_26/S0 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_28/S0 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_28/CO undriven or does not drive anything - clipped.
Signal divide_1ms/cnt_p_904_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal divide_1ms/cnt_p_904_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal divide_1ms/add_3355_2/S1 undriven or does not drive anything - clipped.

Signal divide_1ms/add_3355_2/S0 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_2/CI undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_4/S1 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_4/S0 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_6/S1 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_6/S0 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_8/S1 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_8/S0 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_10/S1 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_10/S0 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_12/S1 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_12/S0 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_14/S1 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_14/S0 undriven or does not drive anything - clipped.
Signal divide_1ms/cnt_p_904_add_4_33/S1 undriven or does not drive anything -
     clipped.
Signal divide_1ms/cnt_p_904_add_4_33/CO undriven or does not drive anything -
     clipped.
Signal divide_1ms/add_3355_16/S1 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_16/S0 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_18/S1 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_18/S0 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_20/S1 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_20/S0 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_22/S1 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_22/S0 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_24/S1 undriven or does not drive anything - clipped.
Signal divide_1ms/add_3355_24/S0 undriven or does not drive anything - clipped.
Signal u_uart_send/clk_cnt_907_add_4_17/S1 undriven or does not drive anything -
     clipped.
Signal u_uart_send/clk_cnt_907_add_4_17/CO undriven or does not drive anything -
     clipped.
Signal u_uart_send/clk_cnt_907_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u_uart_send/clk_cnt_907_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal u_uart_recv/clk_cnt_909_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u_uart_recv/clk_cnt_909_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal u_uart_recv/clk_cnt_909_add_4_17/S1 undriven or does not drive anything -
     clipped.
Signal u_uart_recv/clk_cnt_909_add_4_17/CO undriven or does not drive anything -
     clipped.
Signal add_109_1/S0 undriven or does not drive anything - clipped.
Signal add_109_1/CI undriven or does not drive anything - clipped.
Signal sub_817_add_2_7/S1 undriven or does not drive anything - clipped.
Signal sub_817_add_2_7/S0 undriven or does not drive anything - clipped.
Signal sub_817_add_2_1/S1 undriven or does not drive anything - clipped.
Signal sub_817_add_2_1/S0 undriven or does not drive anything - clipped.
Signal sub_817_add_2_1/CI undriven or does not drive anything - clipped.
Signal sub_817_add_2_9/S1 undriven or does not drive anything - clipped.
Signal sub_817_add_2_9/S0 undriven or does not drive anything - clipped.
Signal sub_817_add_2_11/S1 undriven or does not drive anything - clipped.
Signal sub_817_add_2_11/S0 undriven or does not drive anything - clipped.
Signal sub_817_add_2_3/S1 undriven or does not drive anything - clipped.

Signal sub_817_add_2_3/S0 undriven or does not drive anything - clipped.
Signal sub_817_add_2_13/S1 undriven or does not drive anything - clipped.
Signal sub_817_add_2_13/S0 undriven or does not drive anything - clipped.
Signal add_141_17/S1 undriven or does not drive anything - clipped.
Signal add_141_17/CO undriven or does not drive anything - clipped.
Signal add_109_9/S1 undriven or does not drive anything - clipped.
Signal add_109_9/CO undriven or does not drive anything - clipped.
Signal add_127_1/S0 undriven or does not drive anything - clipped.
Signal add_127_1/CI undriven or does not drive anything - clipped.
Signal sub_817_add_2_15/S0 undriven or does not drive anything - clipped.
Signal sub_817_add_2_15/CO undriven or does not drive anything - clipped.
Signal add_127_9/CO undriven or does not drive anything - clipped.
Signal add_141_1/S0 undriven or does not drive anything - clipped.
Signal add_141_1/CI undriven or does not drive anything - clipped.
Signal sub_817_add_2_5/S1 undriven or does not drive anything - clipped.
Signal sub_817_add_2_5/S0 undriven or does not drive anything - clipped.
Block u_uart_send/i2015_1_lut_rep_50 was optimized away.
Block u_uart_recv/i1903_1_lut was optimized away.
Block u_uart_recv/i946_1_lut was optimized away.
Block i2 was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>

/m_beep:
    EBRs: 1
    RAM SLICEs: 0
    Logic SLICEs: 22
    PFU Registers: 19
    -Contains EBR tone_4__I_0:  TYPE= PDPW8KC,  Width= 16,  Depth_R= 32,
         REGMODE= NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR=
         DISABLED

     



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: m_beep/tone_4__I_0
         Type: PDPW8KC



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'sys_rst_n_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property

-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'sys_rst_n_c' via the GSR component.

     Type and number of components of the type: 
   Register = 35 
   PDPW8KC = 1

     Type and instance name of component: 
   Register : state_back_i0_i0
   Register : cnt_delay_i0_i4
   Register : cnt_delay_i0_i5
   Register : cnt_delay_i0_i6
   Register : cnt_delay_i0_i7
   Register : cnt_delay_i0_i8
   Register : cnt_delay_i0_i9
   Register : cnt_delay_i0_i10
   Register : cnt_delay_i0_i11
   Register : cnt_delay_i0_i12
   Register : cnt_delay_i0_i13
   Register : cnt_delay_i0_i14
   Register : cnt_delay_i0_i15
   Register : music_delay_i0_i2
   Register : music_delay_i0_i3
   Register : music_cnt_i0_i1
   Register : music_cnt_i0_i2
   Register : music_cnt_i0_i3
   Register : music_cnt_i0_i4
   Register : music_delay_i0_i8
   Register : music_cnt_i0_i5
   Register : music_cnt_i0_i6
   Register : music_delay_i0_i4
   Register : music_cnt_i0_i7
   Register : music_cnt_i0_i8
   Register : cnt_delay_i0_i0
   Register : cnt_delay_i0_i1
   Register : music_cnt_i0_i0
   Register : cnt_delay_i0_i2
   Register : music_note_i0_i4
   Register : cnt_delay_i0_i3
   Register : music_note_i0_i3
   Register : music_note_i0_i2
   Register : music_note_i0_i1
   Register : music_note_i0_i0
   PDPW8KC : m_beep/tone_4__I_0

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'sys_rst_n_c' via the GSR
     component.

     Type and number of components of the type: 

   Register = 131 

     Type and instance name of component: 
   Register : u_uart_recv/clk_cnt_909__i14
   Register : u_uart_recv/clk_cnt_909__i13
   Register : u_uart_recv/clk_cnt_909__i12
   Register : u_uart_recv/clk_cnt_909__i11
   Register : u_uart_recv/rxdata__i7
   Register : u_uart_recv/rxdata__i6
   Register : u_uart_recv/rxdata__i5
   Register : u_uart_recv/rxdata__i4
   Register : u_uart_recv/rxdata__i3
   Register : u_uart_recv/rxdata__i2
   Register : u_uart_recv/rxdata__i1
   Register : u_uart_recv/rx_cnt_FSM_i14
   Register : u_uart_recv/rx_cnt_FSM_i13
   Register : u_uart_recv/rx_cnt_FSM_i12
   Register : u_uart_recv/rx_cnt_FSM_i11
   Register : u_uart_recv/rx_cnt_FSM_i10
   Register : u_uart_recv/rx_cnt_FSM_i9
   Register : u_uart_recv/rx_cnt_FSM_i8
   Register : u_uart_recv/rx_cnt_FSM_i7
   Register : u_uart_recv/rx_cnt_FSM_i6
   Register : u_uart_recv/rx_cnt_FSM_i5
   Register : u_uart_recv/rx_cnt_FSM_i4
   Register : u_uart_recv/rx_cnt_FSM_i3
   Register : u_uart_recv/rx_cnt_FSM_i2
   Register : u_uart_recv/rx_cnt_FSM_i1
   Register : u_uart_recv/clk_cnt_909__i10
   Register : u_uart_recv/clk_cnt_909__i9
   Register : u_uart_recv/clk_cnt_909__i8
   Register : u_uart_recv/clk_cnt_909__i7
   Register : u_uart_recv/clk_cnt_909__i6
   Register : u_uart_recv/clk_cnt_909__i5
   Register : u_uart_recv/clk_cnt_909__i4
   Register : u_uart_recv/clk_cnt_909__i3
   Register : u_uart_recv/clk_cnt_909__i2
   Register : u_uart_recv/rx_cnt_FSM_i15
   Register : u_uart_recv/clk_cnt_909__i1
   Register : u_uart_recv/clk_cnt_909__i0
   Register : u_uart_recv/uart_data__i7
   Register : u_uart_recv/uart_data__i6
   Register : u_uart_recv/uart_data__i5
   Register : u_uart_recv/uart_data__i4
   Register : u_uart_recv/uart_data__i3
   Register : u_uart_recv/uart_data__i2
   Register : u_uart_recv/uart_data__i1
   Register : u_uart_recv/rx_cnt_FSM_i0
   Register : u_uart_recv/uart_data__i0
   Register : u_uart_recv/clk_cnt_909__i15
   Register : u_uart_recv/rxdata__i0
   Register : u_uart_send/clk_cnt_907__i15
   Register : u_uart_send/tx_cnt_FSM_i15
   Register : u_uart_send/tx_cnt_FSM_i14
   Register : u_uart_send/tx_cnt_FSM_i13
   Register : u_uart_send/tx_cnt_FSM_i12

   Register : u_uart_send/tx_cnt_FSM_i11
   Register : u_uart_send/tx_cnt_FSM_i10
   Register : u_uart_send/tx_cnt_FSM_i9
   Register : u_uart_send/tx_cnt_FSM_i8
   Register : u_uart_send/tx_cnt_FSM_i7
   Register : u_uart_send/tx_cnt_FSM_i6
   Register : u_uart_send/tx_cnt_FSM_i5
   Register : u_uart_send/tx_cnt_FSM_i4
   Register : u_uart_send/tx_cnt_FSM_i3
   Register : u_uart_send/tx_cnt_FSM_i2
   Register : u_uart_send/tx_cnt_FSM_i1
   Register : u_uart_send/uart_txd_47
   Register : u_uart_send/clk_cnt_907__i14
   Register : u_uart_send/clk_cnt_907__i13
   Register : u_uart_send/clk_cnt_907__i12
   Register : u_uart_send/clk_cnt_907__i11
   Register : u_uart_send/clk_cnt_907__i10
   Register : u_uart_send/clk_cnt_907__i9
   Register : u_uart_send/clk_cnt_907__i8
   Register : u_uart_send/clk_cnt_907__i7
   Register : u_uart_send/clk_cnt_907__i6
   Register : u_uart_send/clk_cnt_907__i5
   Register : u_uart_send/clk_cnt_907__i4
   Register : u_uart_send/clk_cnt_907__i3
   Register : u_uart_send/clk_cnt_907__i2
   Register : u_uart_send/clk_cnt_907__i1
   Register : u_uart_send/clk_cnt_907__i0
   Register : u_uart_send/tx_cnt_FSM_i0
   Register : divide_1ms/cnt_p_904__i31
   Register : divide_1ms/cnt_p_904__i30
   Register : divide_1ms/cnt_p_904__i29
   Register : divide_1ms/cnt_p_904__i28
   Register : divide_1ms/cnt_p_904__i27
   Register : divide_1ms/cnt_p_904__i26
   Register : divide_1ms/cnt_p_904__i25
   Register : divide_1ms/cnt_p_904__i24
   Register : divide_1ms/cnt_p_904__i23
   Register : divide_1ms/cnt_p_904__i22
   Register : divide_1ms/cnt_p_904__i21
   Register : divide_1ms/cnt_p_904__i20
   Register : divide_1ms/cnt_p_904__i19
   Register : divide_1ms/cnt_p_904__i18
   Register : divide_1ms/cnt_p_904__i17
   Register : divide_1ms/cnt_p_904__i0
   Register : divide_1ms/cnt_p_904__i16
   Register : divide_1ms/cnt_p_904__i15
   Register : divide_1ms/cnt_p_904__i14
   Register : divide_1ms/cnt_p_904__i13
   Register : divide_1ms/cnt_p_904__i12
   Register : divide_1ms/cnt_p_904__i11
   Register : divide_1ms/cnt_p_904__i10
   Register : divide_1ms/cnt_p_904__i9
   Register : divide_1ms/cnt_p_904__i8
   Register : divide_1ms/cnt_p_904__i7
   Register : divide_1ms/cnt_p_904__i6
   Register : divide_1ms/cnt_p_904__i5

   Register : divide_1ms/cnt_p_904__i4
   Register : divide_1ms/cnt_p_904__i3
   Register : divide_1ms/cnt_p_904__i2
   Register : divide_1ms/cnt_p_904__i1
   Register : m_beep/time_cnt_905__i0
   Register : m_beep/time_cnt_905__i17
   Register : m_beep/time_cnt_905__i16
   Register : m_beep/time_cnt_905__i15
   Register : m_beep/time_cnt_905__i14
   Register : m_beep/time_cnt_905__i13
   Register : m_beep/time_cnt_905__i12
   Register : m_beep/time_cnt_905__i11
   Register : m_beep/time_cnt_905__i10
   Register : m_beep/time_cnt_905__i9
   Register : m_beep/time_cnt_905__i8
   Register : m_beep/time_cnt_905__i7
   Register : m_beep/time_cnt_905__i6
   Register : m_beep/time_cnt_905__i5
   Register : m_beep/time_cnt_905__i4
   Register : m_beep/time_cnt_905__i3
   Register : m_beep/time_cnt_905__i2
   Register : m_beep/time_cnt_905__i1



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 51 MB
        





























Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
