$ Start of Compile
#Sun Mar 20 17:01:10 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":139:7:139:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:17:192:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:8:168:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:18:168:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":169:8:169:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:8:172:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":173:8:173:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:16:182:23|Signal pixnum_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:17:183:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:54:189:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":193:8:193:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:54:189:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:17:183:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:8:29:14|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:8:30:17|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:8:33:13|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:16:33:22|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:8:36:17|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:20:36:23|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:26:36:33|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:8:40:13|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:16:40:19|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:22:40:25|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:28:40:32|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:8:42:14|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:17:42:21|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:24:42:28|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:31:42:36|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:8:47:11|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:14:47:17|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:26:47:32|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:8:50:19|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:22:50:34|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":362:7:362:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":404:8:404:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":235:7:235:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":246:8:246:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":246:15:246:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":246:15:246:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":246:15:246:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":246:15:246:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":246:15:246:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":246:15:246:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":246:15:246:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":246:8:246:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":246:8:246:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":246:8:246:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":246:8:246:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":246:8:246:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":246:8:246:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":278:7:278:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":288:8:288:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":288:8:288:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":288:8:288:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":288:8:288:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":288:8:288:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":288:8:288:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":288:8:288:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":112:7:112:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":124:9:124:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:13:125:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:16:126:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:23:126:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:29:126:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":130:9:130:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:15:131:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:13:125:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:13:125:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:13:125:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:13:125:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:13:125:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:13:125:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":124:9:124:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":314:7:314:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":323:8:323:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":323:14:323:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":323:20:323:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":323:20:323:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":323:14:323:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":323:8:323:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":404:8:404:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:26:47:32|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:14:47:17|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:8:47:11|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:31:42:36|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:24:42:28|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:17:42:21|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:8:42:14|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Mar 20 17:01:13 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 17:07:49 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\config_pack.vhd changed - recompiling
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
@E: CD200 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":89:7:89:20|Misspelled variable, signal or procedure name?
@E: CD415 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":99:25:99:25|Expecting keyword of
2 errors parsing file \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd
@END
2 errors parsing file \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd
@END
2 errors parsing file \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd
@END
2 errors parsing file \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd
@END
@E|Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 17:07:50 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 17:08:07 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\config_pack.vhd changed - recompiling
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":139:7:139:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:17:192:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:8:168:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:18:168:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":169:8:169:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:8:172:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":173:8:173:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:16:182:23|Signal pixnum_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:17:183:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:54:189:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":193:8:193:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:54:189:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:17:183:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:16:176:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":168:36:168:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:8:167:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:8:29:14|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:8:30:17|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:8:33:13|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:16:33:22|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:8:36:17|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:20:36:23|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:26:36:33|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:8:40:13|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:16:40:19|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:22:40:25|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:28:40:32|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:8:42:14|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:17:42:21|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:24:42:28|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:31:42:36|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:8:47:11|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:14:47:17|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:26:47:32|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:8:50:19|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:22:50:34|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:26:47:32|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:14:47:17|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:8:47:11|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:31:42:36|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:24:42:28|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:17:42:21|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:8:42:14|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Mar 20 17:08:10 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 17:55:46 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":142:7:142:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:17:195:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:18:171:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:8:172:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":173:8:173:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":174:8:174:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":175:8:175:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:16:185:23|Signal pixnum_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:17:186:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:54:192:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:8:196:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:54:192:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:17:186:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":173:8:173:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:8:29:14|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:8:30:17|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:8:33:13|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:16:33:22|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:8:36:17|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:20:36:23|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:26:36:33|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:8:40:13|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:16:40:19|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:22:40:25|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:28:40:32|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:8:42:14|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:17:42:21|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:24:42:28|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:31:42:36|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:8:47:11|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:14:47:17|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:26:47:32|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:8:50:19|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:22:50:34|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:26:47:32|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:14:47:17|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:8:47:11|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:31:42:36|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:24:42:28|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:17:42:21|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:8:42:14|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 17:55:48 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 17:56:14 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":142:7:142:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:17:195:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:18:171:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:8:172:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":173:8:173:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":174:8:174:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":175:8:175:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:16:185:23|Signal pixnum_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:17:186:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:54:192:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:8:196:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:54:192:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:17:186:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:16:179:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":173:8:173:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:36:171:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:8:170:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:8:29:14|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:8:30:17|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:8:33:13|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:16:33:22|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:8:36:17|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:20:36:23|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:26:36:33|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:8:40:13|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:16:40:19|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:22:40:25|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:28:40:32|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:8:42:14|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:17:42:21|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:24:42:28|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:31:42:36|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:8:47:11|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:14:47:17|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:26:47:32|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:8:50:19|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:22:50:34|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:26:47:32|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:14:47:17|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:8:47:11|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:31:42:36|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:24:42:28|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:17:42:21|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:8:42:14|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Mar 20 17:56:17 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 17:59:18 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":143:7:143:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:17:196:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:8:172:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:18:172:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:36:172:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":173:8:173:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":174:8:174:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":175:8:175:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":176:8:176:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":177:8:177:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:16:180:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:16:180:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:16:186:23|Signal pixnum_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:17:187:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":193:8:193:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":193:54:193:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":197:8:197:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":193:54:193:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":193:8:193:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:17:187:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:16:180:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:16:180:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:16:180:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:16:180:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:16:180:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:16:180:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:16:180:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:16:180:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:16:180:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:16:180:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:16:180:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:16:180:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":174:8:174:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:36:172:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:36:172:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:36:172:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:36:172:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:36:172:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:36:172:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:36:172:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":172:36:172:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":171:8:171:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:8:29:14|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:8:30:17|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:8:33:13|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:16:33:22|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:8:36:17|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:20:36:23|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:26:36:33|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:8:40:13|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:16:40:19|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:22:40:25|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:28:40:32|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:8:42:14|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:17:42:21|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:24:42:28|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:31:42:36|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:8:47:11|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:14:47:17|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:26:47:32|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:8:50:19|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:22:50:34|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:26:47:32|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:14:47:17|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:8:47:11|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:13:45:15|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:8:45:10|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:31:42:36|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:24:42:28|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:17:42:21|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:8:42:14|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Mar 20 17:59:20 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 18:15:36 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":152:7:152:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:17:205:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:8:181:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:18:181:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:16:195:23|Signal pixnum_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:8:196:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:17:196:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":197:8:197:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:54:202:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":206:8:206:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:54:202:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":197:8:197:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":197:8:197:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:17:196:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:8:196:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 18:15:38 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 18:16:13 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":152:7:152:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:17:205:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:8:181:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:18:181:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:16:195:23|Signal pixnum_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:8:196:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:17:196:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":197:8:197:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:54:202:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":206:8:206:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:8:208:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:54:202:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":197:8:197:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":197:8:197:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:17:196:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:8:196:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:16:189:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:36:181:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 18:16:15 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 18:17:10 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":151:7:151:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:17:204:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:8:180:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:18:180:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:36:180:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":181:8:181:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:16:188:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:16:188:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":191:8:191:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:16:194:23|Signal pixnum_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:17:195:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:8:196:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:54:201:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:54:201:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:8:196:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:8:196:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:17:195:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":191:8:191:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:16:188:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:16:188:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:16:188:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:16:188:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:16:188:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:16:188:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:16:188:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:16:188:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:16:188:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:16:188:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:16:188:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:16:188:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":182:8:182:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:36:180:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:36:180:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:36:180:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:36:180:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:36:180:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:36:180:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:36:180:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":180:36:180:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":179:8:179:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 18:17:12 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 18:20:44 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":155:7:155:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:17:208:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:18:184:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:16:198:23|Signal pixnum_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Mar 20 18:20:46 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 18:21:26 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":155:7:155:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:17:208:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:18:184:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:16:198:23|Signal pixnum_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Mar 20 18:21:28 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 18:24:19 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":155:7:155:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:17:208:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:18:184:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:16:198:23|Signal pixnum_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 18:24:21 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 18:36:13 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":155:7:155:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:17:208:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:18:184:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:16:198:23|Signal pixnum_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Mar 20 18:36:15 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 18:37:36 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":155:7:155:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:17:208:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:18:184:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:16:198:23|Signal pixnum_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Mar 20 18:37:38 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 18:39:14 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":155:7:155:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:17:208:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:18:184:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:16:198:23|Signal pixnum_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 18:39:16 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 18:40:40 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":155:7:155:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:17:208:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:18:184:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Mar 20 18:40:42 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 18:53:52 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":155:7:155:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:17:208:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:18:184:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Mar 20 18:53:55 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 19:04:34 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":155:7:155:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:17:208:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:18:184:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":363:7:363:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":236:7:236:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:15:247:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":247:8:247:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":279:7:279:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":289:8:289:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":113:7:113:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:16:127:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:23:127:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:29:127:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":131:9:131:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:9:132:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":132:15:132:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:13:126:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":126:9:126:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":125:9:125:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":315:7:315:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:20:324:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:14:324:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":324:8:324:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":405:8:405:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Mar 20 19:04:36 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 19:07:07 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":155:7:155:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":208:17:208:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:8:184:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:18:184:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":185:8:185:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":187:8:187:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":188:8:188:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":189:8:189:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:54:205:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":205:8:205:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:17:199:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:16:192:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":192:8:192:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":186:8:186:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":184:36:184:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":183:8:183:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":365:7:365:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":238:7:238:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":281:7:281:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":115:7:115:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:9:129:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:16:129:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:23:129:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:29:129:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":133:9:133:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:9:134:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:15:134:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":317:7:317:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 19:07:09 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 19:19:05 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":166:7:166:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":219:17:219:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:18:195:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:36:195:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:8:196:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":197:8:197:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:16:203:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:16:203:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":206:8:206:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:17:210:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":216:8:216:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":216:54:216:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:8:220:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":222:8:222:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":222:8:222:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:20:34:34|Signal data_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:37:34:51|Signal data_calculated is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":222:8:222:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":222:8:222:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":222:8:222:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":222:8:222:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":222:8:222:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":222:8:222:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":222:8:222:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":222:8:222:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":222:8:222:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":222:8:222:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":222:8:222:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":222:8:222:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":216:54:216:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":216:8:216:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:17:210:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":209:8:209:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":206:8:206:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:16:203:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:16:203:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:16:203:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:16:203:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:16:203:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:16:203:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:16:203:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:16:203:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:16:203:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:16:203:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:16:203:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:16:203:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":197:8:197:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:36:195:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:36:195:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:36:195:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:36:195:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:36:195:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:36:195:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:36:195:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:36:195:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":194:8:194:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":365:7:365:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":238:7:238:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":281:7:281:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":115:7:115:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:9:129:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:16:129:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:23:129:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:29:129:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":133:9:133:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:9:134:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:15:134:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":317:7:317:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Mar 20 19:19:07 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 19:20:11 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:7:167:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:17:220:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:8:196:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:18:196:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":197:8:197:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:17:211:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":212:8:212:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":217:8:217:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":217:54:217:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":221:8:221:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:20:34:34|Signal data_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:37:34:51|Signal data_calculated is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":217:54:217:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":217:8:217:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":212:8:212:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":212:8:212:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:17:211:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":365:7:365:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":238:7:238:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":281:7:281:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":115:7:115:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:9:129:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:16:129:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:23:129:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:29:129:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":133:9:133:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:9:134:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:15:134:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":317:7:317:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 19:20:13 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 19:21:00 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":167:7:167:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:17:220:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:8:196:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:18:196:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":197:8:197:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:17:211:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":212:8:212:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":217:8:217:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":217:54:217:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":221:8:221:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:20:34:34|Signal data_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:37:34:51|Signal data_calculated is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:8:223:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":217:54:217:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":217:8:217:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":212:8:212:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":212:8:212:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:17:211:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":211:8:211:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:16:204:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":196:36:196:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":195:8:195:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":365:7:365:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":238:7:238:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":281:7:281:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":115:7:115:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:9:129:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:16:129:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:23:129:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:29:129:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":133:9:133:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:9:134:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:15:134:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":317:7:317:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 19:21:01 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 19:28:01 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:7:170:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:17:223:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:18:199:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:17:214:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:8:220:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:54:220:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":224:8:224:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:20:34:34|Signal data_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:37:34:51|Signal data_calculated is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:54:220:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:8:220:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:17:214:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":365:7:365:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":238:7:238:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":281:7:281:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":115:7:115:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:9:129:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:16:129:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:23:129:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:29:129:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":133:9:133:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:9:134:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:15:134:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":317:7:317:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sun Mar 20 19:28:03 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 19:32:41 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:7:170:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":223:17:223:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:18:199:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:17:214:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:8:220:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:54:220:63|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:66:220:77|Signal vram_write_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":224:8:224:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:20:34:34|Signal data_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:37:34:51|Signal data_calculated is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":229:8:229:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":226:8:226:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:54:220:63|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:8:220:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:17:214:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":365:7:365:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":238:7:238:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":281:7:281:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":115:7:115:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:9:129:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:16:129:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:23:129:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:29:129:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":133:9:133:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:9:134:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:15:134:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":317:7:317:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 19:32:43 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 19:37:02 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:7:170:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":224:17:224:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:18:199:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:17:214:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:8:220:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":221:8:221:17|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":221:20:221:31|Signal vram_write_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":221:34:221:48|Signal vram_write_sync is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:20:34:34|Signal data_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:37:34:51|Signal data_calculated is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":221:8:221:17|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:8:220:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:17:214:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":365:7:365:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":238:7:238:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":281:7:281:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":115:7:115:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:9:129:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:16:129:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:23:129:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:29:129:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":133:9:133:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:9:134:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:15:134:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":317:7:317:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 19:37:04 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 19:39:29 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:7:170:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":224:17:224:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:18:199:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:17:214:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:8:220:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":221:8:221:17|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":221:20:221:31|Signal vram_write_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":221:34:221:48|Signal vram_write_sync is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:20:34:34|Signal data_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:37:34:51|Signal data_calculated is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":221:8:221:17|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:8:220:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:17:214:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":365:7:365:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":238:7:238:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":281:7:281:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":115:7:115:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:9:129:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:16:129:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:23:129:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:29:129:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":133:9:133:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:9:134:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:15:134:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":317:7:317:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 19:39:31 2016

###########################################################]
$ Start of Compile
#Sun Mar 20 19:40:06 2016

Synopsys VHDL Compiler, version comp201309rcp1, Build 042R, built Nov 24 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Top entity is set to vdp.
File C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\vhd\std_textio.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd changed - recompiling
File \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\vdp.vhd":11:7:11:9|Synthesizing work.vdp.rtl 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":170:7:170:9|Synthesizing work.rcb.rtl1 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":224:17:224:18|Using sequential encoding for type rcb_states
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Signal clrxy_reg.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Signal clrxy_reg.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:8:199:15|Signal word_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:18:199:33|Signal word_reg_delayed is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Signal vraddr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":200:8:200:19|Signal word_is_same is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:19|Signal rcb_finish_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":202:8:202:22|Signal cache_store_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":203:8:203:11|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":204:8:204:18|Signal idle_cycles is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Signal xy_min.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Signal xy_min.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Signal xy_max.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Signal xy_max.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:15|Signal delaycmd is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Signal pixnum is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|Signal wen_all is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:17:214:18|Signal pw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Signal pixopin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:8:220:17|Signal vram_start is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":221:8:221:17|Signal vram_write is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":221:20:221:31|Signal vram_write_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":221:34:221:48|Signal vram_write_sync is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":225:8:225:16|Signal rcb_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Signal xy_prev.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Signal xy_prev.x is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Signal splitxy.y is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Signal splitxy.x is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":10:7:10:13|Synthesizing work.ram_fsm.synth 
@N: CD233 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":30:16:30:17|Using sequential encoding for type state_t
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":31:8:31:12|Signal state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|Signal delay_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|Signal vwrite_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Signal addr_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:20:33:34|Signal addr_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:8:34:17|Signal data_ram_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:20:34:34|Signal data_ram_sync_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":34:37:34:51|Signal data_calculated is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|Signal busy_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|Signal done_i is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":37:8:37:16|Signal cache_reg is undriven 
Post processing for work.ram_fsm.synth
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":36:8:36:13|done_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":35:8:35:13|busy_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 0 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 1 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 2 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 3 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 4 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 5 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 6 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":33:8:33:17|Bit 7 of signal addr_ram_i is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:17:32:24|vwrite_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":32:8:32:14|delay_i is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":8:7:8:20|Synthesizing work.pix_word_cache.together 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":20:9:20:21|Signal pre_rdout_par is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:9:21:23|Signal rdout1_to_opram is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":21:26:21:39|Signal opout_to_rdin1 is undriven 
Post processing for work.pix_word_cache.together
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_0 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_2 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_3 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_4 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_5 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_6 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_7 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_8 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_9 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_10 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_11 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_12 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_13 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_14 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 0 of signal store_15 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":14:4:14:8|Bit 1 of signal store_15 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":13:4:13:10|is_same is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.rcb.rtl1
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 0 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 1 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 2 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 3 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 4 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 5 of signal splitxy.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 0 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 1 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 2 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 3 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 4 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":230:8:230:14|Bit 5 of signal splitxy.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 0 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 1 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 2 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 3 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 4 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 5 of signal xy_prev.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 0 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 1 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 2 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 3 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 4 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":227:8:227:14|Bit 5 of signal xy_prev.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":221:8:221:17|vram_write is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":220:8:220:17|vram_start is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Bit 0 of signal pixopin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":215:8:215:14|Bit 1 of signal pixopin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:17:214:18|pw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":214:8:214:14|wen_all is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 0 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 1 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 2 of signal pixnum is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":213:8:213:13|Bit 3 of signal pixnum is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":210:8:210:15|delaycmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 0 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 1 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 2 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 3 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 4 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 5 of signal xy_max.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 0 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 1 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 2 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 3 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 4 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:16:207:21|Bit 5 of signal xy_max.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 0 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 1 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 2 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 3 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 4 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 5 of signal xy_min.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 0 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 1 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 2 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 3 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 4 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":207:8:207:13|Bit 5 of signal xy_min.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":201:8:201:19|rcb_finish_i is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 0 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 1 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 2 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 3 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 4 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 5 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 6 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":199:36:199:41|Bit 7 of signal vraddr is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 0 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 1 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 2 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 3 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 4 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 5 of signal clrxy_reg.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 0 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 1 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 2 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 3 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 4 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\rcb.vhd":198:8:198:16|Bit 5 of signal clrxy_reg.X is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":7:7:7:8|Synthesizing work.db.rtl 
@N: CD231 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\project_pack.vhd":20:16:20:17|Using onehot encoding for type state_db (s_wait="100000000")
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":29:7:29:13|Signal hdb_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":30:7:30:16|Signal xy_old_reg is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:7:33:12|Signal mux_in is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":33:15:33:21|Signal mux_out is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:7:36:16|Signal update_old is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:19:36:22|Signal busy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":36:25:36:32|Signal oct_lock is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:7:40:12|Signal swapxy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:15:40:18|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:21:40:24|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":40:27:40:31|Signal xbias is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|Signal swapxy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|Signal negx1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|Signal negy1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|Signal xbias1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Signal xin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Signal yin is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|Signal init is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|Signal draw is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|Signal disable is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:7:50:18|Signal db_fsm_state is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":50:21:50:33|Signal db_fsm_nstate is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":365:7:365:21|Synthesizing work.draw_any_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|Signal xbias_i is undriven 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":238:7:238:10|Synthesizing work.swap.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Signal xout1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Signal yout1 is undriven 
Post processing for work.swap.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 0 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 1 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 2 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 3 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 4 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:15:249:19|Bit 5 of signal yout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 0 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 1 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 2 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 3 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 4 of signal xout1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":249:8:249:12|Bit 5 of signal xout1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":281:7:281:9|Synthesizing work.inv.rtl 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Signal b1 is undriven 
Post processing for work.inv.rtl
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 0 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 1 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 2 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 3 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 4 of signal b1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":291:8:291:9|Bit 5 of signal b1 is floating -- simulation mismatch possible.
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":115:7:115:17|Synthesizing work.draw_octant.comb 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|Signal done1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Signal x1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Signal y1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:9:129:13|Signal xincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:16:129:20|Signal yincr is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:23:129:26|Signal xnew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":129:29:129:32|Signal ynew is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":133:9:133:34|Signal error is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:9:134:12|Signal err1 is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":134:15:134:18|Signal err2 is undriven 
Post processing for work.draw_octant.comb
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 0 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 1 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 2 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 3 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 4 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:13:128:14|Bit 5 of signal y1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 0 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 1 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 2 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 3 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 4 of signal x1 is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":128:9:128:10|Bit 5 of signal x1 is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":127:9:127:13|done1 is not assigned a value (floating) -- simulation mismatch possible. 
@N: CD630 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":317:7:317:8|Synthesizing work.rd.behav 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|Signal negx is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|Signal negy is undriven 
@W: CD638 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|Signal swapxy is undriven 
Post processing for work.rd.behav
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:20:326:25|swapxy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:14:326:17|negy is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":326:8:326:11|negx is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.draw_any_octant.comb
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\exercises.vhd":407:8:407:14|xbias_i is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.db.rtl
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:25:47:31|disable is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:13:47:16|draw is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":47:7:47:10|init is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 0 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 1 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 2 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 3 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 4 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:12:45:14|Bit 5 of signal yin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 0 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 1 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 2 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 3 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 4 of signal xin is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":45:7:45:9|Bit 5 of signal xin is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:30:42:35|xbias1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:23:42:27|negy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:16:42:20|negx1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":42:7:42:13|swapxy1 is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":23:2:23:10|db_finish is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|dbb_bus.startcmd is not assigned a value (floating) -- simulation mismatch possible. 
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.rcb_cmd is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.Y is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 0 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 1 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 2 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 3 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 4 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL252 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":19:2:19:8|Bit 5 of signal dbb_bus.X is floating -- simulation mismatch possible.
@W: CL240 :"\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\hardware_files\db.vhd":16:2:16:9|hdb_busy is not assigned a value (floating) -- simulation mismatch possible. 
Post processing for work.vdp.rtl
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Mar 20 19:40:08 2016

###########################################################]
