Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/d/v/dvtran/Documents/6.111/finalproject/bobateam/modules/ddrwam/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/d/v/dvtran/Documents/6.111/finalproject/bobateam/modules/ddrwam/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: gameState.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "gameState.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "gameState"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : gameState
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : gameState.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "labkit.v" in library work
Module <labkit> compiled
Module <divider> compiled
Module <timer> compiled
Module <synchronize> compiled
Module <debounce> compiled
Module <interpret_input> compiled
Module <mole> compiled
Module <rng> compiled
Module <gameState> compiled
No errors in compilation
Analysis of file <"gameState.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <gameState> in library <work>.

Analyzing hierarchy for module <rng> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <gameState>.
WARNING:Xst:863 - "labkit.v" line 588: Name conflict (<REQUEST_MOLE> and <request_mole>, renaming REQUEST_MOLE as request_mole_rnm0).
Module <gameState> is correct for synthesis.
 
Analyzing module <rng> in library <work>.
Module <rng> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <rng>.
    Related source file is "labkit.v".
    Found 3-bit register for signal <temp_r>.
    Found 1-bit xor2 for signal <temp_r$xor0000> created at line 571.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <rng> synthesized.


Synthesizing Unit <gameState>.
    Related source file is "labkit.v".
WARNING:Xst:653 - Signal <temp_score> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:653 - Signal <temp_lives> is used but never assigned. This sourceless signal will be automatically connected to value 11.
WARNING:Xst:653 - Signal <request_mole_rnm0> is used but never assigned. This sourceless signal will be automatically connected to value 0011.
WARNING:Xst:653 - Signal <SAFE_STEP_DELAY> is used but never assigned. This sourceless signal will be automatically connected to value 0111.
WARNING:Xst:653 - Signal <MOLE_WHACKED> is used but never assigned. This sourceless signal will be automatically connected to value 0110.
WARNING:Xst:653 - Signal <MOLE_MISSED> is used but never assigned. This sourceless signal will be automatically connected to value 0101.
WARNING:Xst:653 - Signal <MOLE_COUNTDOWN> is used but never assigned. This sourceless signal will be automatically connected to value 0100.
WARNING:Xst:653 - Signal <IDLE> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <GAME_START_DELAY> is used but never assigned. This sourceless signal will be automatically connected to value 0001.
WARNING:Xst:653 - Signal <GAME_OVER> is used but never assigned. This sourceless signal will be automatically connected to value 1000.
WARNING:Xst:653 - Signal <GAME_ONGOING> is used but never assigned. This sourceless signal will be automatically connected to value 0010.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 18                                             |
    | Inputs             | 6                                              |
    | Outputs            | 9                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <gameState> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 3-bit register                                        : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state> on signal <state[1:9]> with one-hot encoding.
--------------------
 State | Encoding
--------------------
 0000  | 000000001
 0001  | 000000010
 0010  | 000000100
 1000  | 000001000
 0011  | 000010000
 0100  | 000100000
 0101  | 001000000
 0110  | 010000000
 0111  | 100000000
--------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
WARNING:Xst:1293 - FF/Latch <state_FFd6> has a constant value of 0 in block <gameState>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 11
 Flip-Flops                                            : 11
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <gameState> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block gameState, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : gameState.ngr
Top Level Output File Name         : gameState
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 29

Cell Usage :
# BELS                             : 15
#      GND                         : 1
#      LUT2                        : 3
#      LUT3                        : 4
#      LUT4                        : 6
#      VCC                         : 1
# FlipFlops/Latches                : 11
#      FD                          : 3
#      FDR                         : 4
#      FDS                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 6
#      OBUF                        : 22
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                        7  out of  33792     0%  
 Number of Slice Flip Flops:             11  out of  67584     0%  
 Number of 4 input LUTs:                 13  out of  67584     0%  
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    684     4%  
 Number of GCLKs:                         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 11    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 2.737ns (Maximum Frequency: 365.364MHz)
   Minimum input arrival time before clock: 3.048ns
   Maximum output required time after clock: 8.320ns
   Maximum combinational path delay: 8.493ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.737ns (frequency: 365.364MHz)
  Total number of paths / destination ports: 18 / 14
-------------------------------------------------------------------------
Delay:               2.737ns (Levels of Logic = 1)
  Source:            state_FFd7 (FF)
  Destination:       state_FFd7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_FFd7 to state_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.568   0.933  state_FFd7 (state_FFd7)
     LUT2:I1->O            1   0.439   0.518  state_FFd7-In_SW0 (N5)
     FDS:S                     0.280          state_FFd7
    ----------------------------------------
    Total                      2.737ns (1.287ns logic, 1.450ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 18 / 13
-------------------------------------------------------------------------
Offset:              3.048ns (Levels of Logic = 2)
  Source:            request_mole (PAD)
  Destination:       state_FFd7 (FF)
  Destination Clock: clk rising

  Data Path: request_mole to state_FFd7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.825   0.987  request_mole_IBUF (request_mole_IBUF)
     LUT2:I0->O            1   0.439   0.518  state_FFd7-In_SW0 (N5)
     FDS:S                     0.280          state_FFd7
    ----------------------------------------
    Total                      3.048ns (1.544ns logic, 1.504ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 29 / 7
-------------------------------------------------------------------------
Offset:              8.320ns (Levels of Logic = 3)
  Source:            state_FFd3 (FF)
  Destination:       start_timer (PAD)
  Source Clock:      clk rising

  Data Path: state_FFd3 to start_timer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.568   1.010  state_FFd3 (state_FFd3)
     LUT4:I0->O            2   0.439   0.986  state_or00021 (display_state_0_OBUF)
     LUT4:I0->O            1   0.439   0.517  start_timer1 (start_timer_OBUF)
     OBUF:I->O                 4.361          start_timer_OBUF (start_timer)
    ----------------------------------------
    Total                      8.320ns (5.807ns logic, 2.513ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               8.493ns (Levels of Logic = 4)
  Source:            expired (PAD)
  Destination:       start_timer (PAD)

  Data Path: expired to start_timer
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.825   1.002  expired_IBUF (expired_IBUF)
     LUT4:I1->O            2   0.439   0.910  state_FFd8-In1 (state_cmp_eq0002)
     LUT4:I1->O            1   0.439   0.517  start_timer1 (start_timer_OBUF)
     OBUF:I->O                 4.361          start_timer_OBUF (start_timer)
    ----------------------------------------
    Total                      8.493ns (6.064ns logic, 2.429ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.25 secs
 
--> 


Total memory usage is 451336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)

