// Seed: 571636034
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  id_7(
      .id_0(1), .id_1(1), .id_2(~id_2), .id_3(id_1)
  );
  assign id_6 = id_6;
  always @(1'b0 or posedge id_2) id_4 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    input logic id_6
    , id_23,
    input wand id_7,
    input tri0 id_8,
    output uwire id_9,
    input tri id_10
    , id_24,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input wire id_14,
    output tri id_15,
    input tri id_16,
    input supply1 id_17,
    input wor id_18,
    output logic id_19,
    input supply1 id_20,
    output tri0 id_21
);
  always @(id_11 or id_8) id_19 = #id_25 id_6;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_23,
      id_24,
      id_23
  );
endmodule
