-- generated by newgenasym Wed Jul 28 20:54:38 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity s25fl129p is
    port (    
	\cs#\:     INOUT  STD_LOGIC;    
	DNC_1:     INOUT  STD_LOGIC;    
	DNC_2:     INOUT  STD_LOGIC;    
	DNC_3:     INOUT  STD_LOGIC;    
	DNC_4:     INOUT  STD_LOGIC;    
	DNC_5:     INOUT  STD_LOGIC;    
	DNC_6:     INOUT  STD_LOGIC;    
	DNC_7:     INOUT  STD_LOGIC;    
	DNC_8:     INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	\hold#/io3\: INOUT  STD_LOGIC;    
	SCK:       INOUT  STD_LOGIC;    
	\si/io0\:  INOUT  STD_LOGIC;    
	\so/io1\:  INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC;    
	\w#/acc/io2\: INOUT  STD_LOGIC);
end s25fl129p;
