Analysis for QUEUE_SIZE = 3, ENQ_ENA = 0

Frequency: 100 MHz -> Synthesis: 12s -> 12s
Frequency: 100 MHz -> Implementation: 2m 46s -> 166s
Frequency: 100 MHz -> Power: 5.823 W
Frequency: 100 MHz -> CLB LUTs Used: 41
Frequency: 100 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 100 MHz -> CLB Registers Used: 19
Frequency: 100 MHz -> CLB Registers Util%: <0.01 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 7.783 ns
Frequency: 100 MHz -> Achieved Frequency: 451.060 MHz


Frequency: 150 MHz -> Synthesis: 7s -> 7s
Frequency: 150 MHz -> Implementation: 2m 13s -> 133s
Frequency: 150 MHz -> Power: 5.825 W
Frequency: 150 MHz -> CLB LUTs Used: 41
Frequency: 150 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 150 MHz -> CLB Registers Used: 19
Frequency: 150 MHz -> CLB Registers Util%: <0.01 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 4.749 ns
Frequency: 150 MHz -> Achieved Frequency: 521.467 MHz


Frequency: 200 MHz -> Synthesis: 7s -> 7s
Frequency: 200 MHz -> Implementation: 2m 13s -> 133s
Frequency: 200 MHz -> Power: 5.826 W
Frequency: 200 MHz -> CLB LUTs Used: 41
Frequency: 200 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 200 MHz -> CLB Registers Used: 19
Frequency: 200 MHz -> CLB Registers Util%: <0.01 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 3.286 ns
Frequency: 200 MHz -> Achieved Frequency: 583.431 MHz


Frequency: 250 MHz -> Synthesis: 7s -> 7s
Frequency: 250 MHz -> Implementation: 2m 12s -> 132s
Frequency: 250 MHz -> Power: 5.828 W
Frequency: 250 MHz -> CLB LUTs Used: 41
Frequency: 250 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 250 MHz -> CLB Registers Used: 19
Frequency: 250 MHz -> CLB Registers Util%: <0.01 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 2.363 ns
Frequency: 250 MHz -> Achieved Frequency: 610.874 MHz


Frequency: 300 MHz -> Synthesis: 7s -> 7s
Frequency: 300 MHz -> Implementation: 2m 14s -> 134s
Frequency: 300 MHz -> Power: 5.830 W
Frequency: 300 MHz -> CLB LUTs Used: 41
Frequency: 300 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 300 MHz -> CLB Registers Used: 19
Frequency: 300 MHz -> CLB Registers Util%: <0.01 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 1.793 ns
Frequency: 300 MHz -> Achieved Frequency: 649.210 MHz


Frequency: 350 MHz -> Synthesis: 7s -> 7s
Frequency: 350 MHz -> Implementation: 2m 13s -> 133s
Frequency: 350 MHz -> Power: 5.832 W
Frequency: 350 MHz -> CLB LUTs Used: 41
Frequency: 350 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 350 MHz -> CLB Registers Used: 19
Frequency: 350 MHz -> CLB Registers Util%: <0.01 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 1.290 ns
Frequency: 350 MHz -> Achieved Frequency: 638.104 MHz


Frequency: 400 MHz -> Synthesis: 8s -> 8s
Frequency: 400 MHz -> Implementation: 2m 15s -> 135s
Frequency: 400 MHz -> Power: 5.834 W
Frequency: 400 MHz -> CLB LUTs Used: 41
Frequency: 400 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 400 MHz -> CLB Registers Used: 19
Frequency: 400 MHz -> CLB Registers Util%: <0.01 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.938 ns
Frequency: 400 MHz -> Achieved Frequency: 640.205 MHz


Frequency: 450 MHz -> Synthesis: 8s -> 8s
Frequency: 450 MHz -> Implementation: 2m 18s -> 138s
Frequency: 450 MHz -> Power: 5.836 W
Frequency: 450 MHz -> CLB LUTs Used: 41
Frequency: 450 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 450 MHz -> CLB Registers Used: 19
Frequency: 450 MHz -> CLB Registers Util%: <0.01 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.681 ns
Frequency: 450 MHz -> Achieved Frequency: 648.836 MHz


Frequency: 500 MHz -> Synthesis: 8s -> 8s
Frequency: 500 MHz -> Implementation: 2m 14s -> 134s
Frequency: 500 MHz -> Power: 5.837 W
Frequency: 500 MHz -> CLB LUTs Used: 41
Frequency: 500 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 500 MHz -> CLB Registers Used: 19
Frequency: 500 MHz -> CLB Registers Util%: <0.01 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.533 ns
Frequency: 500 MHz -> Achieved Frequency: 681.663 MHz


Frequency: 550 MHz -> Synthesis: 8s -> 8s
Frequency: 550 MHz -> Implementation: 2m 13s -> 133s
Frequency: 550 MHz -> Power: 5.839 W
Frequency: 550 MHz -> CLB LUTs Used: 41
Frequency: 550 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 550 MHz -> CLB Registers Used: 19
Frequency: 550 MHz -> CLB Registers Util%: <0.01 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: 0.438 ns
Frequency: 550 MHz -> Achieved Frequency: 724.542 MHz


Frequency: 600 MHz -> Synthesis: 8s -> 8s
Frequency: 600 MHz -> Implementation: 2m 15s -> 135s
Frequency: 600 MHz -> Power: 5.841 W
Frequency: 600 MHz -> CLB LUTs Used: 41
Frequency: 600 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 600 MHz -> CLB Registers Used: 19
Frequency: 600 MHz -> CLB Registers Util%: <0.01 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: 0.398 ns
Frequency: 600 MHz -> Achieved Frequency: 788.229 MHz


Frequency: 650 MHz -> Synthesis: 8s -> 8s
Frequency: 650 MHz -> Implementation: 2m 17s -> 137s
Frequency: 650 MHz -> Power: 5.843 W
Frequency: 650 MHz -> CLB LUTs Used: 41
Frequency: 650 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 650 MHz -> CLB Registers Used: 19
Frequency: 650 MHz -> CLB Registers Util%: <0.01 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: 0.339 ns
Frequency: 650 MHz -> Achieved Frequency: 833.707 MHz


Frequency: 700 MHz -> Synthesis: 7s -> 7s
Frequency: 700 MHz -> Implementation: 2m 20s -> 140s
Frequency: 700 MHz -> Power: 5.845 W
Frequency: 700 MHz -> CLB LUTs Used: 41
Frequency: 700 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 700 MHz -> CLB Registers Used: 19
Frequency: 700 MHz -> CLB Registers Util%: <0.01 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: 0.262 ns
Frequency: 700 MHz -> Achieved Frequency: 857.213 MHz


Frequency: 750 MHz -> Synthesis: 8s -> 8s
Frequency: 750 MHz -> Implementation: 2m 21s -> 141s
Frequency: 750 MHz -> Power: 5.847 W
Frequency: 750 MHz -> CLB LUTs Used: 41
Frequency: 750 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 750 MHz -> CLB Registers Used: 19
Frequency: 750 MHz -> CLB Registers Util%: <0.01 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: 0.164 ns
Frequency: 750 MHz -> Achieved Frequency: 855.188 MHz


Frequency: 800 MHz -> Synthesis: 8s -> 8s
Frequency: 800 MHz -> Implementation: 2m 23s -> 143s
Frequency: 800 MHz -> Power: 5.849 W
Frequency: 800 MHz -> CLB LUTs Used: 41
Frequency: 800 MHz -> CLB LUTs Util%: <0.01 %
Frequency: 800 MHz -> CLB Registers Used: 19
Frequency: 800 MHz -> CLB Registers Util%: <0.01 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: 0.145 ns
Frequency: 800 MHz -> Achieved Frequency: 904.977 MHz


