@W: MT530 :"z:\digital_systems\aufgabe2_all\vhdl\sync_buffer.vhd":64:8:64:9|Found inferred clock aufgabe2|clk which controls 80 sequential elements including u1.buf1.cnt[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
