# Exams/m2014 q4e
### Solution
```Verilog
module top_module (
    input in1,
    input in2,
    output out);
    
    assign out = ~(in1 | in2);

endmodule
```
[code](./45.v)
