Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 00:19:23 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   9995.954        0.000                      0                  158        0.247        0.000                      0                  158     4999.499        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)           Period(ns)      Frequency(MHz)
-----  ------------           ----------      --------------
clk_0  {0.000 5000.000}       10000.000       0.100           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0            9995.954        0.000                      0                  158        0.247        0.000                      0                  158     4999.499        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack     9995.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     4999.499ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9995.954ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (clk_0 rise@10000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.766ns (21.975%)  route 2.720ns (78.025%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 10004.907 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.202    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.590     7.310    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.434 r  aseg_driver/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.264     7.699    aseg_driver/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.823 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.866     8.688    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)  10000.000 10000.000 r  
    N14                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446 10001.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 10003.313    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.502 10004.906    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.295 10005.202    
                         clock uncertainty           -0.035 10005.167    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524 10004.643    aseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                      10004.643    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                               9995.954    

Slack (MET) :             9995.954ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (clk_0 rise@10000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 0.766ns (21.975%)  route 2.720ns (78.025%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 10004.907 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.202    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.590     7.310    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.434 r  aseg_driver/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.264     7.699    aseg_driver/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.823 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.866     8.688    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)  10000.000 10000.000 r  
    N14                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446 10001.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 10003.313    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.502 10004.906    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.295 10005.202    
                         clock uncertainty           -0.035 10005.167    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524 10004.643    aseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                      10004.643    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                               9995.954    

Slack (MET) :             9996.085ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (clk_0 rise@10000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.766ns (23.067%)  route 2.555ns (76.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 10004.909 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.202    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.590     7.310    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.434 r  aseg_driver/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.264     7.699    aseg_driver/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.823 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.701     8.523    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)  10000.000 10000.000 r  
    N14                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446 10001.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 10003.313    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504 10004.909    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism              0.259 10005.169    
                         clock uncertainty           -0.035 10005.134    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524 10004.609    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                      10004.608    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                               9996.085    

Slack (MET) :             9996.085ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (clk_0 rise@10000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.766ns (23.067%)  route 2.555ns (76.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 10004.909 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.202    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.590     7.310    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.434 r  aseg_driver/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.264     7.699    aseg_driver/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.823 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.701     8.523    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)  10000.000 10000.000 r  
    N14                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446 10001.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 10003.313    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504 10004.909    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism              0.259 10005.169    
                         clock uncertainty           -0.035 10005.134    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524 10004.609    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                      10004.608    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                               9996.085    

Slack (MET) :             9996.085ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (clk_0 rise@10000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.766ns (23.067%)  route 2.555ns (76.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 10004.909 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.202    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.590     7.310    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.434 r  aseg_driver/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.264     7.699    aseg_driver/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.823 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.701     8.523    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)  10000.000 10000.000 r  
    N14                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446 10001.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 10003.313    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504 10004.909    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism              0.259 10005.169    
                         clock uncertainty           -0.035 10005.134    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524 10004.609    aseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                      10004.608    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                               9996.085    

Slack (MET) :             9996.085ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (clk_0 rise@10000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.766ns (23.067%)  route 2.555ns (76.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 10004.909 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.202    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.590     7.310    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.434 r  aseg_driver/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.264     7.699    aseg_driver/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.823 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.701     8.523    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)  10000.000 10000.000 r  
    N14                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446 10001.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 10003.313    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.504 10004.909    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/C
                         clock pessimism              0.259 10005.169    
                         clock uncertainty           -0.035 10005.134    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524 10004.609    aseg_driver/ctr/D_ctr_q_reg[9]
  -------------------------------------------------------------------
                         required time                      10004.608    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                               9996.085    

Slack (MET) :             9996.087ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (clk_0 rise@10000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.766ns (23.097%)  route 2.550ns (76.903%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 10004.907 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.202    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.590     7.310    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.434 r  aseg_driver/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.264     7.699    aseg_driver/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.823 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.696     8.519    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)  10000.000 10000.000 r  
    N14                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446 10001.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 10003.313    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.502 10004.906    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.259 10005.166    
                         clock uncertainty           -0.035 10005.131    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524 10004.606    aseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                      10004.606    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                               9996.087    

Slack (MET) :             9996.087ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (clk_0 rise@10000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.766ns (23.097%)  route 2.550ns (76.903%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 10004.907 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.202    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.590     7.310    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.434 r  aseg_driver/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.264     7.699    aseg_driver/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.823 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.696     8.519    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)  10000.000 10000.000 r  
    N14                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446 10001.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 10003.313    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.502 10004.906    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.259 10005.166    
                         clock uncertainty           -0.035 10005.131    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524 10004.606    aseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                      10004.606    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                               9996.087    

Slack (MET) :             9996.087ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (clk_0 rise@10000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.766ns (23.097%)  route 2.550ns (76.903%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 10004.907 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.202    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.590     7.310    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.434 r  aseg_driver/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.264     7.699    aseg_driver/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.823 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.696     8.519    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)  10000.000 10000.000 r  
    N14                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446 10001.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 10003.313    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.502 10004.906    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.259 10005.166    
                         clock uncertainty           -0.035 10005.131    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524 10004.606    aseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                      10004.606    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                               9996.087    

Slack (MET) :             9996.087ns  (required time - arrival time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (clk_0 rise@10000.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.766ns (23.097%)  route 2.550ns (76.903%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 10004.907 - 10000.000 ) 
    Source Clock Delay      (SCD):    5.202ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.202    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          1.590     7.310    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.434 r  aseg_driver/ctr/D_ctr_q[0]_i_6/O
                         net (fo=1, routed)           0.264     7.699    aseg_driver/ctr/D_ctr_q[0]_i_6_n_0
    SLICE_X65Y23         LUT5 (Prop_lut5_I4_O)        0.124     7.823 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.696     8.519    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X64Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)  10000.000 10000.000 r  
    N14                                               0.000 10000.000 r  clk (IN)
                         net (fo=0)                   0.000 10000.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446 10001.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868 10003.313    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091 10003.404 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.502 10004.906    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.259 10005.166    
                         clock uncertainty           -0.035 10005.131    
    SLICE_X64Y24         FDRE (Setup_fdre_C_R)       -0.524 10004.606    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                      10004.606    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                               9996.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            reset_cond/D_stage_q_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.586     1.530    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y30         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.671 r  reset_cond/D_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.176     1.847    reset_cond/D_stage_d[3]
    SLICE_X59Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X59Y30         FDPE (Hold_fdpe_C_D)         0.070     1.600    reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  aseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.818    aseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.928 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.928    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X64Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.853     2.043    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y22         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.663    aseg_driver/ctr/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            gamecounter/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.589     1.533    gamecounter/clk_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  gamecounter/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  gamecounter/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.822    gamecounter/D_ctr_q_reg_n_0_[6]
    SLICE_X60Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.932 r  gamecounter/D_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    gamecounter/D_ctr_q_reg[4]_i_1_n_5
    SLICE_X60Y33         FDRE                                         r  gamecounter/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.857     2.047    gamecounter/clk_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  gamecounter/D_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.533    
    SLICE_X60Y33         FDRE (Hold_fdre_C_D)         0.134     1.667    gamecounter/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.583     1.527    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  aseg_driver/ctr/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.816    aseg_driver/ctr/D_ctr_q_reg[10]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.926 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.926    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X64Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.851     2.041    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.514     1.527    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.661    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.582     1.526    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  aseg_driver/ctr/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.816    aseg_driver/ctr/D_ctr_q_reg[14]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.926 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.926    aseg_driver/ctr/D_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X64Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.850     2.040    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y24         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism             -0.514     1.526    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.660    aseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            gamecounter/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.588     1.532    gamecounter/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  gamecounter/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  gamecounter/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.822    gamecounter/D_ctr_q_reg_n_0_[2]
    SLICE_X60Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.932 r  gamecounter/D_ctr_q_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.932    gamecounter/D_ctr_q_reg[0]_i_2_n_5
    SLICE_X60Y32         FDRE                                         r  gamecounter/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.856     2.046    gamecounter/clk_IBUF_BUFG
    SLICE_X60Y32         FDRE                                         r  gamecounter/D_ctr_q_reg[2]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.134     1.666    gamecounter/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.585     1.529    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  aseg_driver/ctr/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.819    aseg_driver/ctr/D_ctr_q_reg[2]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.929 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.929    aseg_driver/ctr/D_ctr_q_reg[0]_i_2__0_n_5
    SLICE_X64Y21         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.854     2.044    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.663    aseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            gamecounter/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.590     1.534    gamecounter/clk_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  gamecounter/D_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.824    gamecounter/D_ctr_q_reg_n_0_[10]
    SLICE_X60Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.934 r  gamecounter/D_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    gamecounter/D_ctr_q_reg[8]_i_1_n_5
    SLICE_X60Y34         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.858     2.048    gamecounter/clk_IBUF_BUFG
    SLICE_X60Y34         FDRE                                         r  gamecounter/D_ctr_q_reg[10]/C
                         clock pessimism             -0.514     1.534    
    SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.134     1.668    gamecounter/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gamecounter/D_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            gamecounter/D_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.590     1.534    gamecounter/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  gamecounter/D_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  gamecounter/D_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.127     1.824    gamecounter/D_ctr_q_reg_n_0_[14]
    SLICE_X60Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.934 r  gamecounter/D_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    gamecounter/D_ctr_q_reg[12]_i_1_n_5
    SLICE_X60Y35         FDRE                                         r  gamecounter/D_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.859     2.049    gamecounter/clk_IBUF_BUFG
    SLICE_X60Y35         FDRE                                         r  gamecounter/D_ctr_q_reg[14]/C
                         clock pessimism             -0.515     1.534    
    SLICE_X60Y35         FDRE (Hold_fdre_C_D)         0.134     1.668    gamecounter/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 D_countdown_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            D_countdown_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.249ns (65.667%)  route 0.130ns (34.333%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.584     1.528    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  D_countdown_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  D_countdown_q_reg[11]/Q
                         net (fo=14, routed)          0.130     1.799    D_countdown_q_reg[11]
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  D_countdown_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    D_countdown_q_reg[8]_i_1_n_4
    SLICE_X61Y28         FDRE                                         r  D_countdown_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.852     2.042    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  D_countdown_q_reg[11]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X61Y28         FDRE (Hold_fdre_C_D)         0.105     1.633    D_countdown_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5000.000 }
Period(ns):         10000.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10000.000   9997.844   BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9998.999   SLICE_X61Y26   D_countdown_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9998.999   SLICE_X61Y28   D_countdown_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9998.999   SLICE_X61Y28   D_countdown_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9998.999   SLICE_X61Y29   D_countdown_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9998.999   SLICE_X61Y29   D_countdown_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9998.999   SLICE_X61Y26   D_countdown_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9998.999   SLICE_X61Y26   D_countdown_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9998.999   SLICE_X61Y26   D_countdown_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9998.999   SLICE_X61Y27   D_countdown_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X61Y26   D_countdown_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5000.001    4999.501   SLICE_X61Y26   D_countdown_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X61Y28   D_countdown_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X61Y28   D_countdown_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X61Y28   D_countdown_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X61Y28   D_countdown_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X61Y29   D_countdown_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X61Y29   D_countdown_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X61Y29   D_countdown_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X61Y29   D_countdown_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X61Y26   D_countdown_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999.999    4999.499   SLICE_X61Y26   D_countdown_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999.999    4999.499   SLICE_X61Y27   D_countdown_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999.999    4999.499   SLICE_X61Y27   D_countdown_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999.999    4999.499   SLICE_X64Y23   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999.999    4999.499   SLICE_X64Y23   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X61Y28   D_countdown_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X61Y28   D_countdown_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X61Y28   D_countdown_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X61Y28   D_countdown_q_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.822ns  (logic 10.663ns (33.508%)  route 21.160ns (66.492%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT4=3 LUT5=8 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.207    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  D_countdown_q_reg[8]/Q
                         net (fo=16, routed)          1.803     7.466    aseg_driver/decimal_renderer/D_countdown_q_reg[8]
    SLICE_X64Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.590 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_8/O
                         net (fo=3, routed)           1.097     8.687    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_8_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.811 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.587     9.398    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_7_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_23/O
                         net (fo=1, routed)           0.518    10.041    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_23_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.165 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.618    10.783    aseg_driver/decimal_renderer/D_countdown_q_reg[13]_1
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.124    10.907 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.907    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_6_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.547 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry/O[3]
                         net (fo=2, routed)           1.251    12.798    aseg_driver/decimal_renderer/L_6e86bb47_remainder0[6]
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.306    13.104 f  aseg_driver/decimal_renderer/i__carry__0_i_12__0/O
                         net (fo=12, routed)          0.850    13.954    aseg_driver/decimal_renderer/i__carry__0_i_12__0_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124    14.078 r  aseg_driver/decimal_renderer/i__carry__0_i_15__0/O
                         net (fo=4, routed)           0.445    14.523    aseg_driver/decimal_renderer/i__carry__0_i_15__0_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.150    14.673 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=2, routed)           0.657    15.331    aseg_driver/decimal_renderer/i__carry_i_27_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.326    15.657 r  aseg_driver/decimal_renderer/i__carry_i_16__0/O
                         net (fo=7, routed)           0.475    16.131    aseg_driver/decimal_renderer/i__carry_i_16__0_n_0
    SLICE_X60Y30         LUT4 (Prop_lut4_I0_O)        0.150    16.281 f  aseg_driver/decimal_renderer/i__carry_i_11/O
                         net (fo=2, routed)           0.863    17.145    aseg_driver/decimal_renderer/i__carry_i_11_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.354    17.499 r  aseg_driver/decimal_renderer/i__carry_i_2/O
                         net (fo=2, routed)           0.813    18.312    aseg_driver/decimal_renderer/i__carry_i_2_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.348    18.660 r  aseg_driver/decimal_renderer/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    18.660    aseg_driver/decimal_renderer/i__carry_i_5__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.058 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.058    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.172 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.172    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.411 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.978    20.389    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__1_n_5
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.302    20.691 f  aseg_driver/decimal_renderer/i__carry__0_i_18/O
                         net (fo=4, routed)           0.695    21.385    aseg_driver/decimal_renderer/i__carry__0_i_18_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124    21.509 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=8, routed)           1.004    22.513    aseg_driver/decimal_renderer/i__carry__0_i_14_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.152    22.665 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           1.221    23.886    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.326    24.212 f  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=3, routed)           0.832    25.044    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124    25.168 r  aseg_driver/decimal_renderer/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.667    25.834    aseg_driver/decimal_renderer/i__carry__0_i_4__0_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.360 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.360    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.694 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.883    27.577    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.303    27.880 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    28.144    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124    28.268 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.600    28.868    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I3_O)        0.124    28.992 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.602    29.595    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.150    29.745 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.175    30.920    aseg_driver/decimal_renderer/aseg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.326    31.246 r  aseg_driver/decimal_renderer/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.261    33.507    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    37.030 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.030    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.669ns  (logic 10.664ns (33.673%)  route 21.005ns (66.327%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT4=3 LUT5=8 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.207    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  D_countdown_q_reg[8]/Q
                         net (fo=16, routed)          1.803     7.466    aseg_driver/decimal_renderer/D_countdown_q_reg[8]
    SLICE_X64Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.590 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_8/O
                         net (fo=3, routed)           1.097     8.687    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_8_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.811 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.587     9.398    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_7_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_23/O
                         net (fo=1, routed)           0.518    10.041    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_23_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.165 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.618    10.783    aseg_driver/decimal_renderer/D_countdown_q_reg[13]_1
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.124    10.907 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.907    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_6_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.547 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry/O[3]
                         net (fo=2, routed)           1.251    12.798    aseg_driver/decimal_renderer/L_6e86bb47_remainder0[6]
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.306    13.104 f  aseg_driver/decimal_renderer/i__carry__0_i_12__0/O
                         net (fo=12, routed)          0.850    13.954    aseg_driver/decimal_renderer/i__carry__0_i_12__0_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124    14.078 r  aseg_driver/decimal_renderer/i__carry__0_i_15__0/O
                         net (fo=4, routed)           0.445    14.523    aseg_driver/decimal_renderer/i__carry__0_i_15__0_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.150    14.673 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=2, routed)           0.657    15.331    aseg_driver/decimal_renderer/i__carry_i_27_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.326    15.657 r  aseg_driver/decimal_renderer/i__carry_i_16__0/O
                         net (fo=7, routed)           0.475    16.131    aseg_driver/decimal_renderer/i__carry_i_16__0_n_0
    SLICE_X60Y30         LUT4 (Prop_lut4_I0_O)        0.150    16.281 f  aseg_driver/decimal_renderer/i__carry_i_11/O
                         net (fo=2, routed)           0.863    17.145    aseg_driver/decimal_renderer/i__carry_i_11_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.354    17.499 r  aseg_driver/decimal_renderer/i__carry_i_2/O
                         net (fo=2, routed)           0.813    18.312    aseg_driver/decimal_renderer/i__carry_i_2_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.348    18.660 r  aseg_driver/decimal_renderer/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    18.660    aseg_driver/decimal_renderer/i__carry_i_5__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.058 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.058    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.172 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.172    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.411 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.978    20.389    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__1_n_5
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.302    20.691 f  aseg_driver/decimal_renderer/i__carry__0_i_18/O
                         net (fo=4, routed)           0.695    21.385    aseg_driver/decimal_renderer/i__carry__0_i_18_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124    21.509 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=8, routed)           1.004    22.513    aseg_driver/decimal_renderer/i__carry__0_i_14_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.152    22.665 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           1.221    23.886    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.326    24.212 f  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=3, routed)           0.832    25.044    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124    25.168 r  aseg_driver/decimal_renderer/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.667    25.834    aseg_driver/decimal_renderer/i__carry__0_i_4__0_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.360 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.360    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.694 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.883    27.577    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.303    27.880 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    28.144    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124    28.268 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.600    28.868    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I3_O)        0.124    28.992 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.602    29.595    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.150    29.745 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.173    30.918    aseg_driver/decimal_renderer/aseg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.326    31.244 r  aseg_driver/decimal_renderer/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.109    33.352    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.524    36.876 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.876    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.528ns  (logic 10.406ns (33.007%)  route 21.121ns (66.993%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT4=3 LUT5=7 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.207    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  D_countdown_q_reg[8]/Q
                         net (fo=16, routed)          1.803     7.466    aseg_driver/decimal_renderer/D_countdown_q_reg[8]
    SLICE_X64Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.590 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_8/O
                         net (fo=3, routed)           1.097     8.687    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_8_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.811 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.587     9.398    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_7_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_23/O
                         net (fo=1, routed)           0.518    10.041    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_23_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.165 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.618    10.783    aseg_driver/decimal_renderer/D_countdown_q_reg[13]_1
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.124    10.907 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.907    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_6_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.547 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry/O[3]
                         net (fo=2, routed)           1.251    12.798    aseg_driver/decimal_renderer/L_6e86bb47_remainder0[6]
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.306    13.104 f  aseg_driver/decimal_renderer/i__carry__0_i_12__0/O
                         net (fo=12, routed)          0.850    13.954    aseg_driver/decimal_renderer/i__carry__0_i_12__0_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124    14.078 r  aseg_driver/decimal_renderer/i__carry__0_i_15__0/O
                         net (fo=4, routed)           0.445    14.523    aseg_driver/decimal_renderer/i__carry__0_i_15__0_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.150    14.673 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=2, routed)           0.657    15.331    aseg_driver/decimal_renderer/i__carry_i_27_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.326    15.657 r  aseg_driver/decimal_renderer/i__carry_i_16__0/O
                         net (fo=7, routed)           0.475    16.131    aseg_driver/decimal_renderer/i__carry_i_16__0_n_0
    SLICE_X60Y30         LUT4 (Prop_lut4_I0_O)        0.150    16.281 f  aseg_driver/decimal_renderer/i__carry_i_11/O
                         net (fo=2, routed)           0.863    17.145    aseg_driver/decimal_renderer/i__carry_i_11_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.354    17.499 r  aseg_driver/decimal_renderer/i__carry_i_2/O
                         net (fo=2, routed)           0.813    18.312    aseg_driver/decimal_renderer/i__carry_i_2_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.348    18.660 r  aseg_driver/decimal_renderer/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    18.660    aseg_driver/decimal_renderer/i__carry_i_5__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.058 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.058    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.172 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.172    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.411 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.978    20.389    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__1_n_5
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.302    20.691 f  aseg_driver/decimal_renderer/i__carry__0_i_18/O
                         net (fo=4, routed)           0.695    21.385    aseg_driver/decimal_renderer/i__carry__0_i_18_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124    21.509 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=8, routed)           1.004    22.513    aseg_driver/decimal_renderer/i__carry__0_i_14_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.152    22.665 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           1.221    23.886    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.326    24.212 f  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=3, routed)           0.832    25.044    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124    25.168 r  aseg_driver/decimal_renderer/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.667    25.834    aseg_driver/decimal_renderer/i__carry__0_i_4__0_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.360 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.360    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.694 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.883    27.577    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.303    27.880 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    28.144    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124    28.268 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.600    28.868    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I3_O)        0.124    28.992 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.677    29.669    aseg_driver/decimal_renderer/D_countdown_q_reg_3_sn_1
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.793 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.022    30.815    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I1_O)        0.124    30.939 r  aseg_driver/decimal_renderer/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.302    33.241    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.494    36.735 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    36.735    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.503ns  (logic 10.434ns (33.121%)  route 21.069ns (66.879%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT4=3 LUT5=7 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.207    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  D_countdown_q_reg[8]/Q
                         net (fo=16, routed)          1.803     7.466    aseg_driver/decimal_renderer/D_countdown_q_reg[8]
    SLICE_X64Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.590 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_8/O
                         net (fo=3, routed)           1.097     8.687    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_8_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.811 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.587     9.398    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_7_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_23/O
                         net (fo=1, routed)           0.518    10.041    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_23_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.165 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.618    10.783    aseg_driver/decimal_renderer/D_countdown_q_reg[13]_1
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.124    10.907 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.907    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_6_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.547 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry/O[3]
                         net (fo=2, routed)           1.251    12.798    aseg_driver/decimal_renderer/L_6e86bb47_remainder0[6]
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.306    13.104 f  aseg_driver/decimal_renderer/i__carry__0_i_12__0/O
                         net (fo=12, routed)          0.850    13.954    aseg_driver/decimal_renderer/i__carry__0_i_12__0_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124    14.078 r  aseg_driver/decimal_renderer/i__carry__0_i_15__0/O
                         net (fo=4, routed)           0.445    14.523    aseg_driver/decimal_renderer/i__carry__0_i_15__0_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.150    14.673 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=2, routed)           0.657    15.331    aseg_driver/decimal_renderer/i__carry_i_27_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.326    15.657 r  aseg_driver/decimal_renderer/i__carry_i_16__0/O
                         net (fo=7, routed)           0.475    16.131    aseg_driver/decimal_renderer/i__carry_i_16__0_n_0
    SLICE_X60Y30         LUT4 (Prop_lut4_I0_O)        0.150    16.281 f  aseg_driver/decimal_renderer/i__carry_i_11/O
                         net (fo=2, routed)           0.863    17.145    aseg_driver/decimal_renderer/i__carry_i_11_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.354    17.499 r  aseg_driver/decimal_renderer/i__carry_i_2/O
                         net (fo=2, routed)           0.813    18.312    aseg_driver/decimal_renderer/i__carry_i_2_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.348    18.660 r  aseg_driver/decimal_renderer/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    18.660    aseg_driver/decimal_renderer/i__carry_i_5__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.058 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.058    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.172 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.172    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.411 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.978    20.389    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__1_n_5
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.302    20.691 f  aseg_driver/decimal_renderer/i__carry__0_i_18/O
                         net (fo=4, routed)           0.695    21.385    aseg_driver/decimal_renderer/i__carry__0_i_18_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124    21.509 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=8, routed)           1.004    22.513    aseg_driver/decimal_renderer/i__carry__0_i_14_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.152    22.665 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           1.221    23.886    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.326    24.212 f  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=3, routed)           0.832    25.044    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124    25.168 r  aseg_driver/decimal_renderer/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.667    25.834    aseg_driver/decimal_renderer/i__carry__0_i_4__0_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.360 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.360    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.694 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.883    27.577    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.303    27.880 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    28.144    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124    28.268 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.600    28.868    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I3_O)        0.124    28.992 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.677    29.669    aseg_driver/decimal_renderer/D_countdown_q_reg_3_sn_1
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.793 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.017    30.810    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I4_O)        0.124    30.934 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.254    33.188    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    36.710 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    36.710    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.429ns  (logic 10.669ns (33.946%)  route 20.760ns (66.054%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT4=3 LUT5=8 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.207    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  D_countdown_q_reg[8]/Q
                         net (fo=16, routed)          1.803     7.466    aseg_driver/decimal_renderer/D_countdown_q_reg[8]
    SLICE_X64Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.590 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_8/O
                         net (fo=3, routed)           1.097     8.687    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_8_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.811 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.587     9.398    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_7_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_23/O
                         net (fo=1, routed)           0.518    10.041    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_23_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.165 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.618    10.783    aseg_driver/decimal_renderer/D_countdown_q_reg[13]_1
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.124    10.907 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.907    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_6_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.547 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry/O[3]
                         net (fo=2, routed)           1.251    12.798    aseg_driver/decimal_renderer/L_6e86bb47_remainder0[6]
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.306    13.104 f  aseg_driver/decimal_renderer/i__carry__0_i_12__0/O
                         net (fo=12, routed)          0.850    13.954    aseg_driver/decimal_renderer/i__carry__0_i_12__0_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124    14.078 r  aseg_driver/decimal_renderer/i__carry__0_i_15__0/O
                         net (fo=4, routed)           0.445    14.523    aseg_driver/decimal_renderer/i__carry__0_i_15__0_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.150    14.673 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=2, routed)           0.657    15.331    aseg_driver/decimal_renderer/i__carry_i_27_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.326    15.657 r  aseg_driver/decimal_renderer/i__carry_i_16__0/O
                         net (fo=7, routed)           0.475    16.131    aseg_driver/decimal_renderer/i__carry_i_16__0_n_0
    SLICE_X60Y30         LUT4 (Prop_lut4_I0_O)        0.150    16.281 f  aseg_driver/decimal_renderer/i__carry_i_11/O
                         net (fo=2, routed)           0.863    17.145    aseg_driver/decimal_renderer/i__carry_i_11_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.354    17.499 r  aseg_driver/decimal_renderer/i__carry_i_2/O
                         net (fo=2, routed)           0.813    18.312    aseg_driver/decimal_renderer/i__carry_i_2_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.348    18.660 r  aseg_driver/decimal_renderer/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    18.660    aseg_driver/decimal_renderer/i__carry_i_5__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.058 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.058    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.172 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.172    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.411 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.978    20.389    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__1_n_5
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.302    20.691 f  aseg_driver/decimal_renderer/i__carry__0_i_18/O
                         net (fo=4, routed)           0.695    21.385    aseg_driver/decimal_renderer/i__carry__0_i_18_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124    21.509 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=8, routed)           1.004    22.513    aseg_driver/decimal_renderer/i__carry__0_i_14_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.152    22.665 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           1.221    23.886    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.326    24.212 f  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=3, routed)           0.832    25.044    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124    25.168 r  aseg_driver/decimal_renderer/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.667    25.834    aseg_driver/decimal_renderer/i__carry__0_i_4__0_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.360 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.360    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.694 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.883    27.577    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.303    27.880 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    28.144    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124    28.268 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.600    28.868    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I3_O)        0.124    28.992 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.602    29.595    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.150    29.745 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.975    30.719    aseg_driver/decimal_renderer/aseg[3]
    SLICE_X64Y26         LUT6 (Prop_lut6_I0_O)        0.326    31.045 r  aseg_driver/decimal_renderer/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.062    33.108    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.529    36.637 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    36.637    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.235ns  (logic 10.647ns (34.086%)  route 20.588ns (65.914%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT4=3 LUT5=8 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.207    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  D_countdown_q_reg[8]/Q
                         net (fo=16, routed)          1.803     7.466    aseg_driver/decimal_renderer/D_countdown_q_reg[8]
    SLICE_X64Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.590 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_8/O
                         net (fo=3, routed)           1.097     8.687    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_8_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.811 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.587     9.398    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_7_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_23/O
                         net (fo=1, routed)           0.518    10.041    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_23_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.165 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.618    10.783    aseg_driver/decimal_renderer/D_countdown_q_reg[13]_1
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.124    10.907 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.907    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_6_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.547 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry/O[3]
                         net (fo=2, routed)           1.251    12.798    aseg_driver/decimal_renderer/L_6e86bb47_remainder0[6]
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.306    13.104 f  aseg_driver/decimal_renderer/i__carry__0_i_12__0/O
                         net (fo=12, routed)          0.850    13.954    aseg_driver/decimal_renderer/i__carry__0_i_12__0_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124    14.078 r  aseg_driver/decimal_renderer/i__carry__0_i_15__0/O
                         net (fo=4, routed)           0.445    14.523    aseg_driver/decimal_renderer/i__carry__0_i_15__0_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.150    14.673 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=2, routed)           0.657    15.331    aseg_driver/decimal_renderer/i__carry_i_27_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.326    15.657 r  aseg_driver/decimal_renderer/i__carry_i_16__0/O
                         net (fo=7, routed)           0.475    16.131    aseg_driver/decimal_renderer/i__carry_i_16__0_n_0
    SLICE_X60Y30         LUT4 (Prop_lut4_I0_O)        0.150    16.281 f  aseg_driver/decimal_renderer/i__carry_i_11/O
                         net (fo=2, routed)           0.863    17.145    aseg_driver/decimal_renderer/i__carry_i_11_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.354    17.499 r  aseg_driver/decimal_renderer/i__carry_i_2/O
                         net (fo=2, routed)           0.813    18.312    aseg_driver/decimal_renderer/i__carry_i_2_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.348    18.660 r  aseg_driver/decimal_renderer/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    18.660    aseg_driver/decimal_renderer/i__carry_i_5__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.058 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.058    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.172 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.172    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.411 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.978    20.389    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__1_n_5
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.302    20.691 f  aseg_driver/decimal_renderer/i__carry__0_i_18/O
                         net (fo=4, routed)           0.695    21.385    aseg_driver/decimal_renderer/i__carry__0_i_18_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124    21.509 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=8, routed)           1.004    22.513    aseg_driver/decimal_renderer/i__carry__0_i_14_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.152    22.665 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           1.221    23.886    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.326    24.212 f  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=3, routed)           0.832    25.044    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124    25.168 r  aseg_driver/decimal_renderer/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.667    25.834    aseg_driver/decimal_renderer/i__carry__0_i_4__0_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.360 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.360    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.694 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.883    27.577    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.303    27.880 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    28.144    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124    28.268 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.600    28.868    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I3_O)        0.124    28.992 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.602    29.595    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X62Y25         LUT5 (Prop_lut5_I0_O)        0.150    29.745 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.948    30.693    aseg_driver/decimal_renderer/aseg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.326    31.019 r  aseg_driver/decimal_renderer/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.917    32.936    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    36.442 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.442    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.593ns  (logic 10.429ns (34.089%)  route 20.164ns (65.911%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT4=3 LUT5=7 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.623     5.207    clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  D_countdown_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  D_countdown_q_reg[8]/Q
                         net (fo=16, routed)          1.803     7.466    aseg_driver/decimal_renderer/D_countdown_q_reg[8]
    SLICE_X64Y30         LUT5 (Prop_lut5_I2_O)        0.124     7.590 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_8/O
                         net (fo=3, routed)           1.097     8.687    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_8_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.811 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.587     9.398    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry__1_i_7_n_0
    SLICE_X65Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.522 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_23/O
                         net (fo=1, routed)           0.518    10.041    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_23_n_0
    SLICE_X64Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.165 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_11/O
                         net (fo=7, routed)           0.618    10.783    aseg_driver/decimal_renderer/D_countdown_q_reg[13]_1
    SLICE_X62Y27         LUT5 (Prop_lut5_I1_O)        0.124    10.907 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.907    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry_i_6_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.547 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_carry/O[3]
                         net (fo=2, routed)           1.251    12.798    aseg_driver/decimal_renderer/L_6e86bb47_remainder0[6]
    SLICE_X63Y29         LUT6 (Prop_lut6_I1_O)        0.306    13.104 f  aseg_driver/decimal_renderer/i__carry__0_i_12__0/O
                         net (fo=12, routed)          0.850    13.954    aseg_driver/decimal_renderer/i__carry__0_i_12__0_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124    14.078 r  aseg_driver/decimal_renderer/i__carry__0_i_15__0/O
                         net (fo=4, routed)           0.445    14.523    aseg_driver/decimal_renderer/i__carry__0_i_15__0_n_0
    SLICE_X61Y30         LUT4 (Prop_lut4_I3_O)        0.150    14.673 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=2, routed)           0.657    15.331    aseg_driver/decimal_renderer/i__carry_i_27_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I5_O)        0.326    15.657 r  aseg_driver/decimal_renderer/i__carry_i_16__0/O
                         net (fo=7, routed)           0.475    16.131    aseg_driver/decimal_renderer/i__carry_i_16__0_n_0
    SLICE_X60Y30         LUT4 (Prop_lut4_I0_O)        0.150    16.281 f  aseg_driver/decimal_renderer/i__carry_i_11/O
                         net (fo=2, routed)           0.863    17.145    aseg_driver/decimal_renderer/i__carry_i_11_n_0
    SLICE_X60Y28         LUT4 (Prop_lut4_I3_O)        0.354    17.499 r  aseg_driver/decimal_renderer/i__carry_i_2/O
                         net (fo=2, routed)           0.813    18.312    aseg_driver/decimal_renderer/i__carry_i_2_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.348    18.660 r  aseg_driver/decimal_renderer/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000    18.660    aseg_driver/decimal_renderer/i__carry_i_5__0_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.058 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.058    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.172 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.172    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.411 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.978    20.389    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__0/i__carry__1_n_5
    SLICE_X59Y27         LUT5 (Prop_lut5_I2_O)        0.302    20.691 f  aseg_driver/decimal_renderer/i__carry__0_i_18/O
                         net (fo=4, routed)           0.695    21.385    aseg_driver/decimal_renderer/i__carry__0_i_18_n_0
    SLICE_X60Y26         LUT6 (Prop_lut6_I0_O)        0.124    21.509 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=8, routed)           1.004    22.513    aseg_driver/decimal_renderer/i__carry__0_i_14_n_0
    SLICE_X59Y24         LUT5 (Prop_lut5_I1_O)        0.152    22.665 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11/O
                         net (fo=4, routed)           1.221    23.886    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X59Y25         LUT5 (Prop_lut5_I4_O)        0.326    24.212 f  aseg_driver/decimal_renderer/i__carry_i_13/O
                         net (fo=3, routed)           0.832    25.044    aseg_driver/decimal_renderer/i__carry_i_13_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124    25.168 r  aseg_driver/decimal_renderer/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.667    25.834    aseg_driver/decimal_renderer/i__carry__0_i_4__0_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.360 r  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.360    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.694 f  aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.883    27.577    aseg_driver/decimal_renderer/L_6e86bb47_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X59Y26         LUT6 (Prop_lut6_I0_O)        0.303    27.880 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.264    28.144    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_38_n_0
    SLICE_X59Y26         LUT5 (Prop_lut5_I4_O)        0.124    28.268 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.600    28.868    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_34_n_0
    SLICE_X61Y25         LUT5 (Prop_lut5_I3_O)        0.124    28.992 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=2, routed)           0.677    29.669    aseg_driver/decimal_renderer/D_countdown_q_reg_3_sn_1
    SLICE_X61Y25         LUT6 (Prop_lut6_I5_O)        0.124    29.793 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.506    30.298    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I1_O)        0.124    30.422 r  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.862    32.284    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    35.801 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.801    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.851ns  (logic 4.357ns (49.223%)  route 4.494ns (50.777%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.634     5.218    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.456     5.674 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=7, routed)           1.013     6.688    timerseg_driver/ctr/M_ctr_value[0]
    SLICE_X64Y38         LUT4 (Prop_lut4_I1_O)        0.150     6.838 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           3.481    10.319    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.751    14.070 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.070    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.834ns  (logic 4.210ns (47.658%)  route 4.624ns (52.342%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.202    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.720 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=13, routed)          0.862     6.583    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.707 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           3.762    10.468    aseg_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         3.568    14.037 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.037    aseg[11]
    R11                                                               r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.831ns  (logic 4.215ns (47.733%)  route 4.616ns (52.267%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.618     5.202    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     5.720 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=13, routed)          0.837     6.557    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     6.681 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           3.779    10.460    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.573    14.033 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.033    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.485ns (70.664%)  route 0.616ns (29.336%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.582     1.526    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.690 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.153     1.843    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I1_O)        0.048     1.891 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.463     2.354    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.273     3.627 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.627    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.424ns (63.206%)  route 0.829ns (36.794%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.582     1.526    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.153     1.843    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.888 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.676     2.564    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.215     3.779 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.779    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.449ns (61.719%)  route 0.899ns (38.281%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.582     1.526    clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  D_countdown_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  D_countdown_q_reg[0]/Q
                         net (fo=2, routed)           0.268     1.934    aseg_driver/decimal_renderer/D_countdown_q_reg[0]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.979 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.232     2.212    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.045     2.257 r  aseg_driver/decimal_renderer/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.655    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         1.218     3.873 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.873    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.477ns (59.518%)  route 1.004ns (40.482%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.592     1.536    timerseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X62Y37         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=7, routed)           0.227     1.903    timerseg_driver/ctr/M_ctr_value[1]
    SLICE_X64Y38         LUT4 (Prop_lut4_I0_O)        0.046     1.949 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           0.778     2.727    timerseg_OBUF[0]
    G5                   OBUF (Prop_obuf_I_O)         1.290     4.017 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.017    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.461ns (58.349%)  route 1.043ns (41.651%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.582     1.526    clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  D_countdown_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  D_countdown_q_reg[0]/Q
                         net (fo=2, routed)           0.268     1.934    aseg_driver/decimal_renderer/D_countdown_q_reg[0]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.979 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.271     2.250    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y26         LUT6 (Prop_lut6_I2_O)        0.045     2.295 r  aseg_driver/decimal_renderer/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.504     2.799    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         1.230     4.029 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.029    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.511ns  (logic 1.456ns (57.982%)  route 1.055ns (42.018%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.582     1.526    clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  D_countdown_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  D_countdown_q_reg[0]/Q
                         net (fo=2, routed)           0.268     1.934    aseg_driver/decimal_renderer/D_countdown_q_reg[0]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.979 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.266     2.245    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.290 r  aseg_driver/decimal_renderer/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.812    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         1.225     4.037 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.037    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.521ns (59.431%)  route 1.038ns (40.569%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.582     1.526    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.690 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.244     1.934    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X62Y25         LUT5 (Prop_lut5_I2_O)        0.042     1.976 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.348     2.324    aseg_driver/decimal_renderer/aseg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I1_O)        0.107     2.431 r  aseg_driver/decimal_renderer/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.446     2.877    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         1.208     4.085 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.085    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_countdown_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.572ns  (logic 1.455ns (56.576%)  route 1.117ns (43.424%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.582     1.526    clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  D_countdown_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  D_countdown_q_reg[0]/Q
                         net (fo=2, routed)           0.268     1.934    aseg_driver/decimal_renderer/D_countdown_q_reg[0]
    SLICE_X61Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.979 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.269     2.248    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.045     2.293 r  aseg_driver/decimal_renderer/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.580     2.873    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         1.224     4.097 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.097    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.536ns (59.623%)  route 1.040ns (40.377%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.582     1.526    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.690 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.244     1.934    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X62Y25         LUT5 (Prop_lut5_I2_O)        0.042     1.976 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.212     2.187    aseg_driver/decimal_renderer/aseg[3]
    SLICE_X65Y26         LUT6 (Prop_lut6_I3_O)        0.107     2.294 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.584     2.879    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         1.223     4.102 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.102    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.580ns  (logic 1.509ns (58.466%)  route 1.072ns (41.534%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.582     1.526    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     1.690 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=13, routed)          0.244     1.934    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X62Y25         LUT5 (Prop_lut5_I2_O)        0.042     1.976 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.221     2.196    aseg_driver/decimal_renderer/aseg[3]
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.107     2.303 r  aseg_driver/decimal_renderer/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.607     2.910    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         1.196     4.106 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.106    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.434ns  (logic 1.628ns (29.953%)  route 3.807ns (70.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.905     4.409    reset_cond/butt_reset_IBUF
    SLICE_X64Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.533 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.902     5.434    reset_cond/M_reset_cond_in
    SLICE_X59Y30         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y30         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.434ns  (logic 1.628ns (29.953%)  route 3.807ns (70.047%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.905     4.409    reset_cond/butt_reset_IBUF
    SLICE_X64Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.533 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.902     5.434    reset_cond/M_reset_cond_in
    SLICE_X59Y30         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.507     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.628ns (31.073%)  route 3.611ns (68.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.905     4.409    reset_cond/butt_reset_IBUF
    SLICE_X64Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.533 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.706     5.239    reset_cond/M_reset_cond_in
    SLICE_X63Y34         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.513     4.918    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y34         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.239ns  (logic 1.628ns (31.073%)  route 3.611ns (68.927%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.918ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.905     4.409    reset_cond/butt_reset_IBUF
    SLICE_X64Y38         LUT1 (Prop_lut1_I0_O)        0.124     4.533 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.706     5.239    reset_cond/M_reset_cond_in
    SLICE_X63Y34         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.513     4.918    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y34         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.316ns (18.436%)  route 1.400ns (81.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.141     1.412    reset_cond/butt_reset_IBUF
    SLICE_X64Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.457 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.259     1.716    reset_cond/M_reset_cond_in
    SLICE_X63Y34         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y34         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.716ns  (logic 0.316ns (18.436%)  route 1.400ns (81.564%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.141     1.412    reset_cond/butt_reset_IBUF
    SLICE_X64Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.457 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.259     1.716    reset_cond/M_reset_cond_in
    SLICE_X63Y34         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y34         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.316ns (17.605%)  route 1.481ns (82.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.141     1.412    reset_cond/butt_reset_IBUF
    SLICE_X64Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.457 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.340     1.797    reset_cond/M_reset_cond_in
    SLICE_X59Y30         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y30         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.316ns (17.605%)  route 1.481ns (82.395%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.141     1.412    reset_cond/butt_reset_IBUF
    SLICE_X64Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.457 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.340     1.797    reset_cond/M_reset_cond_in
    SLICE_X59Y30         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.854     2.044    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





