INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/rtl projects/alu_4bit/instruction_regsiter_4bit/instruction_regsiter_4bit.srcs/sources_1/new/inst_reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_reg_tb
