<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Network-on-Chip (NOC) Primitives</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part415.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part417.htm">Next &gt;</a></p><p class="s6" style="padding-bottom: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark578">&zwnj;</a>Chapter - 7: Network-on-Chip (NOC) Primitives<a name="bookmark623">&zwnj;</a></p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="672" height="1" alt="image" src="Image_526.png"/></span></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part417.htm">ACX_NAP_AXI_MASTER</a><a class="toc1" href="part418.htm">Parameters</a><a class="toc1" href="part419.htm">Ports</a><a class="toc1" href="part420.htm">AXI-4 Specification</a><a class="toc1" href="part421.htm">Inference</a><a class="toc1" href="part422.htm">Instantiation Templates</a><a class="toc2" href="part423.htm">Verilog</a><a class="toc2" href="part424.htm">VHDL</a><a class="toc1" href="part425.htm">Parameter Templates</a><a class="toc0" href="part426.htm">ACX_NAP_AXI_SLAVE</a><a class="toc1" href="part427.htm">Parameters</a><a class="toc1" href="part428.htm">Ports</a><a class="toc1" href="part429.htm">AXI-4 Specification</a><a class="toc1" href="part430.htm">Inference</a><a class="toc1" href="part431.htm">Instantiation Templates</a><a class="toc2" href="part432.htm">Verilog</a><a class="toc2" href="part433.htm">VHDL</a><a class="toc1" href="part434.htm">Parameter Templates</a><a class="toc0" href="part435.htm">ACX_NAP_HORIZONTAL</a><a class="toc1" href="part436.htm">Parameters</a><a class="toc1" href="part437.htm">Ports</a><a class="toc1" href="part438.htm">Inference</a><a class="toc1" href="part439.htm">Instantiation Templates</a><a class="toc2" href="part440.htm">Verilog</a><a class="toc2" href="part441.htm">VHDL</a><a class="toc1" href="part442.htm">Parameter Templates</a><a class="toc0" href="part443.htm">ACX_NAP_VERTICAL</a><a class="toc1" href="part444.htm">Parameters</a><a class="toc1" href="part445.htm">Ports</a><a class="toc1" href="part446.htm">Inference</a><a class="toc1" href="part447.htm">Instantiation Templates</a><a class="toc2" href="part448.htm">Verilog</a><a class="toc2" href="part449.htm">VHDL</a><a class="toc1" href="part450.htm">Parameter Templates</a><a class="toc0" href="part451.htm">ACX_NAP_ETHERNET</a><a class="toc1" href="part452.htm">Parameters</a><a class="toc2" href="part453.htm">EIU Channels</a><a class="toc1" href="part454.htm">Ports</a><a class="toc2" href="part455.htm">Mod Values</a><a class="toc1" href="part456.htm">Inference</a><a class="toc1" href="part457.htm">Instantiation Templates</a><a class="toc2" href="part458.htm">Verilog</a><a class="toc2" href="part459.htm">VHDL</a><a class="toc1" href="part460.htm">Parameter Templates</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part415.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part417.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
