                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########## Defining Top Module ##############
set top_module SYS_TOP
SYS_TOP
cd "../Formality"
set_svf SYS_TOP.svf
1
cd "../Synthesis"
################################################
########## 1-Setting design Library ############
################################################
## Search Path
lappend search_path "/home/IC/Projects/Full_System/STD_LIB"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/Full_System/STD_LIB
lappend search_path "/home/IC/Projects/Full_System/Design"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/Full_System/STD_LIB /home/IC/Projects/Full_System/Design
## Library Definitions
set TTLIB "/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set SSLIB "/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set FFLIB "/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Target Library and Link Library
set target_library [list $TTLIB $SSLIB $FFLIB]
/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db /home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db /home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
set link_library [list * $TTLIB $SSLIB $FFLIB]
* /home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db /home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db /home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
#################################################
############ 2-Reading RTL Library ##############
#################################################
## Defining important variables
#set FIFO_rtl_list [list ];
#set UART_rtl_list [list ];
set rtl_list [list "../Design/TOP.v" "../Design/SYS_CONTRL.v" "../Design/RegFile.v" "../Design/ClkDiv.v" "../Design/RST_SYNC.v" "../Design/CLK_GATE.v" "../Design/DATA_SYNC.v" "../Design/ALU.v" "../Design/PULSE_GEN.v" "../Design/FIFO/F_DATA_SYNC.v" "../Design/FIFO/FIFO_RAM.v" "../Design/FIFO/RD_CONTRL.v" "../Design/FIFO/WR_CONTRL.v" "../Design/FIFO.v" "../Design/UART.v" "../Design/UART/FSM_Controller.v" "../Design/UART/Parity.v" "../Design/UART/Serializer.v" "../Design/UART/UART_TX.v" "../Design/UART/Configuration.v" "../Design/UART/Controller.v" "../Design/UART/Sampler.v" "../Design/UART/Sampling_Register.v" "../Design/UART/UART_RX.v"];
../Design/TOP.v ../Design/SYS_CONTRL.v ../Design/RegFile.v ../Design/ClkDiv.v ../Design/RST_SYNC.v ../Design/CLK_GATE.v ../Design/DATA_SYNC.v ../Design/ALU.v ../Design/PULSE_GEN.v ../Design/FIFO/F_DATA_SYNC.v ../Design/FIFO/FIFO_RAM.v ../Design/FIFO/RD_CONTRL.v ../Design/FIFO/WR_CONTRL.v ../Design/FIFO.v ../Design/UART.v ../Design/UART/FSM_Controller.v ../Design/UART/Parity.v ../Design/UART/Serializer.v ../Design/UART/UART_TX.v ../Design/UART/Configuration.v ../Design/UART/Controller.v ../Design/UART/Sampler.v ../Design/UART/Sampling_Register.v ../Design/UART/UART_RX.v
#lappend rtl_list $FIFO_rtl_list
#lappend rtl_list $UART_rtl_list
## Reading and linking the Project 
analyze -format verilog $rtl_list
Running PRESTO HDLC
Compiling source file ../Design/TOP.v
Warning:  ../Design/TOP.v:12: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file ../Design/SYS_CONTRL.v
Compiling source file ../Design/RegFile.v
Compiling source file ../Design/ClkDiv.v
Compiling source file ../Design/RST_SYNC.v
Compiling source file ../Design/CLK_GATE.v
Compiling source file ../Design/DATA_SYNC.v
Compiling source file ../Design/ALU.v
Compiling source file ../Design/PULSE_GEN.v
Compiling source file ../Design/FIFO/F_DATA_SYNC.v
Compiling source file ../Design/FIFO/FIFO_RAM.v
Compiling source file ../Design/FIFO/RD_CONTRL.v
Compiling source file ../Design/FIFO/WR_CONTRL.v
Compiling source file ../Design/FIFO.v
Compiling source file ../Design/UART.v
Compiling source file ../Design/UART/FSM_Controller.v
Compiling source file ../Design/UART/Parity.v
Compiling source file ../Design/UART/Serializer.v
Compiling source file ../Design/UART/UART_TX.v
Compiling source file ../Design/UART/Configuration.v
Compiling source file ../Design/UART/Controller.v
Compiling source file ../Design/UART/Sampler.v
Compiling source file ../Design/UART/Sampling_Register.v
Compiling source file ../Design/UART/UART_RX.v
Presto compilation completed successfully.
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
elaborate -lib work $top_module
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 211 in file
	'../Design/TOP.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           212            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'SYS_TOP'.
Information: Building the design 'SYS_CONTRL' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,ALU_FUNC_WIDTH=4,RegFile_ADDR_WIDTH=4". (HDL-193)
Warning:  ../Design/SYS_CONTRL.v:64: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 63 in file
	'../Design/SYS_CONTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            64            |    auto/auto     |
|            74            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 185 in file
	'../Design/SYS_CONTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           191            |     no/auto      |
===============================================

Statistics for case statements in always block at line 207 in file
	'../Design/SYS_CONTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           212            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 252 in file
	'../Design/SYS_CONTRL.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           259            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4 line 185 in file
		'../Design/SYS_CONTRL.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|      ALU_Result_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|   RX_Data_Register_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| RegFile_ADDR_Register_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4 line 306 in file
		'../Design/SYS_CONTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RegFile' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,MEM_SIZE=16,ADDR_WIDTH=4". (HDL-193)

Inferred memory devices in process
	in routine RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4 line 32 in file
		'../Design/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  RdData_Vaild_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    Register_reg     | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|    Register_reg     | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
========================================================================================
|               block name/line                 | Inputs | Outputs | # sel inputs | MB |
========================================================================================
| RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4/51 |   16   |    8    |      4       | N  |
========================================================================================
Presto compilation completed successfully.
Information: Building the design 'ALU' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,FUNC_WIDTH=4". (HDL-193)

Statistics for case statements in always block at line 30 in file
	'../Design/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU_DATA_WIDTH8_FUNC_WIDTH4 line 18 in file
		'../Design/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ALU_OP_1_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ALU_OP_2_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ALU_DATA_WIDTH8_FUNC_WIDTH4 line 30 in file
		'../Design/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ALU_OUT_REG_reg   | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ALU_DATA_WIDTH8_FUNC_WIDTH4 line 65 in file
		'../Design/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    VALID_REG_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'PULSE_GEN'. (HDL-193)

Inferred memory devices in process
	in routine PULSE_GEN line 9 in file
		'../Design/PULSE_GEN.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| PULSE_GEN_flipflop_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Information: Building the design 'FIFO' instantiated from design 'SYS_TOP' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=5,MEM_SIZE=32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CLK_GATE'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'DATA_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2,BUS_WIDTH=8". (HDL-193)

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 11 in file
		'../Design/DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  synchronizer_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| sync_bus_enable_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 26 in file
		'../Design/DATA_SYNC.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| enable_pulse_flipflop_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine DATA_SYNC_NUM_STAGES2_BUS_WIDTH8 line 37 in file
		'../Design/DATA_SYNC.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| sync_bus_register_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv' instantiated from design 'SYS_TOP' with
	the parameters "Width=8". (HDL-193)

Inferred memory devices in process
	in routine ClkDiv_Width8 line 25 in file
		'../Design/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ClkDiv_Width8 line 43 in file
		'../Design/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   reg_div_clk_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'ClkDiv' instantiated from design 'SYS_TOP' with
	the parameters "Width=6". (HDL-193)

Inferred memory devices in process
	in routine ClkDiv_Width6 line 25 in file
		'../Design/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ClkDiv_Width6 line 43 in file
		'../Design/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   reg_div_clk_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RST_SYNC' instantiated from design 'SYS_TOP' with
	the parameters "NUM_STAGES=2". (HDL-193)

Inferred memory devices in process
	in routine RST_SYNC_NUM_STAGES2 line 7 in file
		'../Design/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  synchronizer_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_Tx' instantiated from design 'UART_DATA_WIDTH8' with
	the parameters "Width=8". (HDL-193)

Statistics for case statements in always block at line 22 in file
	'../Design/UART/UART_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'UART_Rx' instantiated from design 'UART_DATA_WIDTH8' with
	the parameters "Width=8". (HDL-193)

Statistics for case statements in always block at line 117 in file
	'../Design/UART/UART_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           118            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'DUAL_RAM' instantiated from design 'FIFO_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32' with
	the parameters "DATA_WIDTH=8,ADDR_WIDTH=5,MEM_SIZE=32". (HDL-193)

Inferred memory devices in process
	in routine DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32 line 18 in file
		'../Design/FIFO/FIFO_RAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       MEM_reg       | Flip-flop |  256  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32 line 32 in file
		'../Design/FIFO/FIFO_RAM.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rdata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=========================================================================================
|                block name/line                 | Inputs | Outputs | # sel inputs | MB |
=========================================================================================
| DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32/37 |   32   |    8    |      5       | N  |
=========================================================================================
Presto compilation completed successfully.
Information: Building the design 'F_DATA_SYNC' instantiated from design 'FIFO_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32' with
	the parameters "BUS_WIDTH=6". (HDL-193)

Inferred memory devices in process
	in routine F_DATA_SYNC_BUS_WIDTH6 line 11 in file
		'../Design/FIFO/F_DATA_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  synchronizer_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    sync_bus_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'RD_CONTRL' instantiated from design 'FIFO_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32' with
	the parameters "ADDR_WIDTH=5". (HDL-193)

Inferred memory devices in process
	in routine RD_CONTRL_ADDR_WIDTH5 line 19 in file
		'../Design/FIFO/RD_CONTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bn_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RD_CONTRL_ADDR_WIDTH5 line 31 in file
		'../Design/FIFO/RD_CONTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   empty_flag_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'WR_CONTRL' instantiated from design 'FIFO_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32' with
	the parameters "ADDR_WIDTH=5". (HDL-193)

Inferred memory devices in process
	in routine WR_CONTRL_ADDR_WIDTH5 line 18 in file
		'../Design/FIFO/WR_CONTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     bn_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine WR_CONTRL_ADDR_WIDTH5 line 30 in file
		'../Design/FIFO/WR_CONTRL.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    full_flag_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'serializer' instantiated from design 'UART_Tx_Width8' with
	the parameters "Width=8". (HDL-193)

Inferred memory devices in process
	in routine serializer_Width8 line 17 in file
		'../Design/UART/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   serial_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Parity_calc' instantiated from design 'UART_Tx_Width8' with
	the parameters "Width=8". (HDL-193)

Inferred memory devices in process
	in routine Parity_calc_Width8 line 12 in file
		'../Design/UART/Parity.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  internal_reg_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'FSM_controller'. (HDL-193)

Statistics for case statements in always block at line 30 in file
	'../Design/UART/FSM_Controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            31            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 78 in file
	'../Design/UART/FSM_Controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            82            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_controller line 21 in file
		'../Design/UART/FSM_Controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  current_state_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Sampling_Register'. (HDL-193)

Inferred memory devices in process
	in routine Sampling_Register line 31 in file
		'../Design/UART/Sampling_Register.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| sampled_data_register_reg | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully.
Information: Building the design 'Configuration_block'. (HDL-193)
Warning:  ../Design/UART/Configuration.v:54: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../Design/UART/Configuration.v:98: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../Design/UART/Configuration.v:114: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ../Design/UART/Configuration.v:180: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 49 in file
	'../Design/UART/Configuration.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 97 in file
	'../Design/UART/Configuration.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            98            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 113 in file
	'../Design/UART/Configuration.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           114            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 178 in file
	'../Design/UART/Configuration.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           180            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Configuration_block line 25 in file
		'../Design/UART/Configuration.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stop_enable_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  parity_enable_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  start_enable_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| sampler_enable_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Configuration_block line 34 in file
		'../Design/UART/Configuration.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   SAMPLE_CMD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Configuration_block line 49 in file
		'../Design/UART/Configuration.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Edge_counter_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Sampler'. (HDL-193)

Inferred memory devices in process
	in routine Sampler line 18 in file
		'../Design/UART/Sampler.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  Data_Storage_reg   | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'UART_Rx_Controller'. (HDL-193)

Statistics for case statements in always block at line 53 in file
	'../Design/UART/Controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 94 in file
	'../Design/UART/Controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            95            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_Rx_Controller line 21 in file
		'../Design/UART/Controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  BIT_COUNT_reg_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_Rx_Controller line 44 in file
		'../Design/UART/Controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
#read_file -format verilog $rtl_list
#link
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Aug 17 06:12:03 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1

Cells                                                              23
    Cells do not drive (LINT-1)                                    18
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'ALU_DATA_WIDTH8_FUNC_WIDTH4', cell 'C398' does not drive any nets. (LINT-1)
Warning: In design 'ALU_DATA_WIDTH8_FUNC_WIDTH4', cell 'C399' does not drive any nets. (LINT-1)
Warning: In design 'ALU_DATA_WIDTH8_FUNC_WIDTH4', cell 'C400' does not drive any nets. (LINT-1)
Warning: In design 'ALU_DATA_WIDTH8_FUNC_WIDTH4', cell 'C401' does not drive any nets. (LINT-1)
Warning: In design 'ALU_DATA_WIDTH8_FUNC_WIDTH4', cell 'C426' does not drive any nets. (LINT-1)
Warning: In design 'ALU_DATA_WIDTH8_FUNC_WIDTH4', cell 'C428' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv_Width8', cell 'C126' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv_Width8', cell 'C143' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv_Width6', cell 'C114' does not drive any nets. (LINT-1)
Warning: In design 'ClkDiv_Width6', cell 'C129' does not drive any nets. (LINT-1)
Warning: In design 'RD_CONTRL_ADDR_WIDTH5', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'WR_CONTRL_ADDR_WIDTH5', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer_Width8', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'Configuration_block', cell 'C396' does not drive any nets. (LINT-1)
Warning: In design 'Configuration_block', cell 'C400' does not drive any nets. (LINT-1)
Warning: In design 'Configuration_block', cell 'C404' does not drive any nets. (LINT-1)
Warning: In design 'Configuration_block', cell 'C408' does not drive any nets. (LINT-1)
Warning: In design 'UART_Rx_Controller', cell 'C307' does not drive any nets. (LINT-1)
Warning: In design 'Sampling_Register', port 'Data_valid' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', a pin on submodule 'UART_TX_Clock_Divider' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_Clock_Divider' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_Clock_Divider' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[5]' is connected to logic 0. 
Warning: In design 'SYS_TOP', a pin on submodule 'UART_RX_Clock_Divider' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_div_ratio[4]' is connected to logic 0. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'UART_RX_Clock_Divider'. (LINT-33)
   Net '*Logic0*' is connected to pins 'i_div_ratio[5]', 'i_div_ratio[4]''.
1
####################################################
#########  3 & 4-Design Constraints ################
####################################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. #set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
#################################################################################### 
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
## Reference Clock "Fequecny = 100 MHz"
set REF_CLK_NAME "REF_CLK"
set REF_CLK_PER 10
set REF_CLK_SETUP_SKEW 0.2
set REF_CLK_HOLD_SKEW 0.1
set REF_CLK_LAT 0
set REF_CLK_RISE 0
set REF_CLK_FALL 0
create_clock -name $REF_CLK_NAME -period $REF_CLK_PER -waveform "0 [expr $REF_CLK_PER/2]" [get_ports "REF_CLK"]
set_clock_uncertainty -setup $REF_CLK_SETUP_SKEW [get_clocks $REF_CLK_NAME]
set_clock_uncertainty -hold $REF_CLK_HOLD_SKEW  [get_clocks $REF_CLK_NAME]
set_clock_transition -rise $REF_CLK_RISE  [get_clocks $REF_CLK_NAME]
set_clock_transition -fall $REF_CLK_FALL  [get_clocks $REF_CLK_NAME]
set_clock_latency $REF_CLK_LAT [get_clocks $REF_CLK_NAME]
set_dont_touch_network $REF_CLK_NAME
## UART Clock "Frequency = 3.6864 MHz" 
set UART_CLK_NAME "UART_CLK"
set UART_CLK_PER 271.267
set UART_CLK_SETUP_SKEW 0.2
set UART_CLK_HOLD_SKEW 0.1
set UART_CLK_LAT 0
set UART_CLK_RISE 0
set UART_CLK_FALL 0
create_clock -name $UART_CLK_NAME -period $UART_CLK_PER -waveform "0 [expr $UART_CLK_PER/2]" [get_ports "UART_CLK"]
set_clock_uncertainty -setup $UART_CLK_SETUP_SKEW [get_clocks $UART_CLK_NAME]
set_clock_uncertainty -hold $UART_CLK_HOLD_SKEW  [get_clocks $UART_CLK_NAME]
set_clock_transition -rise $UART_CLK_RISE  [get_clocks $UART_CLK_NAME]
set_clock_transition -fall $UART_CLK_FALL  [get_clocks $UART_CLK_NAME]
set_clock_latency $UART_CLK_LAT [get_clocks $UART_CLK_NAME]
set_dont_touch_network $UART_CLK_NAME
## ALU CLK
set ALU_CLK_NAME "ALU_CLK"
set ALU_DIVIDE_FACTOR 1
set ALU_CLK_SETUP_SKEW 0.2
set ALU_CLK_HOLD_SKEW 0.1
set ALU_CLK_LAT 0
set ALU_CLK_RISE 0
set ALU_CLK_FALL 0
create_generated_clock -master_clock $REF_CLK_NAME -source [get_ports "REF_CLK"] -name $ALU_CLK_NAME -divide_by $ALU_DIVIDE_FACTOR [get_ports "ALU_CLOCK/GATED_CLK"]
set_clock_uncertainty -setup $ALU_CLK_SETUP_SKEW [get_clocks $ALU_CLK_NAME]
set_clock_uncertainty -hold $ALU_CLK_HOLD_SKEW  [get_clocks $ALU_CLK_NAME]
set_clock_transition -rise $ALU_CLK_RISE  [get_clocks $ALU_CLK_NAME]
set_clock_transition -fall $ALU_CLK_FALL  [get_clocks $ALU_CLK_NAME]
set_clock_latency $ALU_CLK_LAT [get_clocks $ALU_CLK_NAME]
set_dont_touch_network $ALU_CLK_NAME
## TX CLK
set TX_CLK_NAME "TX_CLK"
set TX_DIVIDE_FACTOR 32
set TX_CLK_PER [expr $TX_DIVIDE_FACTOR * $UART_CLK_PER]
set TX_CLK_SETUP_SKEW 0.2
set TX_CLK_HOLD_SKEW 0.1
set TX_CLK_LAT 0
set TX_CLK_RISE 0
set TX_CLK_FALL 0
create_generated_clock -master_clock $UART_CLK_NAME -source [get_ports "UART_CLK"] -name $TX_CLK_NAME -divide_by $TX_DIVIDE_FACTOR [get_port "UART_TX_Clock_Divider/o_div_clk"]
set_clock_uncertainty -setup $TX_CLK_SETUP_SKEW [get_clocks $TX_CLK_NAME]
set_clock_uncertainty -hold $TX_CLK_HOLD_SKEW  [get_clocks $TX_CLK_NAME]
set_clock_transition -rise $TX_CLK_RISE  [get_clocks $TX_CLK_NAME]
set_clock_transition -fall $TX_CLK_FALL  [get_clocks $TX_CLK_NAME]
set_clock_latency $TX_CLK_LAT [get_clocks $TX_CLK_NAME]
set_dont_touch_network $TX_CLK_NAME
## RX CLK
set RX_CLK_NAME "RX_CLK"
set RX_DIVIDE_FACTOR 1
set RX_CLK_PER [expr $RX_DIVIDE_FACTOR * $UART_CLK_PER]
set RX_CLK_SETUP_SKEW 0.2
set RX_CLK_HOLD_SKEW 0.1
set RX_CLK_LAT 0
set RX_CLK_RISE 0
set RX_CLK_FALL 0
create_generated_clock -master_clock $UART_CLK_NAME -source [get_ports "UART_CLK"] -name $RX_CLK_NAME -divide_by $RX_DIVIDE_FACTOR [get_port "UART_RX_Clock_Divider/o_div_clk"]
set_clock_uncertainty -setup $RX_CLK_SETUP_SKEW [get_clocks $RX_CLK_NAME]
set_clock_uncertainty -hold $RX_CLK_HOLD_SKEW  [get_clocks $RX_CLK_NAME]
set_clock_transition -rise $RX_CLK_RISE  [get_clocks $RX_CLK_NAME]
set_clock_transition -fall $RX_CLK_FALL  [get_clocks $RX_CLK_NAME]
set_clock_latency $RX_CLK_LAT [get_clocks $RX_CLK_NAME]
set_dont_touch_network $RX_CLK_NAME
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
####################################################################################
#########################################################
#### Section 3 : #set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay  [expr 0.2*$REF_CLK_PER]
set out_delay [expr 0.2*$REF_CLK_PER]
#Constrain Input Paths
set input_src_list [list "RX_IN"]
set_input_delay $in_delay -clock $RX_CLK_NAME [get_port $input_src_list]
#Constrain Output Paths
set output_src_list [list "PAR_ERROR" "STOP_ERROR"]
set_output_delay $out_delay -clock $RX_CLK_NAME [get_port $output_src_list]
set_output_delay $out_delay -clock $TX_CLK_NAME [get_port "TX_OUT"]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
#functional ports
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports "RX_IN"]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports "REF_CLK"]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports "UART_CLK"]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports "RST"]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
#functional ports
set_load 0.05  [get_ports "PAR_ERROR" "STOP_ERROR" "TX_OUT"]
Error: extra positional option 'STOP_ERROR' (CMD-012)
Error: extra positional option 'TX_OUT' (CMD-012)
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
#set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
#########################################################
#### Section 8 : Case Analysis ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks "$REF_CLK_NAME $ALU_CLK_NAME"] -group [get_clocks "$UART_CLK_NAME $TX_CLK_NAME $RX_CLK_NAME"]
####################################################################################
################################################
########### 5- Compilation #####################
################################################
compile 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 24 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'RST_SYNC_NUM_STAGES2_0'
  Processing 'ClkDiv_Width6'
  Processing 'ClkDiv_Width8'
  Processing 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'
  Processing 'CLK_GATE'
  Processing 'WR_CONTRL_ADDR_WIDTH5'
  Processing 'RD_CONTRL_ADDR_WIDTH5'
  Processing 'F_DATA_SYNC_BUS_WIDTH6_0'
  Processing 'DUAL_RAM_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32'
  Processing 'FIFO_DATA_WIDTH8_ADDR_WIDTH5_MEM_SIZE32'
  Processing 'PULSE_GEN'
  Processing 'UART_Rx_Controller'
  Processing 'Sampler'
  Processing 'Configuration_block'
  Processing 'Sampling_Register'
  Processing 'UART_Rx_Width8'
  Processing 'FSM_controller'
  Processing 'Parity_calc_Width8'
  Processing 'serializer_Width8'
  Processing 'UART_Tx_Width8'
  Processing 'UART_DATA_WIDTH8'
  Processing 'ALU_DATA_WIDTH8_FUNC_WIDTH4'
  Processing 'RegFile_DATA_WIDTH8_MEM_SIZE16_ADDR_WIDTH4'
  Processing 'SYS_CONTRL_DATA_WIDTH8_ALU_FUNC_WIDTH4_RegFile_ADDR_WIDTH4'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ClkDiv_Width6_DW01_cmp6_0'
  Processing 'ClkDiv_Width6_DW01_cmp6_1'
  Processing 'ClkDiv_Width8_DW01_cmp6_0'
  Processing 'ClkDiv_Width8_DW01_cmp6_1'
  Processing 'WR_CONTRL_ADDR_WIDTH5_DW01_cmp6_0'
  Processing 'WR_CONTRL_ADDR_WIDTH5_DW01_add_0'
  Processing 'RD_CONTRL_ADDR_WIDTH5_DW01_cmp6_0'
  Processing 'RD_CONTRL_ADDR_WIDTH5_DW01_add_0'
  Processing 'Configuration_block_DW01_inc_0'
  Processing 'serializer_Width8_DW01_inc_0'
  Processing 'ALU_DATA_WIDTH8_FUNC_WIDTH4_DW_div_uns_0'
  Processing 'ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_sub_0'
  Processing 'ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_0'
  Processing 'ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_cmp6_0'
  Processing 'ALU_DATA_WIDTH8_FUNC_WIDTH4_DW02_mult_0'
  Processing 'ALU_DATA_WIDTH8_FUNC_WIDTH4_DW01_add_1'
  Processing 'ClkDiv_Width8_DW01_inc_0'
  Processing 'ClkDiv_Width8_DW02_mult_0'
  Processing 'ClkDiv_Width6_DW01_inc_0'
  Processing 'ClkDiv_Width6_DW02_mult_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   65775.2      0.00       0.0       3.7                          
    0:00:06   65775.2      0.00       0.0       3.7                          
    0:00:06   65775.2      0.00       0.0       3.7                          
    0:00:06   65775.2      0.00       0.0       3.7                          
    0:00:06   65775.2      0.00       0.0       3.7                          
    0:00:08   33398.3      0.00       0.0       0.0                          
    0:00:08   33211.2      0.00       0.0       0.0                          
    0:00:09   33211.2      0.00       0.0       0.0                          
    0:00:09   33211.2      0.00       0.0       0.0                          
    0:00:09   33192.4      0.00       0.0       0.0                          
    0:00:09   33192.4      0.00       0.0       0.0                          
    0:00:09   33192.4      0.00       0.0       0.0                          
    0:00:09   33192.4      0.00       0.0       0.0                          
    0:00:09   33192.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   33192.4      0.00       0.0       0.0                          
    0:00:09   33192.4      0.00       0.0       0.0                          
    0:00:09   33157.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09   33157.1      0.00       0.0       0.0                          
    0:00:09   33157.1      0.00       0.0       0.0                          
    0:00:10   33040.6      0.00       0.0       0.0                          
    0:00:10   33017.0      0.00       0.0       0.0                          
    0:00:10   32999.4      0.00       0.0       0.0                          
    0:00:10   32987.6      0.00       0.0       0.0                          
    0:00:10   32980.5      0.00       0.0       0.0                          
    0:00:10   32980.5      0.00       0.0       0.0                          
    0:00:10   32980.5      0.00       0.0       0.0                          
    0:00:10   32950.0      0.00       0.0       0.0                          
    0:00:10   32950.0      0.00       0.0       0.0                          
    0:00:10   32950.0      0.00       0.0       0.0                          
    0:00:10   32950.0      0.00       0.0       0.0                          
    0:00:10   32950.0      0.00       0.0       0.0                          
    0:00:10   32950.0      0.00       0.0       0.0                          
    0:00:10   32950.0      0.00       0.0       0.0                          
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
set_svf -off
1
###############################################
########### 6- Reports ########################
###############################################
cd Reports
report_area -hierarchy > area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 100 -delay_type min > hold.rpt
report_timing -max_paths 100 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
cd ..
############################################
###### Writing synthesis output files ######
############################################
cd Files
write_file -format verilog -hierarchy -output SYS_TOP.v
Writing verilog file '/home/IC/Projects/Full_System/Synthesis/Files/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format ddc -output SYS_TOP.ddc 
Writing ddc file 'SYS_TOP.ddc'.
1
write_sdf SYS_TOP.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/Full_System/Synthesis/Files/SYS_TOP.sdf'. (WT-3)
1
write_sdc SYS_TOP.sdc
1
cd ..
cd "../Formality"
set_svf -off
1
cd "../Synthesis"
exit

Memory usage for main task 289 Mbytes.
Memory usage for this session 289 Mbytes.
CPU usage for this session 15 seconds ( 0.00 hours ).

Thank you...
