 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Tue Apr 12 21:47:11 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MAX
	Extraction derating : 25/25/25

Information: Percent of Arnoldi-based delays =  1.59%

  Startpoint: RF0/R3/out0_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/x0_n1_aggr_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  RF0/R3/out0_reg[7]/CP (EDFQD1BWP)        0.00       0.08 r
  RF0/R3/out0_reg[7]/Q (EDFQD1BWP)         0.09       0.17 r
  A1/add_30_2/U1_7/S (FA1D0BWP)            0.07 *     0.24 f
  A1/x0_n1_aggr_reg[7]/D (EDFQD1BWP)       0.00 *     0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  clock uncertainty                        0.15       0.23
  A1/x0_n1_aggr_reg[7]/CP (EDFQD1BWP)      0.00       0.23 r
  library hold time                        0.01       0.24
  data required time                                  0.24
  -----------------------------------------------------------
  data required time                                  0.24
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: MF0/M2/out0_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R2/out0_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  MF0/M2/out0_reg[9]/CP (EDFQD1BWP)        0.00       0.08 r
  MF0/M2/out0_reg[9]/Q (EDFQD1BWP)         0.09       0.17 f
  U20406/ZN (INR2XD0BWP)                   0.05 *     0.22 f
  U962/Z (CKBD0BWP)                        0.03 *     0.25 f
  RF0/R2/out0_reg[9]/D (EDFQD1BWP)         0.00 *     0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.15       0.24
  RF0/R2/out0_reg[9]/CP (EDFQD1BWP)        0.00       0.24 r
  library hold time                        0.01       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M0/out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out1_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  MF0/M0/out1_reg[2]/CP (EDFQD1BWP)        0.00       0.08 r
  MF0/M0/out1_reg[2]/Q (EDFQD1BWP)         0.08       0.16 f
  U20523/ZN (INR2D0BWP)                    0.02 *     0.18 f
  U1055/Z (DEL075D1BWP)                    0.05 *     0.23 f
  RF0/R0/out1_reg[2]/D (EDFQD1BWP)         0.00 *     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  clock uncertainty                        0.15       0.23
  RF0/R0/out1_reg[2]/CP (EDFQD1BWP)        0.00       0.23 r
  library hold time                        0.01       0.23
  data required time                                  0.23
  -----------------------------------------------------------
  data required time                                  0.23
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: RF0/R3/out3_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/x3_n3_aggr_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  RF0/R3/out3_reg[5]/CP (EDFQD1BWP)                       0.00       0.08 r
  RF0/R3/out3_reg[5]/Q (EDFQD1BWP)                        0.09       0.16 r
  A1/add_0_root_add_50_2/U1_5/S (FA1D0BWP)                0.07 *     0.23 f
  A1/x3_n3_aggr_reg[5]/D (EDFQD1BWP)                      0.00 *     0.23 f
  data arrival time                                                  0.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  clock uncertainty                                       0.15       0.23
  A1/x3_n3_aggr_reg[5]/CP (EDFQD1BWP)                     0.00       0.23 r
  library hold time                                       0.01       0.23
  data required time                                                 0.23
  --------------------------------------------------------------------------
  data required time                                                 0.23
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: MF0/M1/out1_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R1/out1_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  MF0/M1/out1_reg[9]/CP (EDFQD1BWP)        0.00       0.08 r
  MF0/M1/out1_reg[9]/Q (EDFQD1BWP)         0.08       0.16 f
  U20451/ZN (INR2D0BWP)                    0.02 *     0.18 f
  U1070/Z (DEL075D1BWP)                    0.05 *     0.23 f
  RF0/R1/out1_reg[9]/D (EDFQD1BWP)         0.00 *     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.07       0.07
  clock uncertainty                        0.15       0.22
  RF0/R1/out1_reg[9]/CP (EDFQD1BWP)        0.00       0.22 r
  library hold time                        0.01       0.23
  data required time                                  0.23
  -----------------------------------------------------------
  data required time                                  0.23
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M3/out1_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R3/out1_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  MF0/M3/out1_reg[12]/CP (EDFQD1BWP)       0.00       0.08 r
  MF0/M3/out1_reg[12]/Q (EDFQD1BWP)        0.09       0.17 r
  U20399/ZN (INR2D0BWP)                    0.02 *     0.19 f
  U1043/Z (DEL075D1BWP)                    0.05 *     0.23 f
  RF0/R3/out1_reg[1]/D (EDFQD1BWP)         0.00 *     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  clock uncertainty                        0.15       0.23
  RF0/R3/out1_reg[1]/CP (EDFQD1BWP)        0.00       0.23 r
  library hold time                        0.01       0.23
  data required time                                  0.23
  -----------------------------------------------------------
  data required time                                  0.23
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: RF0/R3/out2_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/x2_n1_aggr_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  RF0/R3/out2_reg[10]/CP (EDFQD1BWP)       0.00       0.09 r
  RF0/R3/out2_reg[10]/Q (EDFQD1BWP)        0.09       0.18 r
  A1/add_42_2/U1_10/S (FA1D0BWP)           0.07 *     0.25 f
  A1/x2_n1_aggr_reg[10]/D (EDFQD1BWP)      0.00 *     0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.15       0.24
  A1/x2_n1_aggr_reg[10]/CP (EDFQD1BWP)     0.00       0.24 r
  library hold time                        0.01       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M1/out2_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R1/out2_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  MF0/M1/out2_reg[11]/CP (EDFQD1BWP)       0.00       0.09 r
  MF0/M1/out2_reg[11]/Q (EDFQD1BWP)        0.08       0.18 f
  U10513/ZN (INR2D0BWP)                    0.02 *     0.20 f
  U1107/Z (DEL075D1BWP)                    0.05 *     0.25 f
  RF0/R1/out2_reg[11]/D (EDFQD1BWP)        0.00 *     0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.15       0.24
  RF0/R1/out2_reg[11]/CP (EDFQD1BWP)       0.00       0.24 r
  library hold time                        0.01       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: RF0/R2/out1_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/x1_n0_aggr_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.07       0.07
  RF0/R2/out1_reg[3]/CP (EDFQD1BWP)        0.00       0.07 r
  RF0/R2/out1_reg[3]/Q (EDFQD1BWP)         0.08       0.16 r
  A1/add_35_2/U1_3/S (FA1D0BWP)            0.07 *     0.23 f
  A1/x1_n0_aggr_reg[3]/D (EDFQD1BWP)       0.00 *     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  clock uncertainty                        0.15       0.23
  A1/x1_n0_aggr_reg[3]/CP (EDFQD1BWP)      0.00       0.23 r
  library hold time                        0.00       0.23
  data required time                                  0.23
  -----------------------------------------------------------
  data required time                                  0.23
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: A1/out_ready_aggr_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node2_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  A1/out_ready_aggr_reg/CP (DFQD1BWP)      0.00       0.08 r
  A1/out_ready_aggr_reg/Q (DFQD1BWP)       0.09       0.17 f
  U709/Z (CKBD4BWP)                        0.06 *     0.23 f
  out1_node2_reg[17]/E (EDFQD1BWP)         0.02 *     0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.15       0.24
  out1_node2_reg[17]/CP (EDFQD1BWP)        0.00       0.24 r
  library hold time                        0.00       0.24
  data required time                                  0.24
  -----------------------------------------------------------
  data required time                                  0.24
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: RF0/R2/out2_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/x2_n0_aggr_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  RF0/R2/out2_reg[7]/CP (EDFQD1BWP)        0.00       0.09 r
  RF0/R2/out2_reg[7]/Q (EDFQD1BWP)         0.09       0.18 r
  A1/add_41_2/U1_7/S (FA1D0BWP)            0.07 *     0.25 f
  A1/x2_n0_aggr_reg[7]/D (EDFQD1BWP)       0.00 *     0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.15       0.24
  A1/x2_n0_aggr_reg[7]/CP (EDFQD1BWP)      0.00       0.24 r
  library hold time                        0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: RF0/R3/out2_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/x2_n1_aggr_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  RF0/R3/out2_reg[9]/CP (EDFQD1BWP)        0.00       0.09 r
  RF0/R3/out2_reg[9]/Q (EDFQD1BWP)         0.09       0.18 r
  A1/add_42_2/U1_9/S (FA1D0BWP)            0.07 *     0.25 f
  A1/x2_n1_aggr_reg[9]/D (EDFQD1BWP)       0.00 *     0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.15       0.24
  A1/x2_n1_aggr_reg[9]/CP (EDFQD1BWP)      0.00       0.24 r
  library hold time                        0.01       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: RF0/R3/out0_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/x0_n1_aggr_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  RF0/R3/out0_reg[4]/CP (EDFQD1BWP)        0.00       0.08 r
  RF0/R3/out0_reg[4]/Q (EDFQD1BWP)         0.09       0.17 r
  A1/add_30_2/U1_4/S (FA1D0BWP)            0.07 *     0.24 f
  A1/x0_n1_aggr_reg[4]/D (EDFQD1BWP)       0.00 *     0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  clock uncertainty                        0.15       0.23
  A1/x0_n1_aggr_reg[4]/CP (EDFQD1BWP)      0.00       0.23 r
  library hold time                        0.01       0.24
  data required time                                  0.24
  -----------------------------------------------------------
  data required time                                  0.24
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M1/out1_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R1/out1_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  MF0/M1/out1_reg[6]/CP (EDFQD1BWP)        0.00       0.08 r
  MF0/M1/out1_reg[6]/Q (EDFQD1BWP)         0.09       0.16 f
  U20463/ZN (INR2D0BWP)                    0.02 *     0.18 f
  U1089/Z (DEL075D1BWP)                    0.05 *     0.23 f
  RF0/R1/out1_reg[6]/D (EDFQD1BWP)         0.00 *     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.07       0.07
  clock uncertainty                        0.15       0.22
  RF0/R1/out1_reg[6]/CP (EDFQD1BWP)        0.00       0.22 r
  library hold time                        0.01       0.23
  data required time                                  0.23
  -----------------------------------------------------------
  data required time                                  0.23
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: RF0/R2/out2_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/x2_n0_aggr_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  RF0/R2/out2_reg[8]/CP (EDFQD1BWP)        0.00       0.09 r
  RF0/R2/out2_reg[8]/Q (EDFQD1BWP)         0.09       0.18 r
  A1/add_41_2/U1_8/S (FA1D0BWP)            0.07 *     0.25 f
  A1/x2_n0_aggr_reg[8]/D (EDFQD1BWP)       0.00 *     0.25 f
  data arrival time                                   0.25

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.15       0.24
  A1/x2_n0_aggr_reg[8]/CP (EDFQD1BWP)      0.00       0.24 r
  library hold time                        0.00       0.25
  data required time                                  0.25
  -----------------------------------------------------------
  data required time                                  0.25
  data arrival time                                  -0.25
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M3/out3_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R3/out3_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  MF0/M3/out3_reg[3]/CP (EDFQD1BWP)        0.00       0.08 r
  MF0/M3/out3_reg[3]/Q (EDFQD1BWP)         0.09       0.17 f
  U20385/ZN (INR2D0BWP)                    0.02 *     0.19 f
  U1093/Z (DEL075D1BWP)                    0.05 *     0.24 f
  RF0/R3/out3_reg[3]/D (EDFQD1BWP)         0.00 *     0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  clock uncertainty                        0.15       0.23
  RF0/R3/out3_reg[3]/CP (EDFQD1BWP)        0.00       0.23 r
  library hold time                        0.01       0.24
  data required time                                  0.24
  -----------------------------------------------------------
  data required time                                  0.24
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M0/out1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out1_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  MF0/M0/out1_reg[0]/CP (EDFQD1BWP)        0.00       0.08 r
  MF0/M0/out1_reg[0]/Q (EDFQD1BWP)         0.08       0.16 f
  U20527/ZN (INR2D0BWP)                    0.02 *     0.18 f
  U1062/Z (DEL075D1BWP)                    0.05 *     0.23 f
  RF0/R0/out1_reg[0]/D (EDFQD1BWP)         0.00 *     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  clock uncertainty                        0.15       0.23
  RF0/R0/out1_reg[0]/CP (EDFQD1BWP)        0.00       0.23 r
  library hold time                        0.01       0.23
  data required time                                  0.23
  -----------------------------------------------------------
  data required time                                  0.23
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: A1/out_ready_aggr_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: out1_node2_reg[20]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  A1/out_ready_aggr_reg/CP (DFQD1BWP)      0.00       0.08 r
  A1/out_ready_aggr_reg/Q (DFQD1BWP)       0.09       0.17 f
  U709/Z (CKBD4BWP)                        0.06 *     0.23 f
  out1_node2_reg[20]/E (EDFQD1BWP)         0.02 *     0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.09       0.09
  clock uncertainty                        0.15       0.24
  out1_node2_reg[20]/CP (EDFQD1BWP)        0.00       0.24 r
  library hold time                        0.00       0.24
  data required time                                  0.24
  -----------------------------------------------------------
  data required time                                  0.24
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M3/out1_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R3/out1_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  MF0/M3/out1_reg[9]/CP (EDFQD1BWP)        0.00       0.08 r
  MF0/M3/out1_reg[9]/Q (EDFQD1BWP)         0.08       0.16 f
  U20363/ZN (INR2D0BWP)                    0.02 *     0.18 f
  U1106/Z (DEL075D1BWP)                    0.05 *     0.23 f
  RF0/R3/out1_reg[9]/D (EDFQD1BWP)         0.00 *     0.23 f
  data arrival time                                   0.23

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  clock uncertainty                        0.15       0.23
  RF0/R3/out1_reg[9]/CP (EDFQD1BWP)        0.00       0.23 r
  library hold time                        0.01       0.23
  data required time                                  0.23
  -----------------------------------------------------------
  data required time                                  0.23
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: MF0/M0/out1_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: RF0/R0/out1_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  MF0/M0/out1_reg[3]/CP (EDFQD1BWP)        0.00       0.08 r
  MF0/M0/out1_reg[3]/Q (EDFQD1BWP)         0.08       0.16 f
  U20519/ZN (INR2D0BWP)                    0.02 *     0.18 f
  U1051/Z (DEL075D1BWP)                    0.05 *     0.24 f
  RF0/R0/out1_reg[3]/D (EDFQD1BWP)         0.00 *     0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (propagated)         0.08       0.08
  clock uncertainty                        0.15       0.23
  RF0/R0/out1_reg[3]/CP (EDFQD1BWP)        0.00       0.23 r
  library hold time                        0.01       0.23
  data required time                                  0.23
  -----------------------------------------------------------
  data required time                                  0.23
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
