DECL|STACK_DIE_CTRL_BASE_UP_ACC_REQ_BK2_ACCSS_REQ|macro|STACK_DIE_CTRL_BASE_UP_ACC_REQ_BK2_ACCSS_REQ
DECL|STACK_DIE_CTRL_BASE_UP_ACC_REQ_BK3_ACCSS_REQ|macro|STACK_DIE_CTRL_BASE_UP_ACC_REQ_BK3_ACCSS_REQ
DECL|STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK2_GRANT|macro|STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK2_GRANT
DECL|STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK2_RELEASE|macro|STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK2_RELEASE
DECL|STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK3_GRANT|macro|STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK3_GRANT
DECL|STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK3_REL|macro|STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_BK3_REL
DECL|STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_INVAL_ACCSS|macro|STACK_DIE_CTRL_BASE_UP_IRQ_LOG_SR_INVAL_ACCSS
DECL|STACK_DIE_CTRL_BUS_FAULT_ADDR_ADDRESS_M|macro|STACK_DIE_CTRL_BUS_FAULT_ADDR_ADDRESS_M
DECL|STACK_DIE_CTRL_BUS_FAULT_ADDR_ADDRESS_S|macro|STACK_DIE_CTRL_BUS_FAULT_ADDR_ADDRESS_S
DECL|STACK_DIE_CTRL_BUS_FAULT_CLR_CLEAR|macro|STACK_DIE_CTRL_BUS_FAULT_CLR_CLEAR
DECL|STACK_DIE_CTRL_DMA_REQ_DMAREQ0|macro|STACK_DIE_CTRL_DMA_REQ_DMAREQ0
DECL|STACK_DIE_CTRL_DMA_REQ_DMAREQ1|macro|STACK_DIE_CTRL_DMA_REQ_DMAREQ1
DECL|STACK_DIE_CTRL_FMC_SLEEP_CTL_FMC_LPM_ACK|macro|STACK_DIE_CTRL_FMC_SLEEP_CTL_FMC_LPM_ACK
DECL|STACK_DIE_CTRL_FMC_SLEEP_CTL_FMC_LPM_REQ|macro|STACK_DIE_CTRL_FMC_SLEEP_CTL_FMC_LPM_REQ
DECL|STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK1|macro|STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK1
DECL|STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK2|macro|STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK2
DECL|STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK3|macro|STACK_DIE_CTRL_MISC_CTL_FLB_TEST_MUX_CTL_BK3
DECL|STACK_DIE_CTRL_MISC_CTL_FW_IRQ0|macro|STACK_DIE_CTRL_MISC_CTL_FW_IRQ0
DECL|STACK_DIE_CTRL_MISC_CTL_FW_IRQ1|macro|STACK_DIE_CTRL_MISC_CTL_FW_IRQ1
DECL|STACK_DIE_CTRL_MISC_CTL_FW_IRQ2|macro|STACK_DIE_CTRL_MISC_CTL_FW_IRQ2
DECL|STACK_DIE_CTRL_MISC_CTL_WDOG_RESET|macro|STACK_DIE_CTRL_MISC_CTL_WDOG_RESET
DECL|STACK_DIE_CTRL_O_BASE_UP_ACC_REQ_BK2|macro|STACK_DIE_CTRL_O_BASE_UP_ACC_REQ_BK2
DECL|STACK_DIE_CTRL_O_BASE_UP_ACC_REQ_BK3|macro|STACK_DIE_CTRL_O_BASE_UP_ACC_REQ_BK3
DECL|STACK_DIE_CTRL_O_BASE_UP_IRQ_LOG|macro|STACK_DIE_CTRL_O_BASE_UP_IRQ_LOG
DECL|STACK_DIE_CTRL_O_BUS_FAULT_ADDR|macro|STACK_DIE_CTRL_O_BUS_FAULT_ADDR
DECL|STACK_DIE_CTRL_O_BUS_FAULT_CLR|macro|STACK_DIE_CTRL_O_BUS_FAULT_CLR
DECL|STACK_DIE_CTRL_O_DMA_REQ|macro|STACK_DIE_CTRL_O_DMA_REQ
DECL|STACK_DIE_CTRL_O_FMC_SLEEP_CTL|macro|STACK_DIE_CTRL_O_FMC_SLEEP_CTL
DECL|STACK_DIE_CTRL_O_MISC_CTL|macro|STACK_DIE_CTRL_O_MISC_CTL
DECL|STACK_DIE_CTRL_O_PADN_CTL_0|macro|STACK_DIE_CTRL_O_PADN_CTL_0
DECL|STACK_DIE_CTRL_O_RDSM_CFG_CPU|macro|STACK_DIE_CTRL_O_RDSM_CFG_CPU
DECL|STACK_DIE_CTRL_O_RDSM_CFG_EE|macro|STACK_DIE_CTRL_O_RDSM_CFG_EE
DECL|STACK_DIE_CTRL_O_RESET_CAUSE|macro|STACK_DIE_CTRL_O_RESET_CAUSE
DECL|STACK_DIE_CTRL_O_SPIN_LOCK_MODE|macro|STACK_DIE_CTRL_O_SPIN_LOCK_MODE
DECL|STACK_DIE_CTRL_O_SRAM_JUMP_OFFSET_ADDR|macro|STACK_DIE_CTRL_O_SRAM_JUMP_OFFSET_ADDR
DECL|STACK_DIE_CTRL_O_SR_MASTER_PRIORITY|macro|STACK_DIE_CTRL_O_SR_MASTER_PRIORITY
DECL|STACK_DIE_CTRL_O_STK_CLK_EN|macro|STACK_DIE_CTRL_O_STK_CLK_EN
DECL|STACK_DIE_CTRL_O_STK_SR_ACC_CTL_BK2|macro|STACK_DIE_CTRL_O_STK_SR_ACC_CTL_BK2
DECL|STACK_DIE_CTRL_O_STK_SR_ACC_CTL_BK3|macro|STACK_DIE_CTRL_O_STK_SR_ACC_CTL_BK3
DECL|STACK_DIE_CTRL_O_STK_UP_ACC_REQ_BK2|macro|STACK_DIE_CTRL_O_STK_UP_ACC_REQ_BK2
DECL|STACK_DIE_CTRL_O_STK_UP_ACC_REQ_BK3|macro|STACK_DIE_CTRL_O_STK_UP_ACC_REQ_BK3
DECL|STACK_DIE_CTRL_O_STK_UP_IRQ_LOG|macro|STACK_DIE_CTRL_O_STK_UP_IRQ_LOG
DECL|STACK_DIE_CTRL_O_STK_UP_RESET|macro|STACK_DIE_CTRL_O_STK_UP_RESET
DECL|STACK_DIE_CTRL_O_SW_DFT_CTL|macro|STACK_DIE_CTRL_O_SW_DFT_CTL
DECL|STACK_DIE_CTRL_O_SW_REG1|macro|STACK_DIE_CTRL_O_SW_REG1
DECL|STACK_DIE_CTRL_O_SW_REG2|macro|STACK_DIE_CTRL_O_SW_REG2
DECL|STACK_DIE_CTRL_O_WDOG_TIMER_EVENT|macro|STACK_DIE_CTRL_O_WDOG_TIMER_EVENT
DECL|STACK_DIE_CTRL_PADN_CTL_0_OEN1X|macro|STACK_DIE_CTRL_PADN_CTL_0_OEN1X
DECL|STACK_DIE_CTRL_PADN_CTL_0_OEN2X|macro|STACK_DIE_CTRL_PADN_CTL_0_OEN2X
DECL|STACK_DIE_CTRL_PADN_CTL_0_SPARE_PAD_DIN|macro|STACK_DIE_CTRL_PADN_CTL_0_SPARE_PAD_DIN
DECL|STACK_DIE_CTRL_PADN_CTL_0_SPARE_PAD_DOUT|macro|STACK_DIE_CTRL_PADN_CTL_0_SPARE_PAD_DOUT
DECL|STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_PULSE_WIDTH_M|macro|STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_PULSE_WIDTH_M
DECL|STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_PULSE_WIDTH_S|macro|STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_PULSE_WIDTH_S
DECL|STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_SENSE|macro|STACK_DIE_CTRL_RDSM_CFG_CPU_FLCLK_SENSE
DECL|STACK_DIE_CTRL_RDSM_CFG_CPU_PIPELINE_FLDATA|macro|STACK_DIE_CTRL_RDSM_CFG_CPU_PIPELINE_FLDATA
DECL|STACK_DIE_CTRL_RDSM_CFG_CPU_READ_WAIT_STATE_M|macro|STACK_DIE_CTRL_RDSM_CFG_CPU_READ_WAIT_STATE_M
DECL|STACK_DIE_CTRL_RDSM_CFG_CPU_READ_WAIT_STATE_S|macro|STACK_DIE_CTRL_RDSM_CFG_CPU_READ_WAIT_STATE_S
DECL|STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_PULSE_WIDTH_M|macro|STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_PULSE_WIDTH_M
DECL|STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_PULSE_WIDTH_S|macro|STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_PULSE_WIDTH_S
DECL|STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_SENSE|macro|STACK_DIE_CTRL_RDSM_CFG_EE_FLCLK_SENSE
DECL|STACK_DIE_CTRL_RDSM_CFG_EE_PIPELINE_FLDATA|macro|STACK_DIE_CTRL_RDSM_CFG_EE_PIPELINE_FLDATA
DECL|STACK_DIE_CTRL_RDSM_CFG_EE_READ_WAIT_STATE_M|macro|STACK_DIE_CTRL_RDSM_CFG_EE_READ_WAIT_STATE_M
DECL|STACK_DIE_CTRL_RDSM_CFG_EE_READ_WAIT_STATE_S|macro|STACK_DIE_CTRL_RDSM_CFG_EE_READ_WAIT_STATE_S
DECL|STACK_DIE_CTRL_RESET_CAUSE_RST_CAUSE_M|macro|STACK_DIE_CTRL_RESET_CAUSE_RST_CAUSE_M
DECL|STACK_DIE_CTRL_RESET_CAUSE_RST_CAUSE_S|macro|STACK_DIE_CTRL_RESET_CAUSE_RST_CAUSE_S
DECL|STACK_DIE_CTRL_SPIN_LOCK_MODE_MODE|macro|STACK_DIE_CTRL_SPIN_LOCK_MODE_MODE
DECL|STACK_DIE_CTRL_SRAM_JUMP_OFFSET_ADDR_ADDR_M|macro|STACK_DIE_CTRL_SRAM_JUMP_OFFSET_ADDR_ADDR_M
DECL|STACK_DIE_CTRL_SRAM_JUMP_OFFSET_ADDR_ADDR_S|macro|STACK_DIE_CTRL_SRAM_JUMP_OFFSET_ADDR_ADDR_S
DECL|STACK_DIE_CTRL_SR_MASTER_PRIORITY_PRIORITY_M|macro|STACK_DIE_CTRL_SR_MASTER_PRIORITY_PRIORITY_M
DECL|STACK_DIE_CTRL_SR_MASTER_PRIORITY_PRIORITY_S|macro|STACK_DIE_CTRL_SR_MASTER_PRIORITY_PRIORITY_S
DECL|STACK_DIE_CTRL_STK_CLK_EN_DFT_CTRL_CLK|macro|STACK_DIE_CTRL_STK_CLK_EN_DFT_CTRL_CLK
DECL|STACK_DIE_CTRL_STK_CLK_EN_SR_CLK|macro|STACK_DIE_CTRL_STK_CLK_EN_SR_CLK
DECL|STACK_DIE_CTRL_STK_CLK_EN_STK_UP_CLK|macro|STACK_DIE_CTRL_STK_CLK_EN_STK_UP_CLK
DECL|STACK_DIE_CTRL_STK_SR_ACC_CTL_BK2_BASE_UP_ACCSS|macro|STACK_DIE_CTRL_STK_SR_ACC_CTL_BK2_BASE_UP_ACCSS
DECL|STACK_DIE_CTRL_STK_SR_ACC_CTL_BK2_STK_UP_ACCSS|macro|STACK_DIE_CTRL_STK_SR_ACC_CTL_BK2_STK_UP_ACCSS
DECL|STACK_DIE_CTRL_STK_SR_ACC_CTL_BK3_BASE_UP_ACCSS|macro|STACK_DIE_CTRL_STK_SR_ACC_CTL_BK3_BASE_UP_ACCSS
DECL|STACK_DIE_CTRL_STK_SR_ACC_CTL_BK3_STK_UP_ACCSS|macro|STACK_DIE_CTRL_STK_SR_ACC_CTL_BK3_STK_UP_ACCSS
DECL|STACK_DIE_CTRL_STK_UP_ACC_REQ_BK2_ACCSS_REQ|macro|STACK_DIE_CTRL_STK_UP_ACC_REQ_BK2_ACCSS_REQ
DECL|STACK_DIE_CTRL_STK_UP_ACC_REQ_BK3_ACCSS_REQ|macro|STACK_DIE_CTRL_STK_UP_ACC_REQ_BK3_ACCSS_REQ
DECL|STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK2_GRANT|macro|STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK2_GRANT
DECL|STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK2_REL|macro|STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK2_REL
DECL|STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK3_GRANT|macro|STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK3_GRANT
DECL|STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK3_REL|macro|STACK_DIE_CTRL_STK_UP_IRQ_LOG_SR_BK3_REL
DECL|STACK_DIE_CTRL_STK_UP_RESET_UP_RESET|macro|STACK_DIE_CTRL_STK_UP_RESET_UP_RESET
DECL|STACK_DIE_CTRL_SW_DFT_CTL_CPU_DONE|macro|STACK_DIE_CTRL_SW_DFT_CTL_CPU_DONE
DECL|STACK_DIE_CTRL_SW_DFT_CTL_CPU_FAIL|macro|STACK_DIE_CTRL_SW_DFT_CTL_CPU_FAIL
DECL|STACK_DIE_CTRL_SW_DFT_CTL_FLBK0_OWNS|macro|STACK_DIE_CTRL_SW_DFT_CTL_FLBK0_OWNS
DECL|STACK_DIE_CTRL_SW_DFT_CTL_FLBK1_OWNS|macro|STACK_DIE_CTRL_SW_DFT_CTL_FLBK1_OWNS
DECL|STACK_DIE_CTRL_SW_DFT_CTL_FLBK2_OWNS|macro|STACK_DIE_CTRL_SW_DFT_CTL_FLBK2_OWNS
DECL|STACK_DIE_CTRL_SW_DFT_CTL_FLBK3_OWNS|macro|STACK_DIE_CTRL_SW_DFT_CTL_FLBK3_OWNS
DECL|STACK_DIE_CTRL_SW_DFT_CTL_FLBK4_OWNS|macro|STACK_DIE_CTRL_SW_DFT_CTL_FLBK4_OWNS
DECL|STACK_DIE_CTRL_SW_DFT_CTL_FL_CTRL_OWNS|macro|STACK_DIE_CTRL_SW_DFT_CTL_FL_CTRL_OWNS
DECL|STACK_DIE_CTRL_SW_DFT_CTL_SWIF_CPU_READ|macro|STACK_DIE_CTRL_SW_DFT_CTL_SWIF_CPU_READ
DECL|STACK_DIE_CTRL_SW_REG1_NEWBITFIELD1_M|macro|STACK_DIE_CTRL_SW_REG1_NEWBITFIELD1_M
DECL|STACK_DIE_CTRL_SW_REG1_NEWBITFIELD1_S|macro|STACK_DIE_CTRL_SW_REG1_NEWBITFIELD1_S
DECL|STACK_DIE_CTRL_SW_REG2_NEWBITFIELD1_M|macro|STACK_DIE_CTRL_SW_REG2_NEWBITFIELD1_M
DECL|STACK_DIE_CTRL_SW_REG2_NEWBITFIELD1_S|macro|STACK_DIE_CTRL_SW_REG2_NEWBITFIELD1_S
DECL|STACK_DIE_CTRL_WDOG_TIMER_EVENT_WDOG_TMR_EVNT_M|macro|STACK_DIE_CTRL_WDOG_TIMER_EVENT_WDOG_TMR_EVNT_M
DECL|STACK_DIE_CTRL_WDOG_TIMER_EVENT_WDOG_TMR_EVNT_S|macro|STACK_DIE_CTRL_WDOG_TIMER_EVENT_WDOG_TMR_EVNT_S
DECL|__HW_STACK_DIE_CTRL_H__|macro|__HW_STACK_DIE_CTRL_H__
