;redcode
;assert 1
	SPL 0, <753
	CMP -277, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ 210, 760
	SUB @121, 103
	SUB 12, @80
	CMP -277, <-126
	SLT 421, 0
	SUB 12, @80
	SUB 12, @200
	SLT 421, 0
	ADD <0, @2
	SPL -277, @-126
	SUB 1, <-8
	ADD 210, 630
	ADD 210, 630
	SLT 421, 6
	SLT 421, 0
	SUB 601, <-20
	MOV -1, <-20
	SLT 210, 60
	ADD 690, 780
	SUB 1, <1
	SPL <69, 78
	MOV @-127, @100
	SUB 1, <1
	SUB 12, @80
	SUB @121, 103
	SUB 12, @200
	CMP -277, <-126
	MOV @-127, @100
	CMP -277, <-126
	MOV @-127, @100
	JMP @1, @20
	JMN @9, @20
	SUB @-200, @2
	ADD 210, 760
	JMP -6, -3
	ADD 210, 0
	MOV <1, <20
	DJN -1, @-20
	CMP -277, <-126
	ADD 210, 760
	SUB #71, @260
	CMP -277, <-126
	MOV -4, <-20
	SUB #71, @260
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ 210, 760
	SUB @121, 103
	SUB 12, @80
	CMP -277, <-126
	SLT 421, 0
	SUB 12, @80
