#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd7738300 .scope module, "regfile32test" "regfile32test" 2 1;
 .timescale 0 0;
v0x7fffd77590d0_0 .var "clock", 0 0;
v0x7fffd7759190_0 .net "out1", 31 0, v0x7fffd7758810_0;  1 drivers
v0x7fffd7759230_0 .net "out2", 31 0, v0x7fffd77588f0_0;  1 drivers
v0x7fffd7759300_0 .var "read1", 4 0;
v0x7fffd77593d0_0 .var "read2", 4 0;
v0x7fffd7759470_0 .var "reset", 0 0;
v0x7fffd7759540_0 .var "writedat", 31 0;
v0x7fffd7759610_0 .var "writeenable", 0 0;
v0x7fffd77596e0_0 .var "writeto", 4 0;
S_0x7fffd7738480 .scope module, "DUT" "regfile32" 2 12, 3 1 0, S_0x7fffd7738300;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "read1"
    .port_info 1 /INPUT 5 "read2"
    .port_info 2 /INPUT 5 "writeto"
    .port_info 3 /INPUT 32 "writedat"
    .port_info 4 /INPUT 1 "writeenable"
    .port_info 5 /OUTPUT 32 "out1"
    .port_info 6 /OUTPUT 32 "out2"
    .port_info 7 /INPUT 1 "clock"
    .port_info 8 /INPUT 1 "reset"
v0x7fffd77386e0 .array "RF", 0 31, 31 0;
v0x7fffd7738780_0 .net "Y0", 31 0, L_0x7fffd7759a90;  1 drivers
v0x7fffd77581e0_0 .net "Y1", 31 0, L_0x7fffd7759e80;  1 drivers
v0x7fffd77582a0_0 .net *"_s0", 863 0, L_0x7fffd77597b0;  1 drivers
v0x7fffd7758380_0 .net *"_s2", 868 0, L_0x7fffd77599a0;  1 drivers
v0x7fffd77584b0_0 .net *"_s6", 863 0, L_0x7fffd7759b80;  1 drivers
v0x7fffd7758590_0 .net *"_s8", 868 0, L_0x7fffd7759d40;  1 drivers
v0x7fffd7758670_0 .net "clock", 0 0, v0x7fffd77590d0_0;  1 drivers
v0x7fffd7758730_0 .var/i "i", 31 0;
v0x7fffd7758810_0 .var "out1", 31 0;
v0x7fffd77588f0_0 .var "out2", 31 0;
v0x7fffd77589d0_0 .net "read1", 4 0, v0x7fffd7759300_0;  1 drivers
v0x7fffd7758ab0_0 .net "read2", 4 0, v0x7fffd77593d0_0;  1 drivers
v0x7fffd7758b90_0 .net "reset", 0 0, v0x7fffd7759470_0;  1 drivers
v0x7fffd7758c50_0 .var/i "signextendbit", 31 0;
v0x7fffd7758d30_0 .net "writedat", 31 0, v0x7fffd7759540_0;  1 drivers
v0x7fffd7758e10_0 .net "writeenable", 0 0, v0x7fffd7759610_0;  1 drivers
v0x7fffd7758ed0_0 .net "writeto", 4 0, v0x7fffd77596e0_0;  1 drivers
E_0x7fffd77186a0 .event posedge, v0x7fffd7758b90_0, v0x7fffd7758670_0;
LS_0x7fffd77597b0_0_0 .concat [ 32 32 32 32], v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0;
LS_0x7fffd77597b0_0_4 .concat [ 32 32 32 32], v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0;
LS_0x7fffd77597b0_0_8 .concat [ 32 32 32 32], v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0;
LS_0x7fffd77597b0_0_12 .concat [ 32 32 32 32], v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0;
LS_0x7fffd77597b0_0_16 .concat [ 32 32 32 32], v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0;
LS_0x7fffd77597b0_0_20 .concat [ 32 32 32 32], v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0;
LS_0x7fffd77597b0_0_24 .concat [ 32 32 32 0], v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0;
LS_0x7fffd77597b0_1_0 .concat [ 128 128 128 128], LS_0x7fffd77597b0_0_0, LS_0x7fffd77597b0_0_4, LS_0x7fffd77597b0_0_8, LS_0x7fffd77597b0_0_12;
LS_0x7fffd77597b0_1_4 .concat [ 128 128 96 0], LS_0x7fffd77597b0_0_16, LS_0x7fffd77597b0_0_20, LS_0x7fffd77597b0_0_24;
L_0x7fffd77597b0 .concat [ 512 352 0 0], LS_0x7fffd77597b0_1_0, LS_0x7fffd77597b0_1_4;
L_0x7fffd77599a0 .concat [ 5 864 0 0], v0x7fffd7759300_0, L_0x7fffd77597b0;
L_0x7fffd7759a90 .part L_0x7fffd77599a0, 0, 32;
LS_0x7fffd7759b80_0_0 .concat [ 32 32 32 32], v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0;
LS_0x7fffd7759b80_0_4 .concat [ 32 32 32 32], v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0;
LS_0x7fffd7759b80_0_8 .concat [ 32 32 32 32], v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0;
LS_0x7fffd7759b80_0_12 .concat [ 32 32 32 32], v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0;
LS_0x7fffd7759b80_0_16 .concat [ 32 32 32 32], v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0;
LS_0x7fffd7759b80_0_20 .concat [ 32 32 32 32], v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0;
LS_0x7fffd7759b80_0_24 .concat [ 32 32 32 0], v0x7fffd7758c50_0, v0x7fffd7758c50_0, v0x7fffd7758c50_0;
LS_0x7fffd7759b80_1_0 .concat [ 128 128 128 128], LS_0x7fffd7759b80_0_0, LS_0x7fffd7759b80_0_4, LS_0x7fffd7759b80_0_8, LS_0x7fffd7759b80_0_12;
LS_0x7fffd7759b80_1_4 .concat [ 128 128 96 0], LS_0x7fffd7759b80_0_16, LS_0x7fffd7759b80_0_20, LS_0x7fffd7759b80_0_24;
L_0x7fffd7759b80 .concat [ 512 352 0 0], LS_0x7fffd7759b80_1_0, LS_0x7fffd7759b80_1_4;
L_0x7fffd7759d40 .concat [ 5 864 0 0], v0x7fffd77593d0_0, L_0x7fffd7759b80;
L_0x7fffd7759e80 .part L_0x7fffd7759d40, 0, 32;
    .scope S_0x7fffd7738480;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd7758c50_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fffd7738480;
T_1 ;
    %wait E_0x7fffd77186a0;
    %load/vec4 v0x7fffd7758b90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd7758730_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffd7758730_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 1, 0, 32;
    %ix/getv/s 4, v0x7fffd7758730_0;
    %store/vec4a v0x7fffd77386e0, 4, 0;
    %load/vec4 v0x7fffd7758730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd7758730_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x7fffd7758e10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x7fffd7758d30_0;
    %load/vec4 v0x7fffd7758ed0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd77386e0, 0, 4;
    %vpi_call 3 38 "$display", "RF[writeto] <= writedat is here!!!" {0 0 0};
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd7758730_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x7fffd7758730_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.7, 5;
    %vpi_call 3 46 "$display", "register%d: %d", v0x7fffd7758730_0, &A<v0x7fffd77386e0, v0x7fffd7758730_0 > {0 0 0};
    %load/vec4 v0x7fffd7758730_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd7758730_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %ix/getv 4, v0x7fffd7738780_0;
    %load/vec4a v0x7fffd77386e0, 4;
    %assign/vec4 v0x7fffd7758810_0, 0;
    %ix/getv 4, v0x7fffd77581e0_0;
    %load/vec4a v0x7fffd77386e0, 4;
    %assign/vec4 v0x7fffd77588f0_0, 0;
    %vpi_call 3 51 "$display", "out1: %b", v0x7fffd7758810_0 {0 0 0};
    %vpi_call 3 52 "$display", "out2: %b", v0x7fffd77588f0_0 {0 0 0};
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffd7738300;
T_2 ;
    %vpi_call 2 14 "$dumpfile", "gtk/regfile32-gtkwave.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd7738480 {0 0 0};
    %vpi_call 2 17 "$display", "\012Initialize Values with reset" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd7759470_0, 0;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd7759470_0, 0;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd7759470_0, 0;
    %delay 6, 0;
    %vpi_call 2 29 "$display", "\012First Test with write enable 0" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd77590d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd7759610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd7759300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd77593d0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffd77596e0_0, 0;
    %pushi/vec4 200, 0, 32;
    %assign/vec4 v0x7fffd7759540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd77590d0_0, 0;
    %delay 6, 0;
    %vpi_call 2 38 "$display", "read1: %b", v0x7fffd7759300_0 {0 0 0};
    %vpi_call 2 39 "$display", "read2: %b", v0x7fffd77593d0_0 {0 0 0};
    %vpi_call 2 40 "$display", "writeto (regAddress): %b", v0x7fffd77596e0_0 {0 0 0};
    %vpi_call 2 41 "$display", "writedat: %b", v0x7fffd7759540_0 {0 0 0};
    %vpi_call 2 42 "$display", "Output====" {0 0 0};
    %vpi_call 2 46 "$display", "\012Write Enable--> 200 to regAddr1" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd77590d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd7759610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd7759300_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffd77593d0_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffd77596e0_0, 0;
    %pushi/vec4 200, 0, 32;
    %assign/vec4 v0x7fffd7759540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd77590d0_0, 0;
    %delay 6, 0;
    %vpi_call 2 55 "$display", "read1: %b", v0x7fffd7759300_0 {0 0 0};
    %vpi_call 2 56 "$display", "read2: %b", v0x7fffd77593d0_0 {0 0 0};
    %vpi_call 2 57 "$display", "writeto (regAddress): %b", v0x7fffd77596e0_0 {0 0 0};
    %vpi_call 2 58 "$display", "writedat: %b", v0x7fffd7759540_0 {0 0 0};
    %vpi_call 2 59 "$display", "Outputs=========" {0 0 0};
    %vpi_call 2 66 "$display", "\012Write Enable--> 300 to regAddr2" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd77590d0_0, 0;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd77590d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd7759610_0, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0x7fffd7759300_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x7fffd77593d0_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7fffd77596e0_0, 0;
    %pushi/vec4 300, 0, 32;
    %assign/vec4 v0x7fffd7759540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd77590d0_0, 0;
    %delay 6, 0;
    %vpi_call 2 77 "$display", "read1: %b", v0x7fffd7759300_0 {0 0 0};
    %vpi_call 2 78 "$display", "read2: %b", v0x7fffd77593d0_0 {0 0 0};
    %vpi_call 2 79 "$display", "writeto (regAddress): %b", v0x7fffd77596e0_0 {0 0 0};
    %vpi_call 2 80 "$display", "writedat: %b", v0x7fffd7759540_0 {0 0 0};
    %vpi_call 2 81 "$display", "Outputs=========" {0 0 0};
    %vpi_call 2 86 "$display", "\012Read from our previously written registers" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd77590d0_0, 0;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd77590d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd7759610_0, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7fffd7759300_0, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0x7fffd77593d0_0, 0;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x7fffd77596e0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x7fffd7759540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd77590d0_0, 0;
    %delay 6, 0;
    %vpi_call 2 97 "$display", "read1: %b", v0x7fffd7759300_0 {0 0 0};
    %vpi_call 2 98 "$display", "read2: %b", v0x7fffd77593d0_0 {0 0 0};
    %vpi_call 2 99 "$display", "writeto (regAddress): %b", v0x7fffd77596e0_0 {0 0 0};
    %vpi_call 2 100 "$display", "writedat: %b", v0x7fffd7759540_0 {0 0 0};
    %vpi_call 2 101 "$display", "Outputs=========" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "compile/regfile32test.v";
    "compile/regfile32.v";
