// Seed: 4206349617
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  input wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_21;
  if (id_21) wire id_22;
  else wire id_23;
  wire id_24;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    output wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output wand id_6,
    input wand id_7,
    input supply0 id_8,
    input wor id_9,
    input wor id_10,
    input wire id_11,
    input tri1 id_12,
    output tri1 id_13,
    output tri id_14
);
  tri0 id_16;
  wire id_17;
  initial id_16 = 1;
  wand id_18;
  id_19(
      1'b0, id_18, ~id_0
  );
  wire id_20;
  wire id_21;
  always @id_22 id_1 = id_18;
  module_0(
      id_20,
      id_17,
      id_20,
      id_22,
      id_21,
      id_21,
      id_22,
      id_17,
      id_16,
      id_20,
      id_17,
      id_16,
      id_22,
      id_22,
      id_16,
      id_16,
      id_22,
      id_20,
      id_17,
      id_21
  );
endmodule
