{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459675192945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459675192945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 04:19:52 2016 " "Processing started: Sun Apr 03 04:19:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459675192945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459675192945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map AGU -c AGU --generate_functional_sim_netlist " "Command: quartus_map AGU -c AGU --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459675192945 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1459675193336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/sumador_carrylookahead/sumador_carrylookahead.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/sumador_carrylookahead/sumador_carrylookahead.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_CarryLookahead-RTL " "Found design unit 1: Sumador_CarryLookahead-RTL" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459675193976 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_CarryLookahead " "Found entity 1: Sumador_CarryLookahead" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459675193976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459675193976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/sumador_32b/sumador_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/manuel/documents/itesm/vi semestre/arquitectura de computadoras/micro arm 32b/alu/sumador_32b/sumador_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_32b-RTL " "Found design unit 1: Sumador_32b-RTL" {  } { { "../ALU/Sumador_32b/Sumador_32b.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_32b/Sumador_32b.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459675193986 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_32b " "Found entity 1: Sumador_32b" {  } { { "../ALU/Sumador_32b/Sumador_32b.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_32b/Sumador_32b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459675193986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459675193986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "agu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file agu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AGU-RTL " "Found design unit 1: AGU-RTL" {  } { { "AGU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/AGU/AGU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459675194005 ""} { "Info" "ISGN_ENTITY_NAME" "1 AGU " "Found entity 1: AGU" {  } { { "AGU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/AGU/AGU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459675194005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459675194005 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AGU " "Elaborating entity \"AGU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459675194046 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout AGU.vhd(14) " "Verilog HDL or VHDL warning at AGU.vhd(14): object \"Cout\" assigned a value but never read" {  } { { "AGU.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/AGU/AGU.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1459675194046 "|AGU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_32b Sumador_32b:elemento_5 " "Elaborating entity \"Sumador_32b\" for hierarchy \"Sumador_32b:elemento_5\"" {  } { { "AGU.vhd" "elemento_5" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/AGU/AGU.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459675194066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_CarryLookahead Sumador_32b:elemento_5\|Sumador_CarryLookahead:elemento_1 " "Elaborating entity \"Sumador_CarryLookahead\" for hierarchy \"Sumador_32b:elemento_5\|Sumador_CarryLookahead:elemento_1\"" {  } { { "../ALU/Sumador_32b/Sumador_32b.vhd" "elemento_1" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_32b/Sumador_32b.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459675194086 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(28) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(28): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459675194086 "|AGU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(28) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(28): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459675194086 "|AGU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(30) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(30): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459675194086 "|AGU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(30) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(30): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459675194086 "|AGU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(33) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(33): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459675194086 "|AGU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(33) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(33): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459675194086 "|AGU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "g Sumador_CarryLookahead.vhd(36) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(36): signal \"g\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459675194086 "|AGU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "p Sumador_CarryLookahead.vhd(36) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(36): signal \"p\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459675194086 "|AGU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 Sumador_CarryLookahead.vhd(41) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(41): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459675194086 "|AGU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c2 Sumador_CarryLookahead.vhd(42) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(42): signal \"c2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459675194086 "|AGU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c3 Sumador_CarryLookahead.vhd(43) " "VHDL Process Statement warning at Sumador_CarryLookahead.vhd(43): signal \"c3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" "" { Text "C:/Users/manuel/Documents/ITESM/VI semestre/Arquitectura de computadoras/Micro ARM 32b/ALU/Sumador_CarryLookahead/Sumador_CarryLookahead.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1459675194086 "|AGU|Sumador_32b:elemento_5|Sumador_CarryLookahead:elemento_1"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "503 " "Peak virtual memory: 503 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459675194356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 03 04:19:54 2016 " "Processing ended: Sun Apr 03 04:19:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459675194356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459675194356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459675194356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459675194356 ""}
