
---------- Begin Simulation Statistics ----------
final_tick                               162001522000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 138227                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664260                       # Number of bytes of host memory used
host_op_rate                                   138498                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   723.45                       # Real time elapsed on the host
host_tick_rate                              223928975                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162002                       # Number of seconds simulated
sim_ticks                                162001522000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.620015                       # CPI: cycles per instruction
system.cpu.discardedOps                        191289                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        29688855                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.617278                       # IPC: instructions per cycle
system.cpu.numCycles                        162001522                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526151     46.43%     46.43% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691081     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958393     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132312667                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       166391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        214486                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          223                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       634126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          139                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1267730                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            141                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4487203                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735920                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80993                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2105110                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102971                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.898390                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65405                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             702                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              413                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51397651                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51397651                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51404131                       # number of overall hits
system.cpu.dcache.overall_hits::total        51404131                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       637724                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         637724                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       639665                       # number of overall misses
system.cpu.dcache.overall_misses::total        639665                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36124668000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36124668000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36124668000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36124668000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52035375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52035375                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52043796                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52043796                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012291                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012291                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56646.241948                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56646.241948                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56474.354545                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56474.354545                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       619797                       # number of writebacks
system.cpu.dcache.writebacks::total            619797                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4794                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4794                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4794                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4794                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       632930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       632930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       633426                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       633426                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33978708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33978708000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  34071453000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34071453000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012163                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012163                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012171                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012171                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53684.780307                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53684.780307                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53789.160849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53789.160849                       # average overall mshr miss latency
system.cpu.dcache.replacements                 633298                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40801554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40801554                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       284579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        284579                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12110162000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12110162000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41086133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41086133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006926                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006926                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42554.657933                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42554.657933                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          584                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       283995                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       283995                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11448180000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11448180000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006912                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40311.202662                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40311.202662                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10596097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10596097                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       353145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       353145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24014506000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24014506000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.032253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032253                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68001.829277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68001.829277                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4210                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4210                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       348935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       348935                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22530528000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22530528000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64569.412641                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64569.412641                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6480                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6480                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1941                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1941                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230495                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230495                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          496                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          496                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     92745000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     92745000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.058900                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.058900                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 186985.887097                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 186985.887097                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 162001522000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.974194                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52037633                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            633426                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.152663                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            449000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.974194                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999798                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999798                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416984402                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416984402                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162001522000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162001522000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162001522000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42690751                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43481133                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11027777                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      6560810                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6560810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6560810                       # number of overall hits
system.cpu.icache.overall_hits::total         6560810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          178                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            178                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          178                       # number of overall misses
system.cpu.icache.overall_misses::total           178                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     31977000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     31977000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     31977000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     31977000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6560988                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6560988                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6560988                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6560988                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000027                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000027                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 179646.067416                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 179646.067416                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 179646.067416                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 179646.067416                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          114                       # number of writebacks
system.cpu.icache.writebacks::total               114                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          178                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          178                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          178                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          178                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31621000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31621000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31621000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31621000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 177646.067416                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 177646.067416                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 177646.067416                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 177646.067416                       # average overall mshr miss latency
system.cpu.icache.replacements                    114                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6560810                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6560810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          178                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           178                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     31977000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     31977000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6560988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6560988                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 179646.067416                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 179646.067416                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31621000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31621000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 177646.067416                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 177646.067416                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 162001522000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.995581                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6560988                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               178                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36859.483146                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            183000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.995581                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          52488082                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         52488082                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162001522000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162001522000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 162001522000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 162001522000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196363                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   34                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               585470                       # number of demand (read+write) hits
system.l2.demand_hits::total                   585504                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  34                       # number of overall hits
system.l2.overall_hits::.cpu.data              585470                       # number of overall hits
system.l2.overall_hits::total                  585504                       # number of overall hits
system.l2.demand_misses::.cpu.inst                144                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47956                       # number of demand (read+write) misses
system.l2.demand_misses::total                  48100                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               144                       # number of overall misses
system.l2.overall_misses::.cpu.data             47956                       # number of overall misses
system.l2.overall_misses::total                 48100                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29149000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16239777499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16268926499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29149000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16239777499                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16268926499                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           633426                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               633604                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          633426                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              633604                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.808989                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.075709                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075915                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.808989                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.075709                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075915                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 202423.611111                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 338639.117086                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 338231.320146                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 202423.611111                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 338639.117086                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 338231.320146                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               33147                       # number of writebacks
system.l2.writebacks::total                     33147                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47954                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             48098                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47954                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            48098                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26269000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15280319499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15306588499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26269000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15280319499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15306588499                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.808989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.075706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075912                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.808989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.075706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.075912                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 182423.611111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 318645.358031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 318237.525448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 182423.611111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 318645.358031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 318237.525448                       # average overall mshr miss latency
system.l2.replacements                          44067                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       619797                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           619797                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       619797                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       619797                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          106                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              106                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          106                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            312124                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                312124                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           36811                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               36811                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13924767499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13924767499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        348935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            348935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.105495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.105495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 378277.349135                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 378277.349135                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        36811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          36811                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13188547499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13188547499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.105495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.105495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 358277.349135                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 358277.349135                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 34                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              144                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29149000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29149000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.808989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.808989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 202423.611111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 202423.611111                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          144                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          144                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26269000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26269000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.808989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.808989                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 182423.611111                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 182423.611111                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        273346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            273346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        11145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2315010000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2315010000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       284491                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        284491                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.039175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.039175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 207717.362046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 207717.362046                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        11143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2091772000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2091772000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.039168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.039168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 187720.721529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 187720.721529                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 162001522000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4089.512619                       # Cycle average of tags in use
system.l2.tags.total_refs                     1266790                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     48163                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.302141                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    162000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.678498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        14.991842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4051.842279                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998416                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4091                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10182507                       # Number of tag accesses
system.l2.tags.data_accesses                 10182507                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 162001522000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    530352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    767264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.205084806750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29881                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29881                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              813778                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             501727                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       48098                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33147                       # Number of write requests accepted
system.mem_ctrls.readBursts                    769568                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   530352                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      16.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      37.14                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                        16                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    122445                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                769568                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::10                    0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               530352                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::10                   0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   39232                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   39310                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   39354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   39384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   39408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   39421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   39467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  39526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  39601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  39707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  39723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  39840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  41197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  22155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  18672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   8866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   8788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   8744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   8714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   8690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   8677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   8631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   8572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   8497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   8391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                   8375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                   8258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                   6901                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  18560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  26599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  26596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  26387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  26354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  26351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  26143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  26105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  26076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  26050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  26046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  26046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  26038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  25669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10408                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        29881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.753890                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    493.939519                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        29871     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383            5      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29881                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.747766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.307982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.712532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24270     81.22%     81.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1543      5.16%     86.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              224      0.75%     87.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              248      0.83%     87.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              479      1.60%     89.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.05%     89.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.01%     89.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               32      0.11%     89.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              219      0.73%     90.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.02%     90.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.02%     90.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               78      0.26%     90.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.03%     90.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               15      0.05%     90.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               13      0.04%     90.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32             2708      9.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                8      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29881                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                49252352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33942528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    304.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    209.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  157276568000                       # Total gap between requests
system.mem_ctrls.avgGap                    1935830.73                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       147456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     49104896                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     33940544                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 910213.670708599850                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 303113794.202501356602                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 209507562.527714997530                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2304                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       767264                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       530352                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    199063000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 144734041750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3137490868000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     86398.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data    188636.56                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5915865.06                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       147456                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     49104896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      49252352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       147456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       147456                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     33942528                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     33942528                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          144                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47954                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          48098                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        33147                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         33147                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       910214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    303113794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        304024008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       910214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       910214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    209519809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       209519809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    209519809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       910214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    303113794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       513543817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               769568                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              530321                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        48496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        48496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        48592                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        48224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        48224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        48208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        47984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        47904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        47776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        47936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        47936                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        48016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        47968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        47968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        47952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        47888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        33136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        33393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        33424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        33232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        33248                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        33216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        33280                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        33104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        33088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        33056                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        33024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        33024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        33024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        33024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        33024                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        33024                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            130503704750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3847840000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       144933104750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               169580.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          188330.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              712625                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             491067                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.60                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        96197                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   864.817988                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   706.527550                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   327.007447                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5038      5.24%      5.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         9185      9.55%     14.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          473      0.49%     15.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          370      0.38%     15.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          553      0.57%     16.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          300      0.31%     16.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2973      3.09%     19.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         6454      6.71%     26.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        70851     73.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        96197                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              49252352                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           33940544                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              304.024008                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              209.507563                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    4.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 162001522000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       344726340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       183226395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     2756953920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    1388692260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12788199840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5302989300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  57742909440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   80507697495                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   496.956427                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 149846265750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5409560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6745696250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       342120240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       181841220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     2737761600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    1379583360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12788199840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5264282310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  57775504800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   80469293370                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   496.719366                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 149934844250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5409560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6657117750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 162001522000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11287                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        33147                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10780                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36811                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11287                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       140123                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 140123                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     83194880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                83194880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             48114                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   48114    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               48114                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 162001522000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          2380854000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3146837250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            284669                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       652944                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          114                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           24421                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           348935                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          348935                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           178                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       284491                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          470                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1900150                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1900620                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       299008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1283300352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1283599360                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           44067                       # Total snoops (count)
system.tol2bus.snoopTraffic                  33942528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           677671                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000540                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023360                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 677307     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    362      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             677671                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 162001522000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        21105326036                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5874000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       20903059998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            12.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
