<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_nfereg.h source code [netbsd/sys/dev/pci/if_nfereg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="nfe_desc32,nfe_desc64 "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_nfereg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_nfereg.h.html'>if_nfereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_nfereg.h,v 1.8 2019/03/05 08:25:02 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: if_nfereg.h,v 1.22 2007/12/05 08:30:33 jsg Exp $	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*-</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2005 Jonathan Gray &lt;jsg@openbsd.org&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Permission to use, copy, modify, and distribute this software for any</i></td></tr>
<tr><th id="8">8</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="9">9</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="12">12</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="13">13</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="14">14</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="15">15</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="16">16</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="17">17</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/NFE_PCI_BA" data-ref="_M/NFE_PCI_BA">NFE_PCI_BA</dfn>		0x10</u></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_RING_COUNT" data-ref="_M/NFE_RX_RING_COUNT">NFE_RX_RING_COUNT</dfn>	128</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_RING_COUNT" data-ref="_M/NFE_TX_RING_COUNT">NFE_TX_RING_COUNT</dfn>	256</u></td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_NEXTDESC" data-ref="_M/NFE_RX_NEXTDESC">NFE_RX_NEXTDESC</dfn>(x)	(((x) + 1) &amp; (NFE_RX_RING_COUNT - 1))</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_NEXTDESC" data-ref="_M/NFE_TX_NEXTDESC">NFE_TX_NEXTDESC</dfn>(x)	(((x) + 1) &amp; (NFE_TX_RING_COUNT - 1))</u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/NFE_JUMBO_FRAMELEN" data-ref="_M/NFE_JUMBO_FRAMELEN">NFE_JUMBO_FRAMELEN</dfn>	9018</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/NFE_JUMBO_MTU" data-ref="_M/NFE_JUMBO_MTU">NFE_JUMBO_MTU</dfn>		(NFE_JUMBO_FRAMELEN - ETHER_HDR_LEN - ETHER_CRC_LEN)</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/NFE_JBYTES" data-ref="_M/NFE_JBYTES">NFE_JBYTES</dfn>		(NFE_JUMBO_FRAMELEN + ETHER_ALIGN)</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/NFE_JPOOL_COUNT" data-ref="_M/NFE_JPOOL_COUNT">NFE_JPOOL_COUNT</dfn>		(NFE_RX_RING_COUNT + 64)</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/NFE_JPOOL_SIZE" data-ref="_M/NFE_JPOOL_SIZE">NFE_JPOOL_SIZE</dfn>		(NFE_JPOOL_COUNT * NFE_JBYTES)</u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/NFE_MAX_SCATTER" data-ref="_M/NFE_MAX_SCATTER">NFE_MAX_SCATTER</dfn>		(NFE_TX_RING_COUNT - 2)</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/NFE_IRQ_STATUS" data-ref="_M/NFE_IRQ_STATUS">NFE_IRQ_STATUS</dfn>		0x000</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/NFE_IRQ_MASK" data-ref="_M/NFE_IRQ_MASK">NFE_IRQ_MASK</dfn>		0x004</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/NFE_SETUP_R6" data-ref="_M/NFE_SETUP_R6">NFE_SETUP_R6</dfn>		0x008</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/NFE_IMTIMER" data-ref="_M/NFE_IMTIMER">NFE_IMTIMER</dfn>		0x00c</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/NFE_MAC_RESET" data-ref="_M/NFE_MAC_RESET">NFE_MAC_RESET</dfn>		0x03c</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/NFE_MISC1" data-ref="_M/NFE_MISC1">NFE_MISC1</dfn>		0x080</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_CTL" data-ref="_M/NFE_TX_CTL">NFE_TX_CTL</dfn>		0x084</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_STATUS" data-ref="_M/NFE_TX_STATUS">NFE_TX_STATUS</dfn>		0x088</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/NFE_RXFILTER" data-ref="_M/NFE_RXFILTER">NFE_RXFILTER</dfn>		0x08c</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/NFE_RXBUFSZ" data-ref="_M/NFE_RXBUFSZ">NFE_RXBUFSZ</dfn>		0x090</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_CTL" data-ref="_M/NFE_RX_CTL">NFE_RX_CTL</dfn>		0x094</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_STATUS" data-ref="_M/NFE_RX_STATUS">NFE_RX_STATUS</dfn>		0x098</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/NFE_RNDSEED" data-ref="_M/NFE_RNDSEED">NFE_RNDSEED</dfn>		0x09c</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/NFE_SETUP_R1" data-ref="_M/NFE_SETUP_R1">NFE_SETUP_R1</dfn>		0x0a0</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/NFE_SETUP_R2" data-ref="_M/NFE_SETUP_R2">NFE_SETUP_R2</dfn>		0x0a4</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/NFE_MACADDR_HI" data-ref="_M/NFE_MACADDR_HI">NFE_MACADDR_HI</dfn>		0x0a8</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/NFE_MACADDR_LO" data-ref="_M/NFE_MACADDR_LO">NFE_MACADDR_LO</dfn>		0x0ac</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/NFE_MULTIADDR_HI" data-ref="_M/NFE_MULTIADDR_HI">NFE_MULTIADDR_HI</dfn>	0x0b0</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/NFE_MULTIADDR_LO" data-ref="_M/NFE_MULTIADDR_LO">NFE_MULTIADDR_LO</dfn>	0x0b4</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/NFE_MULTIMASK_HI" data-ref="_M/NFE_MULTIMASK_HI">NFE_MULTIMASK_HI</dfn>	0x0b8</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/NFE_MULTIMASK_LO" data-ref="_M/NFE_MULTIMASK_LO">NFE_MULTIMASK_LO</dfn>	0x0bc</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/NFE_PHY_IFACE" data-ref="_M/NFE_PHY_IFACE">NFE_PHY_IFACE</dfn>		0x0c0</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_RING_ADDR_LO" data-ref="_M/NFE_TX_RING_ADDR_LO">NFE_TX_RING_ADDR_LO</dfn>	0x100</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_RING_ADDR_LO" data-ref="_M/NFE_RX_RING_ADDR_LO">NFE_RX_RING_ADDR_LO</dfn>	0x104</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/NFE_RING_SIZE" data-ref="_M/NFE_RING_SIZE">NFE_RING_SIZE</dfn>		0x108</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_UNK" data-ref="_M/NFE_TX_UNK">NFE_TX_UNK</dfn>		0x10c</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/NFE_LINKSPEED" data-ref="_M/NFE_LINKSPEED">NFE_LINKSPEED</dfn>		0x110</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/NFE_SETUP_R5" data-ref="_M/NFE_SETUP_R5">NFE_SETUP_R5</dfn>		0x130</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/NFE_SETUP_R3" data-ref="_M/NFE_SETUP_R3">NFE_SETUP_R3</dfn>		0x13C</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/NFE_SETUP_R7" data-ref="_M/NFE_SETUP_R7">NFE_SETUP_R7</dfn>		0x140</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/NFE_RXTX_CTL" data-ref="_M/NFE_RXTX_CTL">NFE_RXTX_CTL</dfn>		0x144</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_RING_ADDR_HI" data-ref="_M/NFE_TX_RING_ADDR_HI">NFE_TX_RING_ADDR_HI</dfn>	0x148</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_RING_ADDR_HI" data-ref="_M/NFE_RX_RING_ADDR_HI">NFE_RX_RING_ADDR_HI</dfn>	0x14c</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/NFE_PHY_STATUS" data-ref="_M/NFE_PHY_STATUS">NFE_PHY_STATUS</dfn>		0x180</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/NFE_SETUP_R4" data-ref="_M/NFE_SETUP_R4">NFE_SETUP_R4</dfn>		0x184</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/NFE_STATUS" data-ref="_M/NFE_STATUS">NFE_STATUS</dfn>		0x188</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/NFE_PHY_SPEED" data-ref="_M/NFE_PHY_SPEED">NFE_PHY_SPEED</dfn>		0x18c</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/NFE_PHY_CTL" data-ref="_M/NFE_PHY_CTL">NFE_PHY_CTL</dfn>		0x190</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/NFE_PHY_DATA" data-ref="_M/NFE_PHY_DATA">NFE_PHY_DATA</dfn>		0x194</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/NFE_WOL_CTL" data-ref="_M/NFE_WOL_CTL">NFE_WOL_CTL</dfn>		0x200</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/NFE_PATTERN_CRC" data-ref="_M/NFE_PATTERN_CRC">NFE_PATTERN_CRC</dfn>		0x204</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/NFE_PATTERN_MASK" data-ref="_M/NFE_PATTERN_MASK">NFE_PATTERN_MASK</dfn>	0x208</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/NFE_PWR_CAP" data-ref="_M/NFE_PWR_CAP">NFE_PWR_CAP</dfn>		0x268</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/NFE_PWR_STATE" data-ref="_M/NFE_PWR_STATE">NFE_PWR_STATE</dfn>		0x26c</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/NFE_VTAG_CTL" data-ref="_M/NFE_VTAG_CTL">NFE_VTAG_CTL</dfn>		0x300</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/NFE_PWR2_CTL" data-ref="_M/NFE_PWR2_CTL">NFE_PWR2_CTL</dfn>		0x600</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/NFE_PHY_ERROR" data-ref="_M/NFE_PHY_ERROR">NFE_PHY_ERROR</dfn>		0x00001</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/NFE_PHY_WRITE" data-ref="_M/NFE_PHY_WRITE">NFE_PHY_WRITE</dfn>		0x00400</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/NFE_PHY_BUSY" data-ref="_M/NFE_PHY_BUSY">NFE_PHY_BUSY</dfn>		0x08000</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/NFE_PHYADD_SHIFT" data-ref="_M/NFE_PHYADD_SHIFT">NFE_PHYADD_SHIFT</dfn>	5</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/NFE_MAC_RESET_MAGIC" data-ref="_M/NFE_MAC_RESET_MAGIC">NFE_MAC_RESET_MAGIC</dfn>	0x00f3</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/NFE_STATUS_MAGIC" data-ref="_M/NFE_STATUS_MAGIC">NFE_STATUS_MAGIC</dfn>	0x140000</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/NFE_MAC_ADDR_INORDER" data-ref="_M/NFE_MAC_ADDR_INORDER">NFE_MAC_ADDR_INORDER</dfn>	0x8000</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/NFE_R1_MAGIC" data-ref="_M/NFE_R1_MAGIC">NFE_R1_MAGIC</dfn>		0x16070f</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/NFE_R2_MAGIC" data-ref="_M/NFE_R2_MAGIC">NFE_R2_MAGIC</dfn>		0x16</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/NFE_R4_MAGIC" data-ref="_M/NFE_R4_MAGIC">NFE_R4_MAGIC</dfn>		0x08</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/NFE_R6_MAGIC" data-ref="_M/NFE_R6_MAGIC">NFE_R6_MAGIC</dfn>		0x03</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/NFE_WOL_ENABLE" data-ref="_M/NFE_WOL_ENABLE">NFE_WOL_ENABLE</dfn>		0x1111</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_START" data-ref="_M/NFE_RX_START">NFE_RX_START</dfn>		0x01</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_START" data-ref="_M/NFE_TX_START">NFE_TX_START</dfn>		0x01</u></td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/NFE_IRQ_RXERR" data-ref="_M/NFE_IRQ_RXERR">NFE_IRQ_RXERR</dfn>		0x0001</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/NFE_IRQ_RX" data-ref="_M/NFE_IRQ_RX">NFE_IRQ_RX</dfn>		0x0002</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/NFE_IRQ_RX_NOBUF" data-ref="_M/NFE_IRQ_RX_NOBUF">NFE_IRQ_RX_NOBUF</dfn>	0x0004</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/NFE_IRQ_TXERR" data-ref="_M/NFE_IRQ_TXERR">NFE_IRQ_TXERR</dfn>		0x0008</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/NFE_IRQ_TX_DONE" data-ref="_M/NFE_IRQ_TX_DONE">NFE_IRQ_TX_DONE</dfn>		0x0010</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/NFE_IRQ_TIMER" data-ref="_M/NFE_IRQ_TIMER">NFE_IRQ_TIMER</dfn>		0x0020</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/NFE_IRQ_LINK" data-ref="_M/NFE_IRQ_LINK">NFE_IRQ_LINK</dfn>		0x0040</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/NFE_IRQ_TXERR2" data-ref="_M/NFE_IRQ_TXERR2">NFE_IRQ_TXERR2</dfn>		0x0080</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/NFE_IRQ_TX1" data-ref="_M/NFE_IRQ_TX1">NFE_IRQ_TX1</dfn>		0x0100</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/NFE_IRQ_WANTED" data-ref="_M/NFE_IRQ_WANTED">NFE_IRQ_WANTED</dfn>							\</u></td></tr>
<tr><th id="114">114</th><td><u>	(NFE_IRQ_RXERR | NFE_IRQ_RX_NOBUF | NFE_IRQ_RX |		\</u></td></tr>
<tr><th id="115">115</th><td><u>	 NFE_IRQ_TXERR | NFE_IRQ_TXERR2 | NFE_IRQ_TX_DONE |		\</u></td></tr>
<tr><th id="116">116</th><td><u>	 NFE_IRQ_LINK)</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/NFE_RXTX_KICKTX" data-ref="_M/NFE_RXTX_KICKTX">NFE_RXTX_KICKTX</dfn>		0x0001</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/NFE_RXTX_BIT1" data-ref="_M/NFE_RXTX_BIT1">NFE_RXTX_BIT1</dfn>		0x0002</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/NFE_RXTX_BIT2" data-ref="_M/NFE_RXTX_BIT2">NFE_RXTX_BIT2</dfn>		0x0004</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/NFE_RXTX_RESET" data-ref="_M/NFE_RXTX_RESET">NFE_RXTX_RESET</dfn>		0x0010</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/NFE_RXTX_VTAG_STRIP" data-ref="_M/NFE_RXTX_VTAG_STRIP">NFE_RXTX_VTAG_STRIP</dfn>	0x0040</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/NFE_RXTX_VTAG_INSERT" data-ref="_M/NFE_RXTX_VTAG_INSERT">NFE_RXTX_VTAG_INSERT</dfn>	0x0080</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/NFE_RXTX_RXCSUM" data-ref="_M/NFE_RXTX_RXCSUM">NFE_RXTX_RXCSUM</dfn>		0x0400</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/NFE_RXTX_V2MAGIC" data-ref="_M/NFE_RXTX_V2MAGIC">NFE_RXTX_V2MAGIC</dfn>	0x2100</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/NFE_RXTX_V3MAGIC" data-ref="_M/NFE_RXTX_V3MAGIC">NFE_RXTX_V3MAGIC</dfn>	0x2200</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/NFE_RXFILTER_MAGIC" data-ref="_M/NFE_RXFILTER_MAGIC">NFE_RXFILTER_MAGIC</dfn>	0x007f0008</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/NFE_U2M" data-ref="_M/NFE_U2M">NFE_U2M</dfn>			(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/NFE_PROMISC" data-ref="_M/NFE_PROMISC">NFE_PROMISC</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>/* default interrupt moderation timer of 128us */</i></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/NFE_IM_DEFAULT" data-ref="_M/NFE_IM_DEFAULT">NFE_IM_DEFAULT</dfn>	((128 * 100) / 1024)</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/NFE_VTAG_ENABLE" data-ref="_M/NFE_VTAG_ENABLE">NFE_VTAG_ENABLE</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/NFE_PWR_VALID" data-ref="_M/NFE_PWR_VALID">NFE_PWR_VALID</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/NFE_PWR_WAKEUP" data-ref="_M/NFE_PWR_WAKEUP">NFE_PWR_WAKEUP</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/NFE_PWR2_WAKEUP_MASK" data-ref="_M/NFE_PWR2_WAKEUP_MASK">NFE_PWR2_WAKEUP_MASK</dfn>	0x0f11</u></td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/NFE_MEDIA_SET" data-ref="_M/NFE_MEDIA_SET">NFE_MEDIA_SET</dfn>		0x10000</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/NFE_MEDIA_1000T" data-ref="_M/NFE_MEDIA_1000T">NFE_MEDIA_1000T</dfn>		0x00032</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/NFE_MEDIA_100TX" data-ref="_M/NFE_MEDIA_100TX">NFE_MEDIA_100TX</dfn>		0x00064</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/NFE_MEDIA_10T" data-ref="_M/NFE_MEDIA_10T">NFE_MEDIA_10T</dfn>		0x003e8</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/NFE_PHY_100TX" data-ref="_M/NFE_PHY_100TX">NFE_PHY_100TX</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/NFE_PHY_1000T" data-ref="_M/NFE_PHY_1000T">NFE_PHY_1000T</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/NFE_PHY_HDX" data-ref="_M/NFE_PHY_HDX">NFE_PHY_HDX</dfn>		(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/NFE_MISC1_MAGIC" data-ref="_M/NFE_MISC1_MAGIC">NFE_MISC1_MAGIC</dfn>		0x003b0f3c</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/NFE_MISC1_HDX" data-ref="_M/NFE_MISC1_HDX">NFE_MISC1_HDX</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/NFE_SEED_MASK" data-ref="_M/NFE_SEED_MASK">NFE_SEED_MASK</dfn>		0x0003ff00</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/NFE_SEED_10T" data-ref="_M/NFE_SEED_10T">NFE_SEED_10T</dfn>		0x00007f00</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/NFE_SEED_100TX" data-ref="_M/NFE_SEED_100TX">NFE_SEED_100TX</dfn>		0x00002d00</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/NFE_SEED_1000T" data-ref="_M/NFE_SEED_1000T">NFE_SEED_1000T</dfn>		0x00007400</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><i>/* Rx/Tx descriptor */</i></td></tr>
<tr><th id="158">158</th><td><b>struct</b> <dfn class="type def" id="nfe_desc32" title='nfe_desc32' data-ref="nfe_desc32" data-ref-filename="nfe_desc32">nfe_desc32</dfn> {</td></tr>
<tr><th id="159">159</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nfe_desc32::physaddr" title='nfe_desc32::physaddr' data-ref="nfe_desc32::physaddr" data-ref-filename="nfe_desc32..physaddr">physaddr</dfn>;</td></tr>
<tr><th id="160">160</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nfe_desc32::length" title='nfe_desc32::length' data-ref="nfe_desc32::length" data-ref-filename="nfe_desc32..length">length</dfn>;</td></tr>
<tr><th id="161">161</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nfe_desc32::flags" title='nfe_desc32::flags' data-ref="nfe_desc32::flags" data-ref-filename="nfe_desc32..flags">flags</dfn>;</td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_FIXME_V1" data-ref="_M/NFE_RX_FIXME_V1">NFE_RX_FIXME_V1</dfn>		0x6004</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_VALID_V1" data-ref="_M/NFE_RX_VALID_V1">NFE_RX_VALID_V1</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_ERROR_V1" data-ref="_M/NFE_TX_ERROR_V1">NFE_TX_ERROR_V1</dfn>		0x7808</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_LASTFRAG_V1" data-ref="_M/NFE_TX_LASTFRAG_V1">NFE_TX_LASTFRAG_V1</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="166">166</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/NFE_V1_TXERR" data-ref="_M/NFE_V1_TXERR">NFE_V1_TXERR</dfn>	"\020"	\</u></td></tr>
<tr><th id="169">169</th><td><u>	"\14TXERROR\13UNDERFLOW\12LATECOLLISION\11LOSTCARRIER\10DEFERRED" \</u></td></tr>
<tr><th id="170">170</th><td><u>	"\08FORCEDINT\03RETRY\00LASTPACKET"</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i>/* V2 Rx/Tx descriptor */</i></td></tr>
<tr><th id="173">173</th><td><b>struct</b> <dfn class="type def" id="nfe_desc64" title='nfe_desc64' data-ref="nfe_desc64" data-ref-filename="nfe_desc64">nfe_desc64</dfn> {</td></tr>
<tr><th id="174">174</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nfe_desc64::physaddr" title='nfe_desc64::physaddr' data-ref="nfe_desc64::physaddr" data-ref-filename="nfe_desc64..physaddr">physaddr</dfn>[<var>2</var>];</td></tr>
<tr><th id="175">175</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nfe_desc64::vtag" title='nfe_desc64::vtag' data-ref="nfe_desc64::vtag" data-ref-filename="nfe_desc64..vtag">vtag</dfn>;</td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_VTAG" data-ref="_M/NFE_RX_VTAG">NFE_RX_VTAG</dfn>		(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_VTAG" data-ref="_M/NFE_TX_VTAG">NFE_TX_VTAG</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="178">178</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nfe_desc64::length" title='nfe_desc64::length' data-ref="nfe_desc64::length" data-ref-filename="nfe_desc64..length">length</dfn>;</td></tr>
<tr><th id="179">179</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nfe_desc64::flags" title='nfe_desc64::flags' data-ref="nfe_desc64::flags" data-ref-filename="nfe_desc64..flags">flags</dfn>;</td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_FIXME_V2" data-ref="_M/NFE_RX_FIXME_V2">NFE_RX_FIXME_V2</dfn>		0x4300</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_VALID_V2" data-ref="_M/NFE_RX_VALID_V2">NFE_RX_VALID_V2</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_ERROR_V2" data-ref="_M/NFE_TX_ERROR_V2">NFE_TX_ERROR_V2</dfn>		0x5c04</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_LASTFRAG_V2" data-ref="_M/NFE_TX_LASTFRAG_V2">NFE_TX_LASTFRAG_V2</dfn>	(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="184">184</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/NFE_V2_TXERR" data-ref="_M/NFE_V2_TXERR">NFE_V2_TXERR</dfn>	"\020"	\</u></td></tr>
<tr><th id="187">187</th><td><u>	"\14FORCEDINT\13LASTPACKET\12UNDERFLOW\10LOSTCARRIER\09DEFERRED\02RETRY"</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i>/* flags common to V1/V2 descriptors */</i></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_UDP_CSUMOK" data-ref="_M/NFE_RX_UDP_CSUMOK">NFE_RX_UDP_CSUMOK</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_TCP_CSUMOK" data-ref="_M/NFE_RX_TCP_CSUMOK">NFE_RX_TCP_CSUMOK</dfn>	(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_IP_CSUMOK" data-ref="_M/NFE_RX_IP_CSUMOK">NFE_RX_IP_CSUMOK</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_ERROR" data-ref="_M/NFE_RX_ERROR">NFE_RX_ERROR</dfn>		(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/NFE_RX_READY" data-ref="_M/NFE_RX_READY">NFE_RX_READY</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_TCP_UDP_CSUM" data-ref="_M/NFE_TX_TCP_UDP_CSUM">NFE_TX_TCP_UDP_CSUM</dfn>	(1 &lt;&lt; 10)</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_IP_CSUM" data-ref="_M/NFE_TX_IP_CSUM">NFE_TX_IP_CSUM</dfn>		(1 &lt;&lt; 11)</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/NFE_TX_VALID" data-ref="_M/NFE_TX_VALID">NFE_TX_VALID</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/NFE_READ" data-ref="_M/NFE_READ">NFE_READ</dfn>(sc, reg) \</u></td></tr>
<tr><th id="200">200</th><td><u>	bus_space_read_4((sc)-&gt;sc_memt, (sc)-&gt;sc_memh, (reg))</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/NFE_WRITE" data-ref="_M/NFE_WRITE">NFE_WRITE</dfn>(sc, reg, val) \</u></td></tr>
<tr><th id="203">203</th><td><u>	bus_space_write_4((sc)-&gt;sc_memt, (sc)-&gt;sc_memh, (reg), (val))</u></td></tr>
<tr><th id="204">204</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_nfe.c.html'>netbsd/sys/dev/pci/if_nfe.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
