Alfred V. Aho , Monica S. Lam , Ravi Sethi , Jeffrey D. Ullman, Compilers: Principles, Techniques, and Tools (2nd Edition), Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2006
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Nicolas Brunie , Sylvain Collange , Gregory Diamos, Simultaneous branch and warp interweaving for sustained GPU performance, ACM SIGARCH Computer Architecture News, v.40 n.3, June 2012[doi>10.1145/2366231.2337166]
R. Camposano, Path-based scheduling for synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.10 n.1, p.85-93, November 2006[doi>10.1109/43.62794]
Joo M.P. Cardoso , Pedro C. Diniz, Compilation Techniques for Reconfigurable Architectures, Springer Publishing Company, Incorporated, 2008
Chen, L. and Mitra, T. 2012. Graph minor approach for application mapping on CGRAs. In Proceedings of the International Conference on Field-Programmable Technology (FPT’12). 285--292.
Gregory Diamos , Benjamin Ashbaugh , Subramaniam Maiyuran , Andrew Kerr , Haicheng Wu , Sudhakar Yalamanchili, SIMD re-convergence at thread frontiers, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155676]
Jeanne Ferrante , Karl J. Ottenstein , Joe D. Warren, The program dependence graph and its use in optimization, ACM Transactions on Programming Languages and Systems (TOPLAS), v.9 n.3, p.319-349, July 1987[doi>10.1145/24039.24041]
Wilson W.  L. Fung , Tor M. Aamodt, Thread block compaction for efficient SIMT control flow, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.25-36, February 12-16, 2011
Shantanu Gupta , Shuguang Feng , Amin Ansari , Scott Mahlke , David August, Bundled execution of recurring traces for energy-efficient general purpose processing, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155623]
Sumit Gupta , Nick Savoiu , Sunwoo Kim , Nikil Dutt , Rajesh Gupta , Alex Nicolau, Speculation techniques for high level synthesis of control intensive designs, Proceedings of the 38th annual Design Automation Conference, p.269-272, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378481]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Mahdi Hamzeh , Aviral Shrivastava , Sarma Vrudhula, EPIMap: using epimorphism to map applications on CGRAs, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228600]
Kyuseung Han , Kiyoung Choi , Jongeun Lee, Compiling control-intensive loops for CGRAs with state-based full predication, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Han, K., Paek, J. K., and Choi, K. 2010. Acceleration of control flow on CGRA using advanced predicated execution. In Proceedings of the 2010 International Conference on Field-Programmable Technology (FPT’10). 429--432.
R. Hartenstein, A decade of reconfigurable computing: a visionary retrospective, Proceedings of the conference on Design, automation and test in Europe, p.642-649, March 2001, Munich, Germany
U. Holtmann , R. Ernst, Combining MBP-speculative computation and loop pipelining in high-level synthesis, Proceedings of the 1995 European conference on Design and Test, p.550, March 06-09, 1995
Yongjoo Kim , Jongeun Lee , Jinyong Lee , Toan X. Mai , Ingoo Heo , Yunheung Paek, Exploiting both pipelining and data parallelism with SIMD reconfigurable architecture, Proceedings of the 8th international conference on Reconfigurable Computing: architectures, tools and applications, March 19-23, 2012, Hong Kong, China[doi>10.1007/978-3-642-28365-9_4]
Yongjoo Kim , Jongeun Lee , Toan X. Mai , Yunheung Paek, Improving performance of nested loops on reconfigurable array processors, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.4, p.1-23, January 2012[doi>10.1145/2086696.2086711]
Jong-eun Lee , Kiyoung Choi , Nikil D. Dutt, Compilation Approach for Coarse-Grained Reconfigurable Architectures, IEEE Design & Test, v.20 n.1, p.26-33, January 2003[doi>10.1109/MDT.2003.1173050]
Scott A. Mahlke , Richard E. Hank , James E. McCormick , David I. August , Wen-Mei W. Hwu, A comparison of full and partial predicated execution support for ILP processors, Proceedings of the 22nd annual international symposium on Computer architecture, p.138-150, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.225965]
Mei, B., Vernalde, S., and Verkest, D. 2003a. ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Field Programmable Logic and Application. Number 2778, Lecture Notes in Computer Science. Springer, Berlin, 61--70. Retrieved from http://link.springer.com/chapter/10.1007/978-3-540-45234-8_7.
Bingfeng Mei , Serge Vernalde , Diederik Verkest , Hugo De Man , Rudy Lauwereins, Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling, Proceedings of the conference on Design, Automation and Test in Europe, p.10296, March 03-07, 2003
Alexander Paar , Manuel L. Anido , Nader Bagherzadeh, A Novel Predication Scheme for a SIMD System-on-Chip, Proceedings of the 8th International Euro-Par Conference on Parallel Processing, p.834-843, August 27-30, 2002
Hyunchul Park , Kevin Fan , Scott A. Mahlke , Taewook Oh , Heeseok Kim , Hong-seok Kim, Edge-centric modulo scheduling for coarse-grained reconfigurable architectures, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454140]
B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, Proceedings of the 27th annual international symposium on Microarchitecture, p.63-74, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192731]
Minsoo Rhu , Mattan Erez, CAPRI: prediction of compaction-adequacy for handling control-divergence in GPGPU architectures, ACM SIGARCH Computer Architecture News, v.40 n.3, June 2012[doi>10.1145/2366231.2337167]
Saltz, J., Chang, C., Edjlali, G., Hwang, Y.-S., Moon, B., Ponnusamy, R., Sharma, S., Sussman, A., Uysal, M., Agrawal, G., Das, R., and Havlak, P. 1997. Programming irregular applications: Runtime support, compilation and tools. Advances in Computers 45, 105--153.
Thoziyoor, S., Muralimanohar, N., Ahn, J. H., and Jouppi, N. P. 2008. CACTI 5.1. HP Laboratories.
Sravanthi Kota Venkata , Ikkjin Ahn , Donghwan Jeon , Anshuman Gupta , Christopher Louie , Saturnino Garcia , Serge Belongie , Michael Bedford Taylor, SD-VBS: The San Diego Vision Benchmark Suite, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.55-64, October 04-06, 2009[doi>10.1109/IISWC.2009.5306794]
David Wang , Brinda Ganesh , Nuengwong Tuaycharoen , Kathleen Baynes , Aamer Jaleel , Bruce Jacob, DRAMsim: a memory system simulator, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105748]
