Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 16:55:13 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file div4_timing_summary_routed.rpt -pb div4_timing_summary_routed.pb -rpx div4_timing_summary_routed.rpx -warn_on_violation
| Design       : div4
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 33 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.678        0.000                      0                   34           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          5.678        0.000                      0                   34                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.678ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 a[22]
                            (input port)
  Destination:            ap_return[18]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.322ns  (logic 5.008ns (53.723%)  route 4.314ns (46.277%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[22] (IN)
                         net (fo=1, unset)            0.672     0.672    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[22]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      3.421     4.093 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     4.093    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.286     5.379 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          1.339     6.718    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X67Y123        LUT5 (Prop_lut5_I3_O)        0.065     6.783 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.410     7.193    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X67Y124        LUT6 (Prop_lut6_I0_O)        0.170     7.363 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.221     8.584    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X68Y118        LUT2 (Prop_lut2_I1_O)        0.066     8.650 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[18]_INST_0/O
                         net (fo=0)                   0.672     9.322    ap_return[18]
                                                                      r  ap_return[18] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 a[22]
                            (input port)
  Destination:            ap_return[17]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.321ns  (logic 5.010ns (53.750%)  route 4.311ns (46.250%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[22] (IN)
                         net (fo=1, unset)            0.672     0.672    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[22]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      3.421     4.093 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     4.093    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.286     5.379 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          1.339     6.718    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X67Y123        LUT5 (Prop_lut5_I3_O)        0.065     6.783 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.410     7.193    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X67Y124        LUT6 (Prop_lut6_I0_O)        0.170     7.363 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.218     8.581    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X68Y118        LUT2 (Prop_lut2_I1_O)        0.068     8.649 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[17]_INST_0/O
                         net (fo=0)                   0.672     9.321    ap_return[17]
                                                                      r  ap_return[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.321    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.691ns  (required time - arrival time)
  Source:                 a[22]
                            (input port)
  Destination:            ap_return[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.309ns  (logic 4.995ns (53.658%)  route 4.314ns (46.342%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[22] (IN)
                         net (fo=1, unset)            0.672     0.672    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[22]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      3.421     4.093 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     4.093    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.286     5.379 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          1.339     6.718    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X67Y123        LUT5 (Prop_lut5_I3_O)        0.065     6.783 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.410     7.193    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X67Y124        LUT6 (Prop_lut6_I0_O)        0.170     7.363 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.221     8.584    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X68Y118        LUT2 (Prop_lut2_I1_O)        0.053     8.637 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[3]_INST_0/O
                         net (fo=0)                   0.672     9.309    ap_return[3]
                                                                      r  ap_return[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  5.691    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 a[22]
                            (input port)
  Destination:            ap_return[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.306ns  (logic 4.995ns (53.675%)  route 4.311ns (46.325%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[22] (IN)
                         net (fo=1, unset)            0.672     0.672    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[22]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      3.421     4.093 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     4.093    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.286     5.379 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          1.339     6.718    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X67Y123        LUT5 (Prop_lut5_I3_O)        0.065     6.783 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.410     7.193    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X67Y124        LUT6 (Prop_lut6_I0_O)        0.170     7.363 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.218     8.581    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X68Y118        LUT2 (Prop_lut2_I1_O)        0.053     8.634 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[4]_INST_0/O
                         net (fo=0)                   0.672     9.306    ap_return[4]
                                                                      r  ap_return[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 a[22]
                            (input port)
  Destination:            ap_return[14]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.228ns  (logic 5.006ns (54.250%)  route 4.222ns (45.749%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[22] (IN)
                         net (fo=1, unset)            0.672     0.672    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[22]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      3.421     4.093 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     4.093    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.286     5.379 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          1.339     6.718    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X67Y123        LUT5 (Prop_lut5_I3_O)        0.065     6.783 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.410     7.193    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X67Y124        LUT6 (Prop_lut6_I0_O)        0.170     7.363 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.129     8.492    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X67Y119        LUT2 (Prop_lut2_I1_O)        0.064     8.556 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[14]_INST_0/O
                         net (fo=0)                   0.672     9.228    ap_return[14]
                                                                      r  ap_return[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 a[22]
                            (input port)
  Destination:            ap_return[15]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.219ns  (logic 5.005ns (54.290%)  route 4.214ns (45.710%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[22] (IN)
                         net (fo=1, unset)            0.672     0.672    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[22]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      3.421     4.093 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     4.093    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.286     5.379 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          1.339     6.718    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X67Y123        LUT5 (Prop_lut5_I3_O)        0.065     6.783 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.410     7.193    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X67Y124        LUT6 (Prop_lut6_I0_O)        0.170     7.363 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.121     8.484    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X68Y118        LUT2 (Prop_lut2_I1_O)        0.063     8.547 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[15]_INST_0/O
                         net (fo=0)                   0.672     9.219    ap_return[15]
                                                                      r  ap_return[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 a[22]
                            (input port)
  Destination:            ap_return[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.217ns  (logic 4.995ns (54.196%)  route 4.222ns (45.804%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[22] (IN)
                         net (fo=1, unset)            0.672     0.672    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[22]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      3.421     4.093 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     4.093    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.286     5.379 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          1.339     6.718    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X67Y123        LUT5 (Prop_lut5_I3_O)        0.065     6.783 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.410     7.193    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X67Y124        LUT6 (Prop_lut6_I0_O)        0.170     7.363 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.129     8.492    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X67Y119        LUT2 (Prop_lut2_I1_O)        0.053     8.545 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[7]_INST_0/O
                         net (fo=0)                   0.672     9.217    ap_return[7]
                                                                      r  ap_return[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 a[22]
                            (input port)
  Destination:            ap_return[19]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.210ns  (logic 5.008ns (54.376%)  route 4.202ns (45.624%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[22] (IN)
                         net (fo=1, unset)            0.672     0.672    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[22]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      3.421     4.093 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     4.093    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.286     5.379 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          1.339     6.718    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X67Y123        LUT5 (Prop_lut5_I3_O)        0.065     6.783 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.410     7.193    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X67Y124        LUT6 (Prop_lut6_I0_O)        0.170     7.363 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.109     8.472    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X68Y119        LUT2 (Prop_lut2_I1_O)        0.066     8.538 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[19]_INST_0/O
                         net (fo=0)                   0.672     9.210    ap_return[19]
                                                                      r  ap_return[19] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.791ns  (required time - arrival time)
  Source:                 a[22]
                            (input port)
  Destination:            ap_return[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.209ns  (logic 4.995ns (54.241%)  route 4.214ns (45.759%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[22] (IN)
                         net (fo=1, unset)            0.672     0.672    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[22]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      3.421     4.093 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     4.093    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.286     5.379 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          1.339     6.718    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X67Y123        LUT5 (Prop_lut5_I3_O)        0.065     6.783 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.410     7.193    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X67Y124        LUT6 (Prop_lut6_I0_O)        0.170     7.363 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.121     8.484    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X68Y118        LUT2 (Prop_lut2_I1_O)        0.053     8.537 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[6]_INST_0/O
                         net (fo=0)                   0.672     9.209    ap_return[6]
                                                                      r  ap_return[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.209    
  -------------------------------------------------------------------
                         slack                                  5.791    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 a[22]
                            (input port)
  Destination:            ap_return[16]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.201ns  (logic 5.005ns (54.394%)  route 4.196ns (45.606%))
  Logic Levels:           5  (DSP48E1=2 LUT2=1 LUT5=1 LUT6=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  a[22] (IN)
                         net (fo=1, unset)            0.672     0.672    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/s_axis_a_tdata[22]
    DSP48_X3Y46          DSP48E1 (Prop_dsp48e1_A[22]_PCOUT[47])
                                                      3.421     4.093 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PCOUT[47]
                         net (fo=1, routed)           0.000     4.093    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/PCOUT[47]
    DSP48_X3Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.286     5.379 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[30]
                         net (fo=37, routed)          1.339     6.718    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X67Y123        LUT5 (Prop_lut5_I3_O)        0.065     6.783 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8/O
                         net (fo=2, routed)           0.410     7.193    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_8_n_0
    SLICE_X67Y124        LUT6 (Prop_lut6_I0_O)        0.170     7.363 f  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/m_axis_result_tdata[30]_INST_0_i_3/O
                         net (fo=31, routed)          1.104     8.466    div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP_0
    SLICE_X67Y117        LUT2 (Prop_lut2_I1_O)        0.063     8.529 r  div4_fmul_32ns_32bkb_U1/div4_ap_fmul_0_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/m_axis_result_tdata[16]_INST_0/O
                         net (fo=0)                   0.672     9.201    ap_return[16]
                                                                      r  ap_return[16] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         clock pessimism              0.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  5.799    





