`timescale 1 ps / 1 ps
module module_0 #(
    parameter id_3 = id_3,
    id_4 = id_1,
    [id_3 : id_1] id_5 = 1'b0
) (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic id_6 (
      id_2,
      id_3
  );
  always @(posedge id_5) begin
    id_4 <= id_5;
    id_4 <= id_5 - id_1;
    if (id_2)
      if (id_6) id_6 <= (id_2);
      else id_2 <= id_1[id_4];
  end
endmodule
