;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-50
	MOV -37, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD @10, @66
	MOV -1, <-50
	CMP 10, 20
	SLT 0, -0
	SUB #121, 106
	SUB @-127, 100
	JMP @30, -310
	SUB @-82, -1
	SUB @-82, -1
	SPL <121, 106
	CMP 102, 210
	CMP 102, 210
	SUB @0, @1
	SUB 0, 12
	ADD <300, 90
	SPL 0, <753
	SUB 0, 12
	MOV -1, <-50
	MOV -1, <-50
	SUB @-127, 100
	SUB @0, @1
	SUB @-127, 100
	DJN -1, @-20
	SPL 0, <753
	JMZ 9, -100
	JMZ 0, 753
	JMZ 9, -100
	SLT 10, 20
	JMP <0, #1
	SPL @2, -1
	JMZ 0, <753
	JMZ 0, 753
	JMZ 0, 753
	JMZ 0, 753
	JMZ 0, <753
	SUB -207, <-120
	JMZ 0, <753
	JMZ 0, <753
	JMZ 0, <753
	MOV -601, <-50
	CMP -207, <-120
	CMP -207, <-120
	SUB -109, 0
	SLT 10, -20
