INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab6_2_2/lab6_2_2.srcs/sources_1/new/Dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab6_2_2/lab6_2_2.srcs/sources_1/new/TfromD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TfromD
INFO: [VRFC 10-2458] undeclared symbol Q0, assumed default net type wire [C:/Users/xy424/Documents/VivadoRepository/lab6_2_2/lab6_2_2.srcs/sources_1/new/TfromD.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab6_2_2/lab6_2_2.srcs/sources_1/new/eightbit_Dff_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbit_Dff_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab6_2_2/lab6_2_2.srcs/sim_1/new/eightbit_Dff_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbit_Dff_counter_tb
