Analysis & Synthesis report for timename
Wed Jun 20 17:00:11 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Wed Jun 20 17:00:11 2018           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; timename                                    ;
; Top-level Entity Name              ; index                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; index              ; timename           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Jun 20 16:59:59 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off timename -c timename
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file fp.v
    Info (12023): Found entity 1: fp File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/fp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cnt4.v
    Info (12023): Found entity 1: cnt4 File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/cnt4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dec7s.v
    Info (12023): Found entity 1: Dec7s File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/Dec7s.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: controller File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hour.v
    Info (12023): Found entity 1: hour File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/hour.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tfp.v
    Info (12023): Found entity 1: Tfp File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/Tfp.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timename.bdf
    Info (12023): Found entity 1: timename
Info (12021): Found 1 design units, including 1 entities, in source file index.v
    Info (12023): Found entity 1: index File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 1
Warning (10227): Verilog HDL Port Declaration warning at index.v(4): data type declaration for "hex0" declares packed dimensions but the port declaration declaration does not File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 4
Info (10499): HDL info at index.v(3): see declaration for object "hex0" File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 3
Warning (10227): Verilog HDL Port Declaration warning at index.v(4): data type declaration for "hex1" declares packed dimensions but the port declaration declaration does not File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 4
Info (10499): HDL info at index.v(3): see declaration for object "hex1" File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 3
Warning (10227): Verilog HDL Port Declaration warning at index.v(4): data type declaration for "hex2" declares packed dimensions but the port declaration declaration does not File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 4
Info (10499): HDL info at index.v(3): see declaration for object "hex2" File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 3
Warning (10227): Verilog HDL Port Declaration warning at index.v(4): data type declaration for "hex3" declares packed dimensions but the port declaration declaration does not File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 4
Info (10499): HDL info at index.v(3): see declaration for object "hex3" File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 3
Warning (10227): Verilog HDL Port Declaration warning at index.v(4): data type declaration for "hex4" declares packed dimensions but the port declaration declaration does not File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 4
Info (10499): HDL info at index.v(3): see declaration for object "hex4" File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 3
Warning (10227): Verilog HDL Port Declaration warning at index.v(4): data type declaration for "hex5" declares packed dimensions but the port declaration declaration does not File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 4
Info (10499): HDL info at index.v(3): see declaration for object "hex5" File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 3
Info (12127): Elaborating entity "index" for the top level hierarchy
Error (10122): Verilog HDL Event Control error at index.v(11): mixed single- and double-edge expressions are not supported File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 11
Warning (10235): Verilog HDL Always Construct warning at index.v(14): variable "sw0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 14
Warning (10235): Verilog HDL Always Construct warning at index.v(16): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 16
Warning (10230): Verilog HDL assignment warning at index.v(16): truncated value with size 32 to match size of target (8) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 16
Warning (10235): Verilog HDL Always Construct warning at index.v(19): variable "sw0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Warning (10235): Verilog HDL Always Construct warning at index.v(21): variable "sw1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 21
Warning (10235): Verilog HDL Always Construct warning at index.v(25): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 25
Warning (10230): Verilog HDL assignment warning at index.v(25): truncated value with size 32 to match size of target (8) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 25
Warning (10235): Verilog HDL Always Construct warning at index.v(30): variable "minutes" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 30
Warning (10230): Verilog HDL assignment warning at index.v(30): truncated value with size 32 to match size of target (8) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 30
Warning (10235): Verilog HDL Always Construct warning at index.v(33): variable "key3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at index.v(35): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 35
Warning (10230): Verilog HDL assignment warning at index.v(35): truncated value with size 32 to match size of target (8) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at index.v(43): variable "day" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 43
Warning (10230): Verilog HDL assignment warning at index.v(43): truncated value with size 32 to match size of target (8) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 43
Warning (10235): Verilog HDL Always Construct warning at index.v(48): variable "month" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 48
Warning (10230): Verilog HDL assignment warning at index.v(48): truncated value with size 32 to match size of target (8) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 48
Warning (10235): Verilog HDL Always Construct warning at index.v(51): variable "key3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 51
Warning (10235): Verilog HDL Always Construct warning at index.v(53): variable "year" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 53
Warning (10230): Verilog HDL assignment warning at index.v(53): truncated value with size 32 to match size of target (8) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 53
Warning (10235): Verilog HDL Always Construct warning at index.v(59): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 59
Warning (10235): Verilog HDL Always Construct warning at index.v(62): variable "minutes" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 62
Warning (10230): Verilog HDL assignment warning at index.v(62): truncated value with size 32 to match size of target (8) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 62
Warning (10235): Verilog HDL Always Construct warning at index.v(65): variable "minutes" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 65
Warning (10235): Verilog HDL Always Construct warning at index.v(68): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 68
Warning (10230): Verilog HDL assignment warning at index.v(68): truncated value with size 32 to match size of target (8) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 68
Warning (10235): Verilog HDL Always Construct warning at index.v(71): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 71
Warning (10235): Verilog HDL Always Construct warning at index.v(74): variable "day" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 74
Warning (10230): Verilog HDL assignment warning at index.v(74): truncated value with size 32 to match size of target (8) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 74
Warning (10235): Verilog HDL Always Construct warning at index.v(78): variable "month" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 78
Warning (10235): Verilog HDL Always Construct warning at index.v(80): variable "year" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 80
Warning (10235): Verilog HDL Always Construct warning at index.v(82): variable "day" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 82
Warning (10235): Verilog HDL Always Construct warning at index.v(90): variable "day" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 90
Warning (10235): Verilog HDL Always Construct warning at index.v(99): variable "month" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 99
Warning (10235): Verilog HDL Always Construct warning at index.v(101): variable "day" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 101
Warning (10235): Verilog HDL Always Construct warning at index.v(103): variable "month" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 103
Warning (10230): Verilog HDL assignment warning at index.v(103): truncated value with size 32 to match size of target (8) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 103
Warning (10235): Verilog HDL Always Construct warning at index.v(108): variable "month" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 108
Warning (10235): Verilog HDL Always Construct warning at index.v(110): variable "day" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 110
Warning (10235): Verilog HDL Always Construct warning at index.v(112): variable "month" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 112
Warning (10230): Verilog HDL assignment warning at index.v(112): truncated value with size 32 to match size of target (8) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 112
Warning (10235): Verilog HDL Always Construct warning at index.v(117): variable "month" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 117
Warning (10235): Verilog HDL Always Construct warning at index.v(120): variable "year" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 120
Warning (10230): Verilog HDL assignment warning at index.v(120): truncated value with size 32 to match size of target (8) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 120
Warning (10235): Verilog HDL Always Construct warning at index.v(124): variable "sw1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 124
Warning (10235): Verilog HDL Always Construct warning at index.v(127): variable "day" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 127
Warning (10230): Verilog HDL assignment warning at index.v(127): truncated value with size 32 to match size of target (4) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 127
Warning (10235): Verilog HDL Always Construct warning at index.v(128): variable "day" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 128
Warning (10230): Verilog HDL assignment warning at index.v(128): truncated value with size 32 to match size of target (4) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 128
Warning (10235): Verilog HDL Always Construct warning at index.v(129): variable "month" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 129
Warning (10230): Verilog HDL assignment warning at index.v(129): truncated value with size 32 to match size of target (4) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 129
Warning (10235): Verilog HDL Always Construct warning at index.v(130): variable "month" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 130
Warning (10230): Verilog HDL assignment warning at index.v(130): truncated value with size 32 to match size of target (4) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 130
Warning (10235): Verilog HDL Always Construct warning at index.v(131): variable "year" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 131
Warning (10230): Verilog HDL assignment warning at index.v(131): truncated value with size 32 to match size of target (4) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 131
Warning (10235): Verilog HDL Always Construct warning at index.v(132): variable "year" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 132
Warning (10230): Verilog HDL assignment warning at index.v(132): truncated value with size 32 to match size of target (4) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 132
Warning (10235): Verilog HDL Always Construct warning at index.v(135): variable "sw1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 135
Warning (10235): Verilog HDL Always Construct warning at index.v(137): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 137
Warning (10230): Verilog HDL assignment warning at index.v(137): truncated value with size 32 to match size of target (4) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 137
Warning (10235): Verilog HDL Always Construct warning at index.v(138): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 138
Warning (10230): Verilog HDL assignment warning at index.v(138): truncated value with size 32 to match size of target (4) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 138
Warning (10235): Verilog HDL Always Construct warning at index.v(139): variable "minutes" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 139
Warning (10230): Verilog HDL assignment warning at index.v(139): truncated value with size 32 to match size of target (4) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 139
Warning (10235): Verilog HDL Always Construct warning at index.v(140): variable "minutes" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 140
Warning (10230): Verilog HDL assignment warning at index.v(140): truncated value with size 32 to match size of target (4) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 140
Warning (10235): Verilog HDL Always Construct warning at index.v(141): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 141
Warning (10230): Verilog HDL assignment warning at index.v(141): truncated value with size 32 to match size of target (4) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 141
Warning (10235): Verilog HDL Always Construct warning at index.v(142): variable "hour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 142
Warning (10230): Verilog HDL assignment warning at index.v(142): truncated value with size 32 to match size of target (4) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 142
Warning (10235): Verilog HDL Always Construct warning at index.v(145): variable "second" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 145
Warning (10240): Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable "second", which holds its previous value in one or more paths through the always construct File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable "minutes", which holds its previous value in one or more paths through the always construct File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable "hour", which holds its previous value in one or more paths through the always construct File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable "day", which holds its previous value in one or more paths through the always construct File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable "month", which holds its previous value in one or more paths through the always construct File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable "year", which holds its previous value in one or more paths through the always construct File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable "clock", which holds its previous value in one or more paths through the always construct File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable "q1", which holds its previous value in one or more paths through the always construct File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable "q2", which holds its previous value in one or more paths through the always construct File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable "q3", which holds its previous value in one or more paths through the always construct File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable "q4", which holds its previous value in one or more paths through the always construct File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable "q5", which holds its previous value in one or more paths through the always construct File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at index.v(11): inferring latch(es) for variable "q6", which holds its previous value in one or more paths through the always construct File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 11
Info (10041): Inferred latch for "q6[0]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q6[1]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q6[2]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q6[3]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q5[0]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q5[1]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q5[2]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q5[3]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q4[0]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q4[1]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q4[2]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q4[3]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q3[0]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q3[1]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q3[2]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q3[3]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q2[0]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q2[1]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q2[2]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q2[3]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q1[0]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q1[1]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q1[2]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "q1[3]" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Info (10041): Inferred latch for "clock" at index.v(19) File: C:/Users/liliangbin/Desktop/eda/decorder/time/timename/index.v Line: 19
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 90 warnings
    Error: Peak virtual memory: 4732 megabytes
    Error: Processing ended: Wed Jun 20 17:00:11 2018
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:27


