\hypertarget{struct_d_m_a___channel___type_def}{}\doxysection{DMA\+\_\+\+Channel\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___channel___type_def}\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}


DMA Controller.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_aa4938d438293f76ff6d9a262715c23eb}{CCR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_af1c675e412fb96e38b6b4630b88c5676}{CNDTR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_a8ce1c9c2742eaaa0e97ddbb3a06154cc}{CPAR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___channel___type_def_a7a9886b5f9e0edaf5ced3d1870b33ad7}{CMAR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA Controller. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_d_m_a___channel___type_def_aa4938d438293f76ff6d9a262715c23eb}\label{struct_d_m_a___channel___type_def_aa4938d438293f76ff6d9a262715c23eb}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CCR}

DMA channel x configuration register ~\newline
 \mbox{\Hypertarget{struct_d_m_a___channel___type_def_a7a9886b5f9e0edaf5ced3d1870b33ad7}\label{struct_d_m_a___channel___type_def_a7a9886b5f9e0edaf5ced3d1870b33ad7}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CMAR@{CMAR}}
\index{CMAR@{CMAR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CMAR}{CMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CMAR}

DMA channel x memory address register ~\newline
 \mbox{\Hypertarget{struct_d_m_a___channel___type_def_af1c675e412fb96e38b6b4630b88c5676}\label{struct_d_m_a___channel___type_def_af1c675e412fb96e38b6b4630b88c5676}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CNDTR@{CNDTR}}
\index{CNDTR@{CNDTR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CNDTR}{CNDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CNDTR}

DMA channel x number of data register ~\newline
 \mbox{\Hypertarget{struct_d_m_a___channel___type_def_a8ce1c9c2742eaaa0e97ddbb3a06154cc}\label{struct_d_m_a___channel___type_def_a8ce1c9c2742eaaa0e97ddbb3a06154cc}} 
\index{DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}!CPAR@{CPAR}}
\index{CPAR@{CPAR}!DMA\_Channel\_TypeDef@{DMA\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CPAR}{CPAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DMA\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+CPAR}

DMA channel x peripheral address register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Core/\+Src/system/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
