# VSD Hardware Design Program

Welcome to my learning journey through the **VSD Hardware Design Program (VSD-HDP)**!  
This repository documents my hands-on progress, key takeaways, and daily explorations in digital hardware design.

## ðŸ”— Learning Modules & Logs

| **Day**   | **Topic**                                                                                                                | **Status** |
|-------|----------------------------------------------------------------------------------------------------------------------|--------|
| **Day 0** | [**Tools Installation & Environment Setup**](Day%200/README.md)                                                          | **Done**   |
| **Day 1** | [**Introduction to Verilog RTL Design and Synthesis**](Day%201/README.md)                                                | **Done**   |
| **Day 2** | [**Timing Libraries, Hierarchical vs Flat Synthesis, Efficient Flop Styles**](Day%202/README.md)                         | **Done**   |
| **Day 3** | [**Combinational and Sequential Optimizations**](Day%203/README.md)                                                      | **Done**   |
| **Day 4** | [**GLS, Blocking vs Non-Blocking, Synthesis-Simulation Mismatch**](Day%204/README.md)                                    | **Done**   |
| **Day 5** | [**Introduction to BabySoC Modeling and Pre-Synthesis Simulation**](Day%205/README.md)                                   | **Done**   |
| **Day 6** | [**VSDBabySoC Post-Synthesis Simulation**](Day%206/README.md)                                                            | **Done**   |
| **Day 7** | [**Timing Graphs using OpenSTA**](Day%207/README.md)                                                                     | **Done**   |
| **Day 8** | [**Circuit Design and SPICE Simulation**](Day%208/README.md)                                                             | **Done**   |
| **Day 9** | [**Velocity Saturation and Basics of CMOS Inverter VTC**](Day%209/README.md)                                             | **Done**   |
| **Day 10**| [**CMOS Switching Threshold and Dynamic Simulations**](Day%2010/README.md)                                               | **Done**   |
| **Day 11**| [**CMOS Noise Margin Robustness Evaluation**](Day%2011/README.md)                                                        | **Done**   |
| **Day 12**| [**CMOS Power Supply and Device Variation Robustness Evaluation**](Day%2012/README.md)                                   | **Done**   |
| **Day 13**| [**OpenRoad Installation**](Day%2013/README.md)                                                                          | **Done**   |
| **Day 14**| [**Floorplan and Placement for VSDBabySoC**](Day%2014/README.md)                                                         | **Done**   |
| **Day 15**| [**Inception of open-source EDA - OpenLANE and Sky130PDK**](Day%2015/README.md)                                          | **Done**   |
| **Day 16**| [**Advanced Physical Design using OpenLANE for picorv32a**](Day%2016/README.md)                                          | **Done**   |
| **Day 17**| [**Library Cell Design using Magic Layout and ngspice Characterization**](Day%2017/README.md)                            | **Done**   |
| **Day 18**| [**Pre-layout Timing Analysis and Importance of Good Clock Tree**](Day%2018/README.md)                                   | **Done**   |
| **Day 19**| [**Final Steps for RTL2GDS using tritonRoute and openSTA**](Day%2019/README.md)                                          | **Done**   |
| **Day 20**| [**Synthesis to post-route SPEF generation for VSDBabySoC using OpenROAD**](Day%2020/README.md)                          | **Done**   |
