#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec 24 03:22:57 2019
# Process ID: 5168
# Current directory: D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.runs/lfcw1a1_BBox_0_synth_1
# Command line: vivado.exe -log lfcw1a1_BBox_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lfcw1a1_BBox_0.tcl
# Log file: D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.runs/lfcw1a1_BBox_0_synth_1/lfcw1a1_BBox_0.vds
# Journal file: D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.runs/lfcw1a1_BBox_0_synth_1\vivado.jou
#-----------------------------------------------------------
source lfcw1a1_BBox_0.tcl -notrace
Command: synth_design -top lfcw1a1_BBox_0 -part xczu3eg-sbva484-1-i -fanout_limit 400 -directive AlternateRoutability -retiming -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11988 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 883.398 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_0' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/synth/lfcw1a1_BBox_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox.v:12]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
	Parameter C_S_AXI_CONTROL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_HOSTMEM_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_HOSTMEM_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_HOSTMEM_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_HOSTMEM_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_HOSTMEM_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_HOSTMEM_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CONTROL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_HOSTMEM_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_M_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox.v:173]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_weigkbM' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigkbM.v:49]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 416 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_weigkbM_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigkbM.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigkbM.v:22]
INFO: [Synth 8-3876] $readmem data file './lfcw1a1_BBox_weigkbM_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigkbM.v:25]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_weigkbM_ram' (1#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigkbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_weigkbM' (2#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigkbM.v:49]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_threQgW' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threQgW.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_threQgW_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threQgW.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threQgW.v:22]
INFO: [Synth 8-3876] $readmem data file './lfcw1a1_BBox_threQgW_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threQgW.v:25]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_threQgW_ram' (3#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threQgW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_threQgW' (4#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threQgW.v:49]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_weigbml' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigbml.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_weigbml_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigbml.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigbml.v:22]
INFO: [Synth 8-3876] $readmem data file './lfcw1a1_BBox_weigbml_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigbml.v:25]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_weigbml_ram' (5#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigbml.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_weigbml' (6#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigbml.v:49]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_threcow' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threcow.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_threcow_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threcow.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threcow.v:22]
INFO: [Synth 8-3876] $readmem data file './lfcw1a1_BBox_threcow_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threcow.v:25]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_threcow_ram' (7#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threcow.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_threcow' (8#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threcow.v:49]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_weigdqG' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigdqG.v:49]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_weigdqG_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigdqG.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigdqG.v:22]
INFO: [Synth 8-3876] $readmem data file './lfcw1a1_BBox_weigdqG_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigdqG.v:25]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_weigdqG_ram' (9#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigdqG.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_weigdqG' (10#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigdqG.v:49]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_weigesQ' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigesQ.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_weigesQ_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigesQ.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigesQ.v:22]
INFO: [Synth 8-3876] $readmem data file './lfcw1a1_BBox_weigesQ_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigesQ.v:25]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_weigesQ_ram' (11#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigesQ.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_weigesQ' (12#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_weigesQ.v:49]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_threeIT' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threeIT.v:49]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_threeIT_ram' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threeIT.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threeIT.v:22]
INFO: [Synth 8-3876] $readmem data file './lfcw1a1_BBox_threeIT_ram.dat' is read successfully [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threeIT.v:25]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_threeIT_ram' (13#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threeIT.v:9]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_threeIT' (14#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_threeIT.v:49]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_control_s_axi' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_control_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 7'b0000000 
	Parameter ADDR_GIE bound to: 7'b0000100 
	Parameter ADDR_IER bound to: 7'b0001000 
	Parameter ADDR_ISR bound to: 7'b0001100 
	Parameter ADDR_IN_V_DATA_0 bound to: 7'b0010000 
	Parameter ADDR_IN_V_DATA_1 bound to: 7'b0010100 
	Parameter ADDR_IN_V_CTRL bound to: 7'b0011000 
	Parameter ADDR_OUT_V_DATA_0 bound to: 7'b0011100 
	Parameter ADDR_OUT_V_DATA_1 bound to: 7'b0100000 
	Parameter ADDR_OUT_V_CTRL bound to: 7'b0100100 
	Parameter ADDR_DOINIT_DATA_0 bound to: 7'b0101000 
	Parameter ADDR_DOINIT_CTRL bound to: 7'b0101100 
	Parameter ADDR_TARGETLAYER_DATA_0 bound to: 7'b0110000 
	Parameter ADDR_TARGETLAYER_CTRL bound to: 7'b0110100 
	Parameter ADDR_TARGETMEM_DATA_0 bound to: 7'b0111000 
	Parameter ADDR_TARGETMEM_CTRL bound to: 7'b0111100 
	Parameter ADDR_TARGETIND_DATA_0 bound to: 7'b1000000 
	Parameter ADDR_TARGETIND_CTRL bound to: 7'b1000100 
	Parameter ADDR_TARGETTHRESH_DATA_0 bound to: 7'b1001000 
	Parameter ADDR_TARGETTHRESH_CTRL bound to: 7'b1001100 
	Parameter ADDR_VAL_V_DATA_0 bound to: 7'b1010000 
	Parameter ADDR_VAL_V_DATA_1 bound to: 7'b1010100 
	Parameter ADDR_VAL_V_CTRL bound to: 7'b1011000 
	Parameter ADDR_NUMREPS_DATA_0 bound to: 7'b1011100 
	Parameter ADDR_NUMREPS_CTRL bound to: 7'b1100000 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_control_s_axi.v:262]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_control_s_axi' (15#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_hostmem_m_axi' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:10]
	Parameter CONSERVATIVE bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_throttl' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:708]
	Parameter USED_FIX bound to: 0 - type: integer 
	Parameter FIX_VALUE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter USER_MAXREQS bound to: 16 - type: integer 
	Parameter CONSERVATIVE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_throttl' (16#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:708]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_write' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:1697]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_WRITE_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_fifo' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_fifo' (17#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_reg_slice' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:314]
	Parameter N bound to: 96 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_reg_slice' (18#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:314]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized0' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 96 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized0' (18#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_buffer' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_buffer' (19#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized1' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized1' (19#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:418]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized2' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:418]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized2' (19#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:418]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:2064]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_write' (20#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:1697]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_read' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:900]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 64 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USER_DATA_WIDTH bound to: 64 - type: integer 
	Parameter USER_DATA_BYTES bound to: 8 - type: integer 
	Parameter USER_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_BYTES bound to: 8 - type: integer 
	Parameter BUS_ADDR_ALIGN bound to: 3 - type: integer 
	Parameter NUM_READ_WIDTH bound to: 4 - type: integer 
	Parameter TARGET_ADDR bound to: 0 - type: integer 
	Parameter BOUNDARY_BEATS bound to: 9'b111111111 
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_buffer__parameterized0' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:527]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 67 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_buffer__parameterized0' (20#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:527]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_reg_slice__parameterized0' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:314]
	Parameter N bound to: 66 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_reg_slice__parameterized0' (20#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:314]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:1248]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_hostmem_m_axi_read' (21#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:900]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_hostmem_m_axi' (22#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:10]
INFO: [Synth 8-6157] synthesizing module 'DoCompute' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/DoCompute.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mem2Stream_Batch12' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Mem2Stream_Batch12.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Mem2Stream_Batch12.v:182]
INFO: [Synth 8-6157] synthesizing module 'Mem2Stream' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Mem2Stream.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Mem2Stream.v:144]
INFO: [Synth 8-6155] done synthesizing module 'Mem2Stream' (23#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Mem2Stream.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mem2Stream_1' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Mem2Stream_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_state2 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_state3 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_state4 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_state5 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_state6 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_state7 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_state8 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_state12 bound to: 10'b1000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Mem2Stream_1.v:144]
INFO: [Synth 8-6155] done synthesizing module 'Mem2Stream_1' (24#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Mem2Stream_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_mul_bkb' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_mul_bkb_MulnS_0' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_mul_bkb_MulnS_0' (25#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_mul_bkb' (26#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Mem2Stream_Batch12' (27#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Mem2Stream_Batch12.v:10]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Vector_Activa' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state13 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:518]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_mul_cud' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_mul_cud_MulnS_1' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_mul_cud_MulnS_1' (28#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:11]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_mul_cud' (29#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:39]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_mux_dEe' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mux_dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_mux_dEe' (30#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mux_dEe.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17068]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17070]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17072]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17076]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17080]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17082]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17102]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17110]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17116]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17118]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17120]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17122]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17128]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17130]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:17134]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Vector_Activa' (31#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:10]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Vector_Activa_3' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:961]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_mux_eOg' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mux_eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 32 - type: integer 
	Parameter din6_WIDTH bound to: 32 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter din8_WIDTH bound to: 32 - type: integer 
	Parameter din9_WIDTH bound to: 32 - type: integer 
	Parameter din10_WIDTH bound to: 32 - type: integer 
	Parameter din11_WIDTH bound to: 32 - type: integer 
	Parameter din12_WIDTH bound to: 32 - type: integer 
	Parameter din13_WIDTH bound to: 32 - type: integer 
	Parameter din14_WIDTH bound to: 32 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter din17_WIDTH bound to: 32 - type: integer 
	Parameter din18_WIDTH bound to: 32 - type: integer 
	Parameter din19_WIDTH bound to: 32 - type: integer 
	Parameter din20_WIDTH bound to: 32 - type: integer 
	Parameter din21_WIDTH bound to: 32 - type: integer 
	Parameter din22_WIDTH bound to: 32 - type: integer 
	Parameter din23_WIDTH bound to: 32 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter din25_WIDTH bound to: 32 - type: integer 
	Parameter din26_WIDTH bound to: 32 - type: integer 
	Parameter din27_WIDTH bound to: 32 - type: integer 
	Parameter din28_WIDTH bound to: 32 - type: integer 
	Parameter din29_WIDTH bound to: 32 - type: integer 
	Parameter din30_WIDTH bound to: 32 - type: integer 
	Parameter din31_WIDTH bound to: 32 - type: integer 
	Parameter din32_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_mux_eOg' (32#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mux_eOg.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19044]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19046]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19048]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19050]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19054]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19056]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19058]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19060]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19062]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19064]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19066]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19068]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19070]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19072]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19076]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19080]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19082]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19086]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19098]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19102]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19104]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19108]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19110]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19116]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19118]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19120]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19122]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19126]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19128]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19130]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19138]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19140]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19142]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19144]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19148]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19150]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19152]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19156]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19160]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19162]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19164]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19166]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19172]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:19174]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Vector_Activa_3' (33#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Vector_Activa_2' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state8 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_2.v:521]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_mux_fYi' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mux_fYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter din14_WIDTH bound to: 64 - type: integer 
	Parameter din15_WIDTH bound to: 64 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_mux_fYi' (34#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mux_fYi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Vector_Activa_2' (35#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/StreamingDataWidthCo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state6 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/StreamingDataWidthCo.v:65]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo' (36#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/StreamingDataWidthCo.v:10]
INFO: [Synth 8-6157] synthesizing module 'Matrix_Vector_Activa_1' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_1.v:297]
INFO: [Synth 8-6157] synthesizing module 'lfcw1a1_BBox_mux_g8j' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mux_g8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 8 - type: integer 
	Parameter din29_WIDTH bound to: 8 - type: integer 
	Parameter din30_WIDTH bound to: 8 - type: integer 
	Parameter din31_WIDTH bound to: 8 - type: integer 
	Parameter din32_WIDTH bound to: 8 - type: integer 
	Parameter din33_WIDTH bound to: 8 - type: integer 
	Parameter din34_WIDTH bound to: 8 - type: integer 
	Parameter din35_WIDTH bound to: 8 - type: integer 
	Parameter din36_WIDTH bound to: 8 - type: integer 
	Parameter din37_WIDTH bound to: 8 - type: integer 
	Parameter din38_WIDTH bound to: 8 - type: integer 
	Parameter din39_WIDTH bound to: 8 - type: integer 
	Parameter din40_WIDTH bound to: 8 - type: integer 
	Parameter din41_WIDTH bound to: 8 - type: integer 
	Parameter din42_WIDTH bound to: 8 - type: integer 
	Parameter din43_WIDTH bound to: 8 - type: integer 
	Parameter din44_WIDTH bound to: 8 - type: integer 
	Parameter din45_WIDTH bound to: 8 - type: integer 
	Parameter din46_WIDTH bound to: 8 - type: integer 
	Parameter din47_WIDTH bound to: 8 - type: integer 
	Parameter din48_WIDTH bound to: 8 - type: integer 
	Parameter din49_WIDTH bound to: 8 - type: integer 
	Parameter din50_WIDTH bound to: 8 - type: integer 
	Parameter din51_WIDTH bound to: 8 - type: integer 
	Parameter din52_WIDTH bound to: 8 - type: integer 
	Parameter din53_WIDTH bound to: 8 - type: integer 
	Parameter din54_WIDTH bound to: 8 - type: integer 
	Parameter din55_WIDTH bound to: 8 - type: integer 
	Parameter din56_WIDTH bound to: 8 - type: integer 
	Parameter din57_WIDTH bound to: 8 - type: integer 
	Parameter din58_WIDTH bound to: 8 - type: integer 
	Parameter din59_WIDTH bound to: 8 - type: integer 
	Parameter din60_WIDTH bound to: 8 - type: integer 
	Parameter din61_WIDTH bound to: 8 - type: integer 
	Parameter din62_WIDTH bound to: 8 - type: integer 
	Parameter din63_WIDTH bound to: 8 - type: integer 
	Parameter din64_WIDTH bound to: 8 - type: integer 
	Parameter din65_WIDTH bound to: 8 - type: integer 
	Parameter din66_WIDTH bound to: 8 - type: integer 
	Parameter din67_WIDTH bound to: 8 - type: integer 
	Parameter din68_WIDTH bound to: 8 - type: integer 
	Parameter din69_WIDTH bound to: 8 - type: integer 
	Parameter din70_WIDTH bound to: 8 - type: integer 
	Parameter din71_WIDTH bound to: 8 - type: integer 
	Parameter din72_WIDTH bound to: 8 - type: integer 
	Parameter din73_WIDTH bound to: 8 - type: integer 
	Parameter din74_WIDTH bound to: 8 - type: integer 
	Parameter din75_WIDTH bound to: 8 - type: integer 
	Parameter din76_WIDTH bound to: 8 - type: integer 
	Parameter din77_WIDTH bound to: 8 - type: integer 
	Parameter din78_WIDTH bound to: 8 - type: integer 
	Parameter din79_WIDTH bound to: 8 - type: integer 
	Parameter din80_WIDTH bound to: 8 - type: integer 
	Parameter din81_WIDTH bound to: 8 - type: integer 
	Parameter din82_WIDTH bound to: 8 - type: integer 
	Parameter din83_WIDTH bound to: 8 - type: integer 
	Parameter din84_WIDTH bound to: 8 - type: integer 
	Parameter din85_WIDTH bound to: 8 - type: integer 
	Parameter din86_WIDTH bound to: 8 - type: integer 
	Parameter din87_WIDTH bound to: 8 - type: integer 
	Parameter din88_WIDTH bound to: 8 - type: integer 
	Parameter din89_WIDTH bound to: 8 - type: integer 
	Parameter din90_WIDTH bound to: 8 - type: integer 
	Parameter din91_WIDTH bound to: 8 - type: integer 
	Parameter din92_WIDTH bound to: 8 - type: integer 
	Parameter din93_WIDTH bound to: 8 - type: integer 
	Parameter din94_WIDTH bound to: 8 - type: integer 
	Parameter din95_WIDTH bound to: 8 - type: integer 
	Parameter din96_WIDTH bound to: 8 - type: integer 
	Parameter din97_WIDTH bound to: 8 - type: integer 
	Parameter din98_WIDTH bound to: 8 - type: integer 
	Parameter din99_WIDTH bound to: 8 - type: integer 
	Parameter din100_WIDTH bound to: 8 - type: integer 
	Parameter din101_WIDTH bound to: 8 - type: integer 
	Parameter din102_WIDTH bound to: 8 - type: integer 
	Parameter din103_WIDTH bound to: 8 - type: integer 
	Parameter din104_WIDTH bound to: 8 - type: integer 
	Parameter din105_WIDTH bound to: 8 - type: integer 
	Parameter din106_WIDTH bound to: 8 - type: integer 
	Parameter din107_WIDTH bound to: 8 - type: integer 
	Parameter din108_WIDTH bound to: 8 - type: integer 
	Parameter din109_WIDTH bound to: 8 - type: integer 
	Parameter din110_WIDTH bound to: 8 - type: integer 
	Parameter din111_WIDTH bound to: 8 - type: integer 
	Parameter din112_WIDTH bound to: 8 - type: integer 
	Parameter din113_WIDTH bound to: 8 - type: integer 
	Parameter din114_WIDTH bound to: 8 - type: integer 
	Parameter din115_WIDTH bound to: 8 - type: integer 
	Parameter din116_WIDTH bound to: 8 - type: integer 
	Parameter din117_WIDTH bound to: 8 - type: integer 
	Parameter din118_WIDTH bound to: 8 - type: integer 
	Parameter din119_WIDTH bound to: 8 - type: integer 
	Parameter din120_WIDTH bound to: 8 - type: integer 
	Parameter din121_WIDTH bound to: 8 - type: integer 
	Parameter din122_WIDTH bound to: 8 - type: integer 
	Parameter din123_WIDTH bound to: 8 - type: integer 
	Parameter din124_WIDTH bound to: 8 - type: integer 
	Parameter din125_WIDTH bound to: 8 - type: integer 
	Parameter din126_WIDTH bound to: 8 - type: integer 
	Parameter din127_WIDTH bound to: 8 - type: integer 
	Parameter din128_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_mux_g8j' (37#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mux_g8j.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Matrix_Vector_Activa_1' (38#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataWidthCo_1' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/StreamingDataWidthCo_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/StreamingDataWidthCo_1.v:65]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataWidthCo_1' (39#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/StreamingDataWidthCo_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Stream2Mem_Batch' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Stream2Mem_Batch.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Stream2Mem_Batch.v:175]
INFO: [Synth 8-6157] synthesizing module 'Stream2Mem' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Stream2Mem.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state6 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state9 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Stream2Mem.v:143]
INFO: [Synth 8-6155] done synthesizing module 'Stream2Mem' (40#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Stream2Mem.v:10]
INFO: [Synth 8-6157] synthesizing module 'Stream2Mem_64u_8u_s' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Stream2Mem_64u_8u_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Stream2Mem_64u_8u_s.v:148]
INFO: [Synth 8-6155] done synthesizing module 'Stream2Mem_64u_8u_s' (41#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Stream2Mem_64u_8u_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Stream2Mem_Batch' (42#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Stream2Mem_Batch.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w64_d1024_A' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w64_d1024_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w64_d1024_A' (43#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w64_d1024_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (44#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (45#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w61_d8_A' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w61_d8_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 61 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w61_d8_A_shiftReg' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w61_d8_A.v:11]
	Parameter DATA_WIDTH bound to: 61 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w61_d8_A_shiftReg' (46#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w61_d8_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w61_d8_A' (47#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w61_d8_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d16_A' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w32_d16_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d16_A_shiftReg' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w32_d16_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d16_A_shiftReg' (48#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w32_d16_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d16_A' (49#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w32_d16_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w64_d8_A' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w64_d8_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w64_d8_A_shiftReg' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w64_d8_A.v:11]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w64_d8_A_shiftReg' (50#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w64_d8_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w64_d8_A' (51#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w64_d8_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (52#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (53#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w16_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w16_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (54#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (55#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Stream2hbi' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/start_for_Stream2hbi.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'start_for_Stream2hbi_shiftReg' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/start_for_Stream2hbi.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Stream2hbi_shiftReg' (56#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/start_for_Stream2hbi.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Stream2hbi' (57#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/start_for_Stream2hbi.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Streamiibs' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/start_for_Streamiibs.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'start_for_Streamiibs_shiftReg' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/start_for_Streamiibs.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Streamiibs_shiftReg' (58#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/start_for_Streamiibs.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Streamiibs' (59#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/start_for_Streamiibs.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_StreamijbC' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/start_for_StreamijbC.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-6157] synthesizing module 'start_for_StreamijbC_shiftReg' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/start_for_StreamijbC.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'start_for_StreamijbC_shiftReg' (60#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/start_for_StreamijbC.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_StreamijbC' (61#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/start_for_StreamijbC.v:45]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_1_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/DoCompute.v:8154]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_2_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/DoCompute.v:8162]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_3_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/DoCompute.v:8170]
WARNING: [Synth 8-6014] Unused sequential element Matrix_Vector_Activa_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/DoCompute.v:8178]
WARNING: [Synth 8-6014] Unused sequential element Mem2Stream_Batch12_U0_ap_ready_count_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/DoCompute.v:8186]
INFO: [Synth 8-6155] done synthesizing module 'DoCompute' (62#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/DoCompute.v:10]
INFO: [Synth 8-6157] synthesizing module 'DoMemInit' [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/DoMemInit.v:10]
INFO: [Synth 8-6155] done synthesizing module 'DoMemInit' (63#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/DoMemInit.v:10]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox' (64#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox.v:12]
INFO: [Synth 8-6155] done synthesizing module 'lfcw1a1_BBox_0' (65#1) [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/synth/lfcw1a1_BBox_0.v:59]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[31]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[30]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[29]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[28]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[27]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[26]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[25]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[24]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[23]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[22]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[21]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[20]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[19]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[18]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[17]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[16]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[15]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[14]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[13]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[12]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[11]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[10]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[9]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[8]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[7]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetMem[6]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[31]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[30]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[29]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[28]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[27]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[26]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[25]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[24]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[23]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[22]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[21]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[20]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[19]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[18]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[17]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[16]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[15]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[14]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[13]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[12]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[11]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[10]
WARNING: [Synth 8-3331] design DoMemInit has unconnected port targetInd[9]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_ARREADY
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RVALID
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[63]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[62]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[61]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[60]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[59]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[58]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[57]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[56]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[55]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[54]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[53]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[52]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[51]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[50]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[49]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[48]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[47]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[46]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[45]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[44]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[43]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[42]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[41]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[40]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[39]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[38]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[37]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[36]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[35]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[34]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[33]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[32]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[31]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[30]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[29]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[28]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[27]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[26]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[25]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[24]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[23]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[22]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[21]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[20]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[19]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[18]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[17]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[16]
WARNING: [Synth 8-3331] design Stream2Mem_64u_8u_s has unconnected port m_axi_out_V_RDATA[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1111.281 ; gain = 227.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 1111.281 ; gain = 227.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 1111.281 ; gain = 227.883
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/constraints/lfcw1a1_BBox_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/constraints/lfcw1a1_BBox_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.runs/lfcw1a1_BBox_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.runs/lfcw1a1_BBox_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.978 . Memory (MB): peak = 1942.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 1942.340 ; gain = 1058.941
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 1942.340 ; gain = 1058.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.runs/lfcw1a1_BBox_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:25 . Memory (MB): peak = 1942.340 ; gain = 1058.941
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'lfcw1a1_BBox_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'lfcw1a1_BBox_control_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lfcw1a1_BBox_hostmem_m_axi_reg_slice'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'lfcw1a1_BBox_hostmem_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_128_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_fu_128_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_4_i_i_i_i_fu_134_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_70485_pp0_iter2_reg_reg' and it is trimmed from '32' to '5' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:14597]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_70485_pp0_iter1_reg_reg' and it is trimmed from '32' to '5' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:16124]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_70485_reg' and it is trimmed from '32' to '5' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa.v:16132]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_1_i_fu_1483_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_4883_fu_1463_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_71673_pp0_iter2_reg_reg' and it is trimmed from '32' to '4' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:15462]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_71673_pp0_iter1_reg_reg' and it is trimmed from '32' to '4' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:17405]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_71673_reg' and it is trimmed from '32' to '4' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_3.v:17413]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_10_i_fu_2660_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_2640_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_70551_pp0_iter2_reg_reg' and it is trimmed from '32' to '5' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_2.v:14604]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_70551_pp0_iter1_reg_reg' and it is trimmed from '32' to '5' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_2.v:16131]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_70551_reg' and it is trimmed from '32' to '5' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_2.v:16139]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_1486_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_7_i_fu_1506_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_1_i_fu_152_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_8429_pp0_iter1_reg_reg' and it is trimmed from '32' to '2' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_1.v:1944]
WARNING: [Synth 8-3936] Found unconnected internal register 'nf_assign_load_reg_8429_reg' and it is trimmed from '32' to '2' bits. [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/Matrix_Vector_Activa_1.v:1952]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_4_i_fu_1752_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_1732_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_133_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_1_i_i_i_fu_101_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'lfcw1a1_BBox_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'lfcw1a1_BBox_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              001 |                               10
                     ONE |                              100 |                               11
                     TWO |                              010 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lfcw1a1_BBox_hostmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                              001 |                               10
                     ONE |                              100 |                               11
                     TWO |                              010 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'lfcw1a1_BBox_hostmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:41 ; elapsed = 00:02:06 . Memory (MB): peak = 1942.340 ; gain = 1058.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Matrix_Vector_Activa_3 |           1|     33854|
|2     |Matrix_Vector_Activa   |           1|     27887|
|3     |DoCompute__GB2         |           1|     36145|
|4     |DoCompute__GB3         |           1|      7287|
|5     |lfcw1a1_BBox__GC0      |           1|     18464|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   2 Input     62 Bit       Adders := 4     
	   2 Input     52 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 14    
	   8 Input     16 Bit       Adders := 64    
	   7 Input     16 Bit       Adders := 80    
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 11    
	   8 Input      5 Bit       Adders := 256   
	   2 Input      5 Bit       Adders := 5     
	   8 Input      4 Bit       Adders := 128   
	   2 Input      4 Bit       Adders := 10    
	   3 Input      4 Bit       Adders := 2     
	   4 Input      3 Bit       Adders := 128   
	   2 Input      3 Bit       Adders := 8     
	   3 Input      2 Bit       Adders := 144   
	   2 Input      2 Bit       Adders := 1993  
+---XORs : 
	   3 Input      1 Bit         XORs := 6272  
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               96 Bit    Registers := 6     
	               72 Bit    Registers := 3     
	               67 Bit    Registers := 3     
	               66 Bit    Registers := 2     
	               64 Bit    Registers := 119   
	               62 Bit    Registers := 4     
	               61 Bit    Registers := 3     
	               52 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 148   
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 3     
	               16 Bit    Registers := 578   
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 7     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 161   
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 270   
	                4 Bit    Registers := 143   
	                3 Bit    Registers := 137   
	                2 Bit    Registers := 2150  
	                1 Bit    Registers := 2491  
+---Multipliers : 
	                11x32  Multipliers := 1     
	                 6x32  Multipliers := 1     
+---RAMs : 
	              64K Bit         RAMs := 2     
	              32K Bit         RAMs := 32    
	              26K Bit         RAMs := 32    
	              18K Bit         RAMs := 1     
	              16K Bit         RAMs := 65    
	               4K Bit         RAMs := 16    
+---Muxes : 
	   2 Input     96 Bit        Muxes := 2     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 44    
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 51    
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 289   
	   4 Input     12 Bit        Muxes := 2     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   3 Input     10 Bit        Muxes := 2     
	  11 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 149   
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 148   
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 67    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 78    
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 35    
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 50    
	   3 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 546   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lfcw1a1_BBox_mul_cud_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
+---Multipliers : 
	                11x32  Multipliers := 1     
Module lfcw1a1_BBox_mux_dEe 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 12    
Module Matrix_Vector_Activa 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input     16 Bit       Adders := 32    
	   8 Input      5 Bit       Adders := 96    
	   8 Input      4 Bit       Adders := 32    
	   4 Input      3 Bit       Adders := 32    
	   3 Input      2 Bit       Adders := 32    
	   2 Input      2 Bit       Adders := 768   
+---XORs : 
	   3 Input      1 Bit         XORs := 2048  
+---Registers : 
	               64 Bit    Registers := 15    
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 96    
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 99    
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 32    
	                2 Bit    Registers := 800   
	                1 Bit    Registers := 531   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module lfcw1a1_BBox_mux_eOg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 31    
Module Matrix_Vector_Activa_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   7 Input     16 Bit       Adders := 64    
	   8 Input      5 Bit       Adders := 64    
	   8 Input      4 Bit       Adders := 64    
	   4 Input      3 Bit       Adders := 64    
	   3 Input      2 Bit       Adders := 64    
	   2 Input      2 Bit       Adders := 448   
+---XORs : 
	   3 Input      1 Bit         XORs := 2048  
+---Registers : 
	               32 Bit    Registers := 34    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 192   
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 66    
	                4 Bit    Registers := 67    
	                3 Bit    Registers := 65    
	                2 Bit    Registers := 512   
	                1 Bit    Registers := 1171  
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 64    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_w64_d8_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module lfcw1a1_BBox_mux_fYi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
Module Matrix_Vector_Activa_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   8 Input     16 Bit       Adders := 32    
	   8 Input      5 Bit       Adders := 96    
	   8 Input      4 Bit       Adders := 32    
	   4 Input      3 Bit       Adders := 32    
	   3 Input      2 Bit       Adders := 32    
	   2 Input      2 Bit       Adders := 768   
+---XORs : 
	   3 Input      1 Bit         XORs := 2048  
+---Registers : 
	               64 Bit    Registers := 18    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 96    
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 99    
	                4 Bit    Registers := 34    
	                3 Bit    Registers := 33    
	                2 Bit    Registers := 800   
	                1 Bit    Registers := 532   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 32    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module lfcw1a1_BBox_mux_g8j 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 127   
Module Matrix_Vector_Activa_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   7 Input     16 Bit       Adders := 16    
	   3 Input      2 Bit       Adders := 16    
+---XORs : 
	   3 Input      1 Bit         XORs := 128   
+---Registers : 
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 48    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 130   
	                7 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 97    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module StreamingDataWidthCo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module StreamingDataWidthCo_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Stream2Mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module Stream2Mem_64u_8u_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module Stream2Mem_Batch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               61 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
Module fifo_w64_d1024_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_shiftReg__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w61_d8_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d16_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d2_A_shiftReg__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Mem2Stream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Mem2Stream_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     62 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     10 Bit        Muxes := 1     
	  11 Input     10 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module lfcw1a1_BBox_mul_bkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
+---Multipliers : 
	                 6x32  Multipliers := 1     
Module Mem2Stream_Batch12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 12    
Module fifo_w32_d2_A_shiftReg__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d16_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w32_d2_A_shiftReg__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fifo_w8_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w16_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module fifo_w16_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w32_d2_A_shiftReg__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w64_d1024_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Stream2hbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_Streamiibs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module start_for_StreamijbC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module DoCompute 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module lfcw1a1_BBox_weigkbM_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigkbM_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              26K Bit         RAMs := 1     
Module lfcw1a1_BBox_threQgW_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_weigbml_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigbml_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module lfcw1a1_BBox_threcow_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threcow_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_weigdqG_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigdqG_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module lfcw1a1_BBox_threQgW_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threQgW_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_weigesQ_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_weigesQ_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module lfcw1a1_BBox_threeIT_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_threeIT_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module lfcw1a1_BBox_control_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module lfcw1a1_BBox_hostmem_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module lfcw1a1_BBox_hostmem_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lfcw1a1_BBox_hostmem_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lfcw1a1_BBox_hostmem_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               72 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              18K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     72 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lfcw1a1_BBox_hostmem_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module lfcw1a1_BBox_hostmem_m_axi_reg_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               96 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lfcw1a1_BBox_hostmem_m_axi_buffer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               67 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	              16K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     67 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module lfcw1a1_BBox_hostmem_m_axi_reg_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module lfcw1a1_BBox_hostmem_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 6     
	               52 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module lfcw1a1_BBox 
Detailed RTL Component Info : 
+---Registers : 
	               61 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 144   
	   2 Input      5 Bit        Muxes := 64    
	   2 Input      4 Bit        Muxes := 64    
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 290   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "tmp_i_4883_fu_1463_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_1_i_fu_1483_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:25]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:32]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/b_reg0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:26]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/a_reg0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:26]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:25]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_cud.v:25]
DSP Report: Generating DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg, operation Mode is: (A''*B2)'.
DSP Report: register B is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg.
DSP Report: register A is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg.
DSP Report: register lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg.
DSP Report: register lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff0_reg is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg.
DSP Report: operator lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/tmp_product is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg.
DSP Report: operator lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/tmp_product is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg.
DSP Report: register lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff0_reg is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg.
DSP Report: register lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg.
DSP Report: register lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg.
DSP Report: operator lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/tmp_product is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg.
DSP Report: operator lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/tmp_product is absorbed into DSP lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg.
INFO: [Synth 8-5545] ROM "tmp_i_fu_2640_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_10_i_fu_2660_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_1486_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_7_i_fu_1506_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_i_fu_1732_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_4_i_fu_1752_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_1_i_fu_152_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "grp_Mem2Stream_fu_92/tmp_fu_128_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff2_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:25]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff1_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:32]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/b_reg0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/a_reg0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff0_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:31]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:25]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_mul_bkb.v:25]
DSP Report: Generating DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff1_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: register lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: operator lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register B is absorbed into DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register B is absorbed into DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff0_reg is absorbed into DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff2_reg is absorbed into DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: register lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff1_reg is absorbed into DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff2_reg.
DSP Report: operator lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/tmp_product is absorbed into DSP lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff2_reg.
WARNING: [Synth 8-6014] Unused sequential element fifo_rctl/q_reg was removed.  [d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/hdl/verilog/lfcw1a1_BBox_hostmem_m_axi.v:456]
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[47]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[46]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[45]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[44]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[43]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[42]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[41]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[40]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[39]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[38]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[37]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[36]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[35]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[34]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[33]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[32]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[31]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[30]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[29]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[28]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[27]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[26]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[25]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[24]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[23]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[22]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[21]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[20]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[19]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[18]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff2_reg[17]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[16]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[15]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[14]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[13]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[12]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[11]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[10]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[9]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[8]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[7]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[6]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[5]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[4]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[3]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[2]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[1]) is unused and will be removed from module Matrix_Vector_Activa.
WARNING: [Synth 8-3332] Sequential element (reps_read_reg_70413_reg[0]) is unused and will be removed from module Matrix_Vector_Activa.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_686/Matrix_Vector_Activa_3_U0 /\tmp_2_reg_71574_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_686/Matrix_Vector_Activa_3_U0 /\tmp_2_reg_71574_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_686/Matrix_Vector_Activa_3_U0 /\tmp_2_reg_71574_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_686/Matrix_Vector_Activa_3_U0 /\tmp_2_reg_71574_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_686/Matrix_Vector_Activa_3_U0 /\tmp_2_reg_71574_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_686/Matrix_Vector_Activa_3_U0 /\tmp_2_reg_71574_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_686/Matrix_Vector_Activa_3_U0 /\tmp_2_reg_71574_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_686/Matrix_Vector_Activa_3_U0 /\tmp_2_reg_71574_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_DoCompute_fu_686/Matrix_Vector_Activa_3_U0 /\tmp_2_reg_71574_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_1_U0/\tmp_6150_reg_8378_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_1_U0/\tmp_6150_reg_8378_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_1_U0/\tmp_6150_reg_8378_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_2_U0/\tmp_4035_reg_70484_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_2_U0/\tmp_4035_reg_70484_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_2_U0/\tmp_4035_reg_70484_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_1_U0/\tmp_6150_reg_8378_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_1_U0/\tmp_6150_reg_8378_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_1_U0/\tmp_6150_reg_8378_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_1_U0/\tmp_6150_reg_8378_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_1_U0/\tmp_6150_reg_8378_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_1_U0/\tmp_6150_reg_8378_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_2_U0/\tmp_4035_reg_70484_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_2_U0/\tmp_4035_reg_70484_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_2_U0/\tmp_4035_reg_70484_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_2_U0/\tmp_4035_reg_70484_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_2_U0/\tmp_4035_reg_70484_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_2_U0/\tmp_4035_reg_70484_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_1/Matrix_Vector_Activa_2_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Matrix_Vector_Activa_2.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Matrix_Vector_Activa_1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_2/i_3_47)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_2/\StreamingDataWidthCo_U0/tmp_reg_184_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_2/\StreamingDataWidthCo_U0/tmp_reg_184_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_2/\StreamingDataWidthCo_U0/tmp_reg_184_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_2/\StreamingDataWidthCo_1_U0/tmp_reg_182_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_2/\StreamingDataWidthCo_1_U0/tmp_reg_182_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_2/\StreamingDataWidthCo_U0/tmp_reg_184_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_2/\StreamingDataWidthCo_U0/tmp_reg_184_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_2/\StreamingDataWidthCo_U0/tmp_reg_184_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_2/\StreamingDataWidthCo_U0/tmp_reg_184_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_2/\StreamingDataWidthCo_1_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_2/\StreamingDataWidthCo_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/grp_DoCompute_fu_686i_3_2/\Mem2Stream_Batch12_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/grp_DoCompute_fu_686i_3_2/\Stream2Mem_Batch_U0/grp_Stream2Mem_64u_8u_s_fu_68/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/start_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/start_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/start_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[2] )
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[63]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[62]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p2_reg[61]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[63]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[62]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/rs_wreq/data_p1_reg[61]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[63]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[62]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[61]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[2]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[2]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[0]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[2]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[2]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[7]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[6]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[5]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awlen_buf_reg[4]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[2]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awaddr_buf_reg[2]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awaddr_buf_reg[1]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/could_multi_bursts.awaddr_buf_reg[0]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[63]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[62]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p2_reg[61]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[63]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[62]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/data_p1_reg[61]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[63]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[62]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[61]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[2]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[1]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[0]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[2]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[1]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[0]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[2]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[1]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[0]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[2]) is unused and will be removed from module lfcw1a1_BBox_hostmem_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_read/rs_rreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/\bus_write/rs_wreq/data_p2_reg[84] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:15 ; elapsed = 00:05:24 . Memory (MB): peak = 1942.340 ; gain = 1058.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|fifo_w64_d1024_A:                                  | mem_reg    | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|fifo_w64_d1024_A:                                  | mem_reg    | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg    | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg    | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg    | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_hostmem_m_axi_buffer:                 | mem_reg    | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|lfcw1a1_BBox_hostmem_m_axi_buffer__parameterized0: | mem_reg    | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                                   | Inference      | Size (Depth x Width) | Primitives      | 
+------------+--------------------------------------------------------------+----------------+----------------------+-----------------+
|inst        | threshs0_m_threshold_31_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_30_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_19_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_8_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_5_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_4_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_3_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_2_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_1_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg    | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_29_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_28_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_27_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_26_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_25_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_24_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_23_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_22_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_21_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_20_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_18_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_17_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_16_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_15_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_14_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_13_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_12_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_11_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_10_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_9_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_7_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_6_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs1_m_threshold_63_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_62_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_51_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_40_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_29_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_18_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_7_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_2_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_1_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_U/lfcw1a1_BBox_threcow_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_61_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_60_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_59_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_58_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_57_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_56_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_55_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_54_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_53_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_52_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_50_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_49_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_48_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_47_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_46_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_45_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_44_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_43_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_42_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_41_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_39_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_38_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_37_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_36_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_35_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_34_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_33_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_32_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_31_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_30_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_28_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_27_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_26_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_25_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_24_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_23_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_22_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_21_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_20_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_19_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_17_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_16_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_15_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_14_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_13_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_12_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_11_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_10_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_9_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_8_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_6_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_5_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_4_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_3_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs2_m_threshold_31_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_30_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_19_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_8_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_5_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_4_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_3_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_2_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_1_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg    | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_29_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_28_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_27_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_26_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_25_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_24_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_23_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_22_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_21_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_20_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_18_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_17_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_16_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_15_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_14_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_13_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_12_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_11_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_10_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_9_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_7_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_6_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs3_m_threshold_15_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_14_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_7_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_6_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_5_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_4_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_3_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_2_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_1_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg    | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_13_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_12_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_11_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_10_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_9_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_8_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
+------------+--------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Matrix_Vector_Activa | (A''*B2)'             | 18     | 11     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|Matrix_Vector_Activa | (PCIN>>17)+(A''*B'')' | 15     | 11     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Mem2Stream_Batch12   | (A2*B2)'              | 18     | 6      | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Mem2Stream_Batch12   | (PCIN>>17)+(A''*B'')' | 15     | 6      | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+---------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_686i_3_2/i_3_63/memInStrm_V_V_U/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_686i_3_2/i_3_63/memInStrm_V_V_U/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_686i_3_2/i_3_149/memOutStrm_V_V_U/mem_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/grp_DoCompute_fu_686i_3_2/i_3_149/memOutStrm_V_V_U/mem_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_0/weights0_m_weights_V_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_0/weights0_m_weights_V_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_0/weights0_m_weights_V_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_0/weights0_m_weights_V_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_1/weights0_m_weights_V_1_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_1/weights0_m_weights_V_1_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_1/weights0_m_weights_V_1_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_1/weights0_m_weights_V_1_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_2/weights0_m_weights_V_2_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_2/weights0_m_weights_V_2_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_2/weights0_m_weights_V_2_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_2/weights0_m_weights_V_2_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_4/weights0_m_weights_V_3_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_4/weights0_m_weights_V_3_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_4/weights0_m_weights_V_3_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_4/weights0_m_weights_V_3_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_5/weights0_m_weights_V_4_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_5/weights0_m_weights_V_4_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_5/weights0_m_weights_V_4_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_5/weights0_m_weights_V_4_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_6/weights0_m_weights_V_5_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_6/weights0_m_weights_V_5_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_6/weights0_m_weights_V_5_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_6/weights0_m_weights_V_5_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_7/weights0_m_weights_V_6_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_7/weights0_m_weights_V_6_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_7/weights0_m_weights_V_6_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_7/weights0_m_weights_V_6_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_8/weights0_m_weights_V_7_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_8/weights0_m_weights_V_7_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_8/weights0_m_weights_V_7_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_8/weights0_m_weights_V_7_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_9/weights0_m_weights_V_8_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_9/weights0_m_weights_V_8_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_9/weights0_m_weights_V_8_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_9/weights0_m_weights_V_8_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_10/weights0_m_weights_V_9_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_10/weights0_m_weights_V_9_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_10/weights0_m_weights_V_9_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_10/weights0_m_weights_V_9_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_11/weights0_m_weights_V_10_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_11/weights0_m_weights_V_10_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_11/weights0_m_weights_V_10_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_11/weights0_m_weights_V_10_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_12/weights0_m_weights_V_11_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_12/weights0_m_weights_V_11_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_12/weights0_m_weights_V_11_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_12/weights0_m_weights_V_11_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_13/weights0_m_weights_V_12_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_13/weights0_m_weights_V_12_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_13/weights0_m_weights_V_12_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_13/weights0_m_weights_V_12_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_14/weights0_m_weights_V_13_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_14/weights0_m_weights_V_13_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_14/weights0_m_weights_V_13_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_14/weights0_m_weights_V_13_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_15/weights0_m_weights_V_14_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_15/weights0_m_weights_V_14_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_15/weights0_m_weights_V_14_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_15/weights0_m_weights_V_14_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_16/weights0_m_weights_V_15_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_16/weights0_m_weights_V_15_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_16/weights0_m_weights_V_15_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_16/weights0_m_weights_V_15_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_17/weights0_m_weights_V_16_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_17/weights0_m_weights_V_16_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_17/weights0_m_weights_V_16_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_17/weights0_m_weights_V_16_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_18/weights0_m_weights_V_17_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_18/weights0_m_weights_V_17_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_18/weights0_m_weights_V_17_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_18/weights0_m_weights_V_17_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_19/weights0_m_weights_V_18_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_19/weights0_m_weights_V_18_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_19/weights0_m_weights_V_18_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_19/weights0_m_weights_V_18_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_20/weights0_m_weights_V_19_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_20/weights0_m_weights_V_19_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_20/weights0_m_weights_V_19_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_20/weights0_m_weights_V_19_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_21/weights0_m_weights_V_20_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_21/weights0_m_weights_V_20_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_21/weights0_m_weights_V_20_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_21/weights0_m_weights_V_20_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_22/weights0_m_weights_V_21_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_22/weights0_m_weights_V_21_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_22/weights0_m_weights_V_21_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_22/weights0_m_weights_V_21_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_23/weights0_m_weights_V_22_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_23/weights0_m_weights_V_22_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_23/weights0_m_weights_V_22_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_23/weights0_m_weights_V_22_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_24/weights0_m_weights_V_23_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_24/weights0_m_weights_V_23_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_24/weights0_m_weights_V_23_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/i_3_24/weights0_m_weights_V_23_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Matrix_Vector_Activa_3 |           1|     32445|
|2     |Matrix_Vector_Activa   |           1|     27539|
|3     |DoCompute__GB2         |           1|     34816|
|4     |DoCompute__GB3         |           1|      5005|
|5     |lfcw1a1_BBox__GC0      |           1|     14522|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:31 ; elapsed = 00:05:46 . Memory (MB): peak = 2151.398 ; gain = 1268.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM grp_DoCompute_fu_686/memOutStrm_V_V_U/mem_reg may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5556] The block RAM grp_DoCompute_fu_686/memInStrm_V_V_U/mem_reg may be mapped as a cascade chain, because it is not timing critical.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:58 ; elapsed = 00:06:16 . Memory (MB): peak = 2252.125 ; gain = 1368.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                        | RTL Object                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst                                               | grp_DoCompute_fu_686/memOutStrm_V_V_U/mem_reg | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|inst                                               | grp_DoCompute_fu_686/memInStrm_V_V_U/mem_reg  | 1 K x 64(READ_FIRST)   | W |   | 1 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigkbM_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigbml_ram:                          | ram_reg                                       | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigdqG_ram:                          | ram_reg                                       | 512 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_weigesQ_ram:                          | ram_reg                                       | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      |                 | 
|lfcw1a1_BBox_hostmem_m_axi_buffer:                 | mem_reg                                       | 256 x 72(READ_FIRST)   | W |   | 256 x 72(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
|lfcw1a1_BBox_hostmem_m_axi_buffer__parameterized0: | mem_reg                                       | 256 x 67(READ_FIRST)   | W |   | 256 x 67(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+------------+--------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name | RTL Object                                                   | Inference      | Size (Depth x Width) | Primitives      | 
+------------+--------------------------------------------------------------+----------------+----------------------+-----------------+
|inst        | threshs0_m_threshold_31_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_30_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_19_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_8_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_5_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_4_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_3_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_2_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_1_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg    | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_29_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_28_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_27_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_26_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_25_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_24_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_23_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_22_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_21_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_20_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_18_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_17_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_16_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_15_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_14_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_13_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_12_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_11_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_10_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_9_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_7_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs0_m_threshold_6_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs1_m_threshold_63_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_62_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_51_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_40_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_29_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_18_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_7_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_2_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_1_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_U/lfcw1a1_BBox_threcow_ram_U/ram_reg    | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_61_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_60_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_59_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_58_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_57_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_56_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_55_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_54_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_53_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_52_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_50_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_49_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_48_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_47_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_46_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_45_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_44_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_43_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_42_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_41_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_39_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_38_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_37_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_36_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_35_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_34_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_33_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_32_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_31_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_30_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_28_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_27_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_26_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_25_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_24_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_23_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_22_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_21_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_20_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_19_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_17_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_16_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_15_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_14_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_13_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_12_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_11_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_10_U/lfcw1a1_BBox_threcow_ram_U/ram_reg | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_9_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_8_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_6_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_5_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_4_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs1_m_threshold_3_U/lfcw1a1_BBox_threcow_ram_U/ram_reg  | User Attribute | 16 x 16              | RAM16X1S x 16   | 
|inst        | threshs2_m_threshold_31_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_30_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_19_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_8_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_5_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_4_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_3_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_2_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_1_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg    | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_29_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_28_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_27_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_26_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_25_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_24_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_23_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_22_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_21_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_20_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_18_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_17_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_16_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_15_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_14_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_13_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_12_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_11_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_10_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_9_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_7_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs2_m_threshold_6_U/lfcw1a1_BBox_threQgW_ram_U/ram_reg  | User Attribute | 32 x 16              | RAM32X1S x 16   | 
|inst        | threshs3_m_threshold_15_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_14_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_7_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_6_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_5_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_4_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_3_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_2_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_1_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg    | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_13_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_12_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_11_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_10_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_9_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
|inst        | threshs3_m_threshold_8_U/lfcw1a1_BBox_threeIT_ram_U/ram_reg  | User Attribute | 4 x 16               | RAM16X1S x 16   | 
+------------+--------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |Matrix_Vector_Activa_3 |           1|     32445|
|2     |Matrix_Vector_Activa   |           1|     27553|
|3     |lfcw1a1_BBox__GC0      |           1|     14522|
|4     |lfcw1a1_BBox_GT0       |           1|     39835|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `Matrix_Vector_Activa`
	Effective logic levels on critical path before retiming is: 8
	Total number of crtical paths = 544

	Optimizing at the module level
	Cannot find a feasible solution:
		Worst path is a self-loop from inst/grp_DoCompute_fu_686/Matrix_Vector_Activa_U0/sf_4_fu_466_reg[17] to inst/grp_DoCompute_fu_686/Matrix_Vector_Activa_U0/sf_4_fu_466_reg[17]
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 8
	Total number of crtical paths = 544
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `Matrix_Vector_Activa' done


INFO: [Synth 8-5816] Retiming module `Matrix_Vector_Activa_3`
	Effective logic levels on critical path before retiming is: 8
	Total number of crtical paths = 544

	Optimizing at the module level
	Cannot find a feasible solution:
		Worst path is a self-loop from inst/grp_DoCompute_fu_686/Matrix_Vector_Activa_3_U0/sf_1_fu_696_reg[17] to inst/grp_DoCompute_fu_686/Matrix_Vector_Activa_3_U0/sf_1_fu_696_reg[17]
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 8
	Total number of crtical paths = 544
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `Matrix_Vector_Activa_3' done


INFO: [Synth 8-5816] Retiming module `lfcw1a1_BBox_GT0`
	Effective logic levels on critical path before retiming is: 8
	Total number of crtical paths = 2986

	Optimizing at the module level
	Cannot find a feasible solution:
		Worst path is a self-loop from inst/grp_DoCompute_fu_686i_3_1/grp_DoCompute_fu_686/Matrix_Vector_Activa_2_U0/sf_2_fu_470_reg[1] to inst/grp_DoCompute_fu_686i_3_1/grp_DoCompute_fu_686/Matrix_Vector_Activa_2_U0/sf_2_fu_470_reg[1]
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 8
	Total number of crtical paths = 2986
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `lfcw1a1_BBox_GT0' done


INFO: [Synth 8-5816] Retiming module `lfcw1a1_BBox__GC0`
	Effective logic levels on critical path before retiming is: 8
	Total number of crtical paths = 1600

	Optimizing at the module level
	Cannot find a feasible solution:
		Effective logic levels from inst/i_3_0/m_axi_hostmem_WREADY(fixed:TIMNG EXCEPTION/ATTRIBUTES) to inst/i_3_0/lfcw1a1_BBox_hostmem_m_axi_U/bus_write/bus_equal_gen.fifo_burst/full_n_reg(fixed:INPUT) is: 5
		Effective logic levels found across for latency (=1) is: 5
	Optimizing locally to improve critical paths(may not reduce worst delay)

	Effective logic levels on critical path after retiming is: 7
	Total number of crtical paths = 3600
	Numbers of forward move = 1, and backward move = 0

	Retimed registers names:
		inst/i_3_0/lfcw1a1_BBox_control_s_axi_U/int_targetLayer_reg[16]_fret
 

INFO: [Synth 8-5816] Retiming module `lfcw1a1_BBox__GC0' done


INFO: [Synth 8-5816] Retiming module `lfcw1a1_BBox`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `lfcw1a1_BBox' done


INFO: [Synth 8-5816] Retiming module `lfcw1a1_BBox_0`
	Effective logic levels is 0, the effective logic levels of whole design is 8
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `lfcw1a1_BBox_0' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:14:53 ; elapsed = 00:17:50 . Memory (MB): peak = 2585.180 ; gain = 1701.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:15:02 ; elapsed = 00:17:59 . Memory (MB): peak = 2585.180 ; gain = 1701.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:15:02 ; elapsed = 00:18:00 . Memory (MB): peak = 2585.180 ; gain = 1701.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:15:06 ; elapsed = 00:18:04 . Memory (MB): peak = 2585.180 ; gain = 1701.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:15:07 ; elapsed = 00:18:05 . Memory (MB): peak = 2585.180 ; gain = 1701.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:15:08 ; elapsed = 00:18:06 . Memory (MB): peak = 2585.180 ; gain = 1701.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:15:08 ; elapsed = 00:18:06 . Memory (MB): peak = 2585.180 ; gain = 1701.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]      | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]      | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14]     | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]      | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[7]  | 61     | 61         | 61     | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[15] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[7]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[7]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | SRL_SIG_reg[4]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__9     | SRL_SIG_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__13    | SRL_SIG_reg[7]  | 64     | 64         | 64     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   465|
|2     |DSP_ALU         |     4|
|3     |DSP_A_B_DATA    |     3|
|4     |DSP_A_B_DATA_1  |     1|
|5     |DSP_C_DATA      |     4|
|6     |DSP_MULTIPLIER  |     4|
|7     |DSP_M_DATA      |     4|
|8     |DSP_OUTPUT      |     4|
|9     |DSP_PREADD      |     4|
|10    |DSP_PREADD_DATA |     4|
|11    |LUT1            |    71|
|12    |LUT2            |  3310|
|13    |LUT3            |  5002|
|14    |LUT4            |  5709|
|15    |LUT5            |  5689|
|16    |LUT6            |  7854|
|17    |RAM16X1S        |  1280|
|18    |RAM32X1S        |  1024|
|19    |RAMB18E2        |   192|
|20    |RAMB18E2_1      |    16|
|21    |RAMB36E2_1      |     2|
|22    |RAMB36E2_2      |     4|
|23    |SRL16E          |   325|
|24    |FDRE            | 27348|
|25    |FDSE            |    69|
+------+----------------+------+

Report Instance Areas: 
+------+-----------------------------------------+------------------------------------------------------------------------------------------------+------+
|      |Instance                                 |Module                                                                                          |Cells |
+------+-----------------------------------------+------------------------------------------------------------------------------------------------+------+
|1     |top                                      |                                                                                                | 58392|
|2     |  inst                                   |lfcw1a1_BBox                                                                                    | 58392|
|3     |    grp_DoCompute_fu_686                 |DoCompute                                                                                       | 42733|
|4     |      Matrix_Vector_Activa_1_U0          |Matrix_Vector_Activa_1                                                                          |  3594|
|5     |      Matrix_Vector_Activa_2_U0          |Matrix_Vector_Activa_2                                                                          | 10813|
|6     |        lfcw1a1_BBox_mux_fYi_U224        |lfcw1a1_BBox_mux_fYi                                                                            |   320|
|7     |      Matrix_Vector_Activa_3_U0          |Matrix_Vector_Activa_3                                                                          | 13933|
|8     |        lfcw1a1_BBox_mux_eOg_U90         |lfcw1a1_BBox_mux_eOg                                                                            |   320|
|9     |      Matrix_Vector_Activa_U0            |Matrix_Vector_Activa                                                                            | 10624|
|10    |        lfcw1a1_BBox_mul_cud_U18         |lfcw1a1_BBox_mul_cud                                                                            |    35|
|11    |          lfcw1a1_BBox_mul_cud_MulnS_1_U |lfcw1a1_BBox_mul_cud_MulnS_1                                                                    |    35|
|12    |            buff1_reg                    |\lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg_funnel                       |     8|
|13    |            buff2_reg__0                 |\lfcw1a1_BBox_mul_cud_U18/lfcw1a1_BBox_mul_cud_MulnS_1_U/buff1_reg_funnel__1                    |     8|
|14    |        lfcw1a1_BBox_mux_dEe_U19         |lfcw1a1_BBox_mux_dEe                                                                            |   256|
|15    |      Mem2Stream_Batch12_U0              |Mem2Stream_Batch12                                                                              |   701|
|16    |        grp_Mem2Stream_1_fu_102          |Mem2Stream_1                                                                                    |   171|
|17    |        grp_Mem2Stream_fu_92             |Mem2Stream                                                                                      |   348|
|18    |        lfcw1a1_BBox_mul_bkb_U9          |lfcw1a1_BBox_mul_bkb                                                                            |    33|
|19    |          lfcw1a1_BBox_mul_bkb_MulnS_0_U |lfcw1a1_BBox_mul_bkb_MulnS_0                                                                    |    33|
|20    |            buff2_reg                    |\Mem2Stream_Batch12_U0/lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff2_reg_funnel  |     8|
|21    |            buff1_reg                    |\Mem2Stream_Batch12_U0/lfcw1a1_BBox_mul_bkb_U9/lfcw1a1_BBox_mul_bkb_MulnS_0_U/buff1_reg_funnel  |     8|
|22    |      Stream2Mem_Batch_U0                |Stream2Mem_Batch                                                                                |   768|
|23    |        grp_Stream2Mem_64u_8u_s_fu_68    |Stream2Mem_64u_8u_s                                                                             |   158|
|24    |        grp_Stream2Mem_fu_58             |Stream2Mem                                                                                      |   404|
|25    |      StreamingDataWidthCo_1_U0          |StreamingDataWidthCo_1                                                                          |   203|
|26    |      StreamingDataWidthCo_U0            |StreamingDataWidthCo                                                                            |   381|
|27    |      inter0_V_V_U                       |fifo_w32_d16_A                                                                                  |    56|
|28    |        U_fifo_w32_d16_A_ram             |fifo_w32_d16_A_shiftReg_579                                                                     |    37|
|29    |      inter1_V_V_U                       |fifo_w64_d8_A                                                                                   |    82|
|30    |        U_fifo_w64_d8_A_ram              |fifo_w64_d8_A_shiftReg                                                                          |    68|
|31    |      inter2_V_V_U                       |fifo_w32_d16_A_565                                                                              |    51|
|32    |        U_fifo_w32_d16_A_ram             |fifo_w32_d16_A_shiftReg                                                                         |    36|
|33    |      memInStrm_V_V_U                    |fifo_w64_d1024_A                                                                                |   275|
|34    |      memOutStrm_V_V_U                   |fifo_w64_d1024_A_566                                                                            |   283|
|35    |      numReps_c17_U                      |fifo_w32_d2_A                                                                                   |   108|
|36    |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_578                                                                      |    97|
|37    |      numReps_c18_U                      |fifo_w32_d2_A_567                                                                               |   106|
|38    |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_577                                                                      |    96|
|39    |      numReps_c19_U                      |fifo_w32_d2_A_568                                                                               |   105|
|40    |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_576                                                                      |    96|
|41    |      numReps_c20_U                      |fifo_w32_d2_A_569                                                                               |   106|
|42    |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_575                                                                      |    96|
|43    |      numReps_c21_U                      |fifo_w32_d2_A_570                                                                               |   105|
|44    |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_574                                                                      |    96|
|45    |      numReps_c22_U                      |fifo_w32_d2_A_571                                                                               |   104|
|46    |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg_573                                                                      |    96|
|47    |      numReps_c_U                        |fifo_w32_d2_A_572                                                                               |   105|
|48    |        U_fifo_w32_d2_A_ram              |fifo_w32_d2_A_shiftReg                                                                          |    96|
|49    |      out_V_offset_c_U                   |fifo_w61_d8_A                                                                                   |    78|
|50    |        U_fifo_w61_d8_A_ram              |fifo_w61_d8_A_shiftReg                                                                          |    64|
|51    |      start_for_Stream2hbi_U             |start_for_Stream2hbi                                                                            |    23|
|52    |      start_for_Streamiibs_U             |start_for_Streamiibs                                                                            |    17|
|53    |      start_for_StreamijbC_U             |start_for_StreamijbC                                                                            |    17|
|54    |      wa_in_m_target_V_V_U               |fifo_w8_d2_A                                                                                    |    32|
|55    |        U_fifo_w8_d2_A_ram               |fifo_w8_d2_A_shiftReg                                                                           |    24|
|56    |      wa_out_m_buffer_V_V_U              |fifo_w16_d2_A                                                                                   |    56|
|57    |        U_fifo_w16_d2_A_ram              |fifo_w16_d2_A_shiftReg                                                                          |    48|
|58    |    lfcw1a1_BBox_control_s_axi_U         |lfcw1a1_BBox_control_s_axi                                                                      |  3930|
|59    |    lfcw1a1_BBox_hostmem_m_axi_U         |lfcw1a1_BBox_hostmem_m_axi                                                                      |  3171|
|60    |      bus_read                           |lfcw1a1_BBox_hostmem_m_axi_read                                                                 |  1664|
|61    |        buff_rdata                       |lfcw1a1_BBox_hostmem_m_axi_buffer__parameterized0                                               |   274|
|62    |        fifo_rctl                        |lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized1_562                                             |    33|
|63    |        fifo_rreq                        |lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized0_563                                             |   233|
|64    |        rs_rdata                         |lfcw1a1_BBox_hostmem_m_axi_reg_slice__parameterized0                                            |   206|
|65    |        rs_rreq                          |lfcw1a1_BBox_hostmem_m_axi_reg_slice_564                                                        |   212|
|66    |      bus_write                          |lfcw1a1_BBox_hostmem_m_axi_write                                                                |  1483|
|67    |        buff_wdata                       |lfcw1a1_BBox_hostmem_m_axi_buffer                                                               |   297|
|68    |        \bus_equal_gen.fifo_burst        |lfcw1a1_BBox_hostmem_m_axi_fifo                                                                 |    35|
|69    |        fifo_resp                        |lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized1                                                 |    41|
|70    |        fifo_resp_to_user                |lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized2                                                 |    16|
|71    |        fifo_wreq                        |lfcw1a1_BBox_hostmem_m_axi_fifo__parameterized0                                                 |   216|
|72    |        rs_wreq                          |lfcw1a1_BBox_hostmem_m_axi_reg_slice                                                            |   141|
|73    |      wreq_throttl                       |lfcw1a1_BBox_hostmem_m_axi_throttl                                                              |    24|
|74    |    threshs0_m_threshold_10_U            |lfcw1a1_BBox_threQgW                                                                            |    32|
|75    |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_561                                                                    |    32|
|76    |    threshs0_m_threshold_11_U            |lfcw1a1_BBox_threQgW_0                                                                          |    32|
|77    |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_560                                                                    |    32|
|78    |    threshs0_m_threshold_12_U            |lfcw1a1_BBox_threQgW_1                                                                          |    32|
|79    |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_559                                                                    |    32|
|80    |    threshs0_m_threshold_13_U            |lfcw1a1_BBox_threQgW_2                                                                          |    32|
|81    |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_558                                                                    |    32|
|82    |    threshs0_m_threshold_14_U            |lfcw1a1_BBox_threQgW_3                                                                          |    32|
|83    |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_557                                                                    |    32|
|84    |    threshs0_m_threshold_15_U            |lfcw1a1_BBox_threQgW_4                                                                          |    32|
|85    |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_556                                                                    |    32|
|86    |    threshs0_m_threshold_16_U            |lfcw1a1_BBox_threQgW_5                                                                          |    32|
|87    |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_555                                                                    |    32|
|88    |    threshs0_m_threshold_17_U            |lfcw1a1_BBox_threQgW_6                                                                          |    32|
|89    |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_554                                                                    |    32|
|90    |    threshs0_m_threshold_18_U            |lfcw1a1_BBox_threQgW_7                                                                          |    32|
|91    |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_553                                                                    |    32|
|92    |    threshs0_m_threshold_19_U            |lfcw1a1_BBox_threQgW_8                                                                          |    32|
|93    |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_552                                                                    |    32|
|94    |    threshs0_m_threshold_1_U             |lfcw1a1_BBox_threQgW_9                                                                          |    32|
|95    |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_551                                                                    |    32|
|96    |    threshs0_m_threshold_20_U            |lfcw1a1_BBox_threQgW_10                                                                         |    32|
|97    |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_550                                                                    |    32|
|98    |    threshs0_m_threshold_21_U            |lfcw1a1_BBox_threQgW_11                                                                         |    32|
|99    |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_549                                                                    |    32|
|100   |    threshs0_m_threshold_22_U            |lfcw1a1_BBox_threQgW_12                                                                         |    32|
|101   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_548                                                                    |    32|
|102   |    threshs0_m_threshold_23_U            |lfcw1a1_BBox_threQgW_13                                                                         |    32|
|103   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_547                                                                    |    32|
|104   |    threshs0_m_threshold_24_U            |lfcw1a1_BBox_threQgW_14                                                                         |    32|
|105   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_546                                                                    |    32|
|106   |    threshs0_m_threshold_25_U            |lfcw1a1_BBox_threQgW_15                                                                         |    32|
|107   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_545                                                                    |    32|
|108   |    threshs0_m_threshold_26_U            |lfcw1a1_BBox_threQgW_16                                                                         |    32|
|109   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_544                                                                    |    32|
|110   |    threshs0_m_threshold_27_U            |lfcw1a1_BBox_threQgW_17                                                                         |    32|
|111   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_543                                                                    |    32|
|112   |    threshs0_m_threshold_28_U            |lfcw1a1_BBox_threQgW_18                                                                         |    32|
|113   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_542                                                                    |    32|
|114   |    threshs0_m_threshold_29_U            |lfcw1a1_BBox_threQgW_19                                                                         |    32|
|115   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_541                                                                    |    32|
|116   |    threshs0_m_threshold_2_U             |lfcw1a1_BBox_threQgW_20                                                                         |    32|
|117   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_540                                                                    |    32|
|118   |    threshs0_m_threshold_30_U            |lfcw1a1_BBox_threQgW_21                                                                         |    32|
|119   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_539                                                                    |    32|
|120   |    threshs0_m_threshold_31_U            |lfcw1a1_BBox_threQgW_22                                                                         |    32|
|121   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_538                                                                    |    32|
|122   |    threshs0_m_threshold_3_U             |lfcw1a1_BBox_threQgW_23                                                                         |    32|
|123   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_537                                                                    |    32|
|124   |    threshs0_m_threshold_4_U             |lfcw1a1_BBox_threQgW_24                                                                         |    32|
|125   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_536                                                                    |    32|
|126   |    threshs0_m_threshold_5_U             |lfcw1a1_BBox_threQgW_25                                                                         |    32|
|127   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_535                                                                    |    32|
|128   |    threshs0_m_threshold_6_U             |lfcw1a1_BBox_threQgW_26                                                                         |    32|
|129   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_534                                                                    |    32|
|130   |    threshs0_m_threshold_7_U             |lfcw1a1_BBox_threQgW_27                                                                         |    32|
|131   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_533                                                                    |    32|
|132   |    threshs0_m_threshold_8_U             |lfcw1a1_BBox_threQgW_28                                                                         |    32|
|133   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_532                                                                    |    32|
|134   |    threshs0_m_threshold_9_U             |lfcw1a1_BBox_threQgW_29                                                                         |    32|
|135   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_531                                                                    |    32|
|136   |    threshs0_m_threshold_U               |lfcw1a1_BBox_threQgW_30                                                                         |    32|
|137   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_530                                                                    |    32|
|138   |    threshs1_m_threshold_10_U            |lfcw1a1_BBox_threcow                                                                            |    32|
|139   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_529                                                                    |    32|
|140   |    threshs1_m_threshold_11_U            |lfcw1a1_BBox_threcow_31                                                                         |    32|
|141   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_528                                                                    |    32|
|142   |    threshs1_m_threshold_12_U            |lfcw1a1_BBox_threcow_32                                                                         |    32|
|143   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_527                                                                    |    32|
|144   |    threshs1_m_threshold_13_U            |lfcw1a1_BBox_threcow_33                                                                         |    32|
|145   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_526                                                                    |    32|
|146   |    threshs1_m_threshold_14_U            |lfcw1a1_BBox_threcow_34                                                                         |    32|
|147   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_525                                                                    |    32|
|148   |    threshs1_m_threshold_15_U            |lfcw1a1_BBox_threcow_35                                                                         |    32|
|149   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_524                                                                    |    32|
|150   |    threshs1_m_threshold_16_U            |lfcw1a1_BBox_threcow_36                                                                         |    32|
|151   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_523                                                                    |    32|
|152   |    threshs1_m_threshold_17_U            |lfcw1a1_BBox_threcow_37                                                                         |    32|
|153   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_522                                                                    |    32|
|154   |    threshs1_m_threshold_18_U            |lfcw1a1_BBox_threcow_38                                                                         |    32|
|155   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_521                                                                    |    32|
|156   |    threshs1_m_threshold_19_U            |lfcw1a1_BBox_threcow_39                                                                         |    32|
|157   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_520                                                                    |    32|
|158   |    threshs1_m_threshold_1_U             |lfcw1a1_BBox_threcow_40                                                                         |    32|
|159   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_519                                                                    |    32|
|160   |    threshs1_m_threshold_20_U            |lfcw1a1_BBox_threcow_41                                                                         |    32|
|161   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_518                                                                    |    32|
|162   |    threshs1_m_threshold_21_U            |lfcw1a1_BBox_threcow_42                                                                         |    32|
|163   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_517                                                                    |    32|
|164   |    threshs1_m_threshold_22_U            |lfcw1a1_BBox_threcow_43                                                                         |    32|
|165   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_516                                                                    |    32|
|166   |    threshs1_m_threshold_23_U            |lfcw1a1_BBox_threcow_44                                                                         |    32|
|167   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_515                                                                    |    32|
|168   |    threshs1_m_threshold_24_U            |lfcw1a1_BBox_threcow_45                                                                         |    32|
|169   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_514                                                                    |    32|
|170   |    threshs1_m_threshold_25_U            |lfcw1a1_BBox_threcow_46                                                                         |    32|
|171   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_513                                                                    |    32|
|172   |    threshs1_m_threshold_26_U            |lfcw1a1_BBox_threcow_47                                                                         |    32|
|173   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_512                                                                    |    32|
|174   |    threshs1_m_threshold_27_U            |lfcw1a1_BBox_threcow_48                                                                         |    32|
|175   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_511                                                                    |    32|
|176   |    threshs1_m_threshold_28_U            |lfcw1a1_BBox_threcow_49                                                                         |    32|
|177   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_510                                                                    |    32|
|178   |    threshs1_m_threshold_29_U            |lfcw1a1_BBox_threcow_50                                                                         |    32|
|179   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_509                                                                    |    32|
|180   |    threshs1_m_threshold_2_U             |lfcw1a1_BBox_threcow_51                                                                         |    32|
|181   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_508                                                                    |    32|
|182   |    threshs1_m_threshold_30_U            |lfcw1a1_BBox_threcow_52                                                                         |    32|
|183   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_507                                                                    |    32|
|184   |    threshs1_m_threshold_31_U            |lfcw1a1_BBox_threcow_53                                                                         |    32|
|185   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_506                                                                    |    32|
|186   |    threshs1_m_threshold_32_U            |lfcw1a1_BBox_threcow_54                                                                         |    32|
|187   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_505                                                                    |    32|
|188   |    threshs1_m_threshold_33_U            |lfcw1a1_BBox_threcow_55                                                                         |    32|
|189   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_504                                                                    |    32|
|190   |    threshs1_m_threshold_34_U            |lfcw1a1_BBox_threcow_56                                                                         |    32|
|191   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_503                                                                    |    32|
|192   |    threshs1_m_threshold_35_U            |lfcw1a1_BBox_threcow_57                                                                         |    32|
|193   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_502                                                                    |    32|
|194   |    threshs1_m_threshold_36_U            |lfcw1a1_BBox_threcow_58                                                                         |    32|
|195   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_501                                                                    |    32|
|196   |    threshs1_m_threshold_37_U            |lfcw1a1_BBox_threcow_59                                                                         |    32|
|197   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_500                                                                    |    32|
|198   |    threshs1_m_threshold_38_U            |lfcw1a1_BBox_threcow_60                                                                         |    32|
|199   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_499                                                                    |    32|
|200   |    threshs1_m_threshold_39_U            |lfcw1a1_BBox_threcow_61                                                                         |    32|
|201   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_498                                                                    |    32|
|202   |    threshs1_m_threshold_3_U             |lfcw1a1_BBox_threcow_62                                                                         |    32|
|203   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_497                                                                    |    32|
|204   |    threshs1_m_threshold_40_U            |lfcw1a1_BBox_threcow_63                                                                         |    32|
|205   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_496                                                                    |    32|
|206   |    threshs1_m_threshold_41_U            |lfcw1a1_BBox_threcow_64                                                                         |    32|
|207   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_495                                                                    |    32|
|208   |    threshs1_m_threshold_42_U            |lfcw1a1_BBox_threcow_65                                                                         |    32|
|209   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_494                                                                    |    32|
|210   |    threshs1_m_threshold_43_U            |lfcw1a1_BBox_threcow_66                                                                         |    32|
|211   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_493                                                                    |    32|
|212   |    threshs1_m_threshold_44_U            |lfcw1a1_BBox_threcow_67                                                                         |    32|
|213   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_492                                                                    |    32|
|214   |    threshs1_m_threshold_45_U            |lfcw1a1_BBox_threcow_68                                                                         |    32|
|215   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_491                                                                    |    32|
|216   |    threshs1_m_threshold_46_U            |lfcw1a1_BBox_threcow_69                                                                         |    32|
|217   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_490                                                                    |    32|
|218   |    threshs1_m_threshold_47_U            |lfcw1a1_BBox_threcow_70                                                                         |    32|
|219   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_489                                                                    |    32|
|220   |    threshs1_m_threshold_48_U            |lfcw1a1_BBox_threcow_71                                                                         |    32|
|221   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_488                                                                    |    32|
|222   |    threshs1_m_threshold_49_U            |lfcw1a1_BBox_threcow_72                                                                         |    32|
|223   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_487                                                                    |    32|
|224   |    threshs1_m_threshold_4_U             |lfcw1a1_BBox_threcow_73                                                                         |    32|
|225   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_486                                                                    |    32|
|226   |    threshs1_m_threshold_50_U            |lfcw1a1_BBox_threcow_74                                                                         |    32|
|227   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_485                                                                    |    32|
|228   |    threshs1_m_threshold_51_U            |lfcw1a1_BBox_threcow_75                                                                         |    32|
|229   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_484                                                                    |    32|
|230   |    threshs1_m_threshold_52_U            |lfcw1a1_BBox_threcow_76                                                                         |    32|
|231   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_483                                                                    |    32|
|232   |    threshs1_m_threshold_53_U            |lfcw1a1_BBox_threcow_77                                                                         |    32|
|233   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_482                                                                    |    32|
|234   |    threshs1_m_threshold_54_U            |lfcw1a1_BBox_threcow_78                                                                         |    32|
|235   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_481                                                                    |    32|
|236   |    threshs1_m_threshold_55_U            |lfcw1a1_BBox_threcow_79                                                                         |    32|
|237   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_480                                                                    |    32|
|238   |    threshs1_m_threshold_56_U            |lfcw1a1_BBox_threcow_80                                                                         |    32|
|239   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_479                                                                    |    32|
|240   |    threshs1_m_threshold_57_U            |lfcw1a1_BBox_threcow_81                                                                         |    32|
|241   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_478                                                                    |    32|
|242   |    threshs1_m_threshold_58_U            |lfcw1a1_BBox_threcow_82                                                                         |    32|
|243   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_477                                                                    |    32|
|244   |    threshs1_m_threshold_59_U            |lfcw1a1_BBox_threcow_83                                                                         |    32|
|245   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_476                                                                    |    32|
|246   |    threshs1_m_threshold_5_U             |lfcw1a1_BBox_threcow_84                                                                         |    32|
|247   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_475                                                                    |    32|
|248   |    threshs1_m_threshold_60_U            |lfcw1a1_BBox_threcow_85                                                                         |    32|
|249   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_474                                                                    |    32|
|250   |    threshs1_m_threshold_61_U            |lfcw1a1_BBox_threcow_86                                                                         |    32|
|251   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_473                                                                    |    32|
|252   |    threshs1_m_threshold_62_U            |lfcw1a1_BBox_threcow_87                                                                         |    32|
|253   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_472                                                                    |    32|
|254   |    threshs1_m_threshold_63_U            |lfcw1a1_BBox_threcow_88                                                                         |    32|
|255   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_471                                                                    |    32|
|256   |    threshs1_m_threshold_6_U             |lfcw1a1_BBox_threcow_89                                                                         |    32|
|257   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_470                                                                    |    32|
|258   |    threshs1_m_threshold_7_U             |lfcw1a1_BBox_threcow_90                                                                         |    32|
|259   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_469                                                                    |    32|
|260   |    threshs1_m_threshold_8_U             |lfcw1a1_BBox_threcow_91                                                                         |    32|
|261   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_468                                                                    |    32|
|262   |    threshs1_m_threshold_9_U             |lfcw1a1_BBox_threcow_92                                                                         |    32|
|263   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram_467                                                                    |    32|
|264   |    threshs1_m_threshold_U               |lfcw1a1_BBox_threcow_93                                                                         |    32|
|265   |      lfcw1a1_BBox_threcow_ram_U         |lfcw1a1_BBox_threcow_ram                                                                        |    32|
|266   |    threshs2_m_threshold_10_U            |lfcw1a1_BBox_threQgW_94                                                                         |    32|
|267   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_466                                                                    |    32|
|268   |    threshs2_m_threshold_11_U            |lfcw1a1_BBox_threQgW_95                                                                         |    32|
|269   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_465                                                                    |    32|
|270   |    threshs2_m_threshold_12_U            |lfcw1a1_BBox_threQgW_96                                                                         |    32|
|271   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_464                                                                    |    32|
|272   |    threshs2_m_threshold_13_U            |lfcw1a1_BBox_threQgW_97                                                                         |    32|
|273   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_463                                                                    |    32|
|274   |    threshs2_m_threshold_14_U            |lfcw1a1_BBox_threQgW_98                                                                         |    32|
|275   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_462                                                                    |    32|
|276   |    threshs2_m_threshold_15_U            |lfcw1a1_BBox_threQgW_99                                                                         |    32|
|277   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_461                                                                    |    32|
|278   |    threshs2_m_threshold_16_U            |lfcw1a1_BBox_threQgW_100                                                                        |    32|
|279   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_460                                                                    |    32|
|280   |    threshs2_m_threshold_17_U            |lfcw1a1_BBox_threQgW_101                                                                        |    32|
|281   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_459                                                                    |    32|
|282   |    threshs2_m_threshold_18_U            |lfcw1a1_BBox_threQgW_102                                                                        |    32|
|283   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_458                                                                    |    32|
|284   |    threshs2_m_threshold_19_U            |lfcw1a1_BBox_threQgW_103                                                                        |    32|
|285   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_457                                                                    |    32|
|286   |    threshs2_m_threshold_1_U             |lfcw1a1_BBox_threQgW_104                                                                        |    32|
|287   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_456                                                                    |    32|
|288   |    threshs2_m_threshold_20_U            |lfcw1a1_BBox_threQgW_105                                                                        |    32|
|289   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_455                                                                    |    32|
|290   |    threshs2_m_threshold_21_U            |lfcw1a1_BBox_threQgW_106                                                                        |    32|
|291   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_454                                                                    |    32|
|292   |    threshs2_m_threshold_22_U            |lfcw1a1_BBox_threQgW_107                                                                        |    32|
|293   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_453                                                                    |    32|
|294   |    threshs2_m_threshold_23_U            |lfcw1a1_BBox_threQgW_108                                                                        |    32|
|295   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_452                                                                    |    32|
|296   |    threshs2_m_threshold_24_U            |lfcw1a1_BBox_threQgW_109                                                                        |    32|
|297   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_451                                                                    |    32|
|298   |    threshs2_m_threshold_25_U            |lfcw1a1_BBox_threQgW_110                                                                        |    32|
|299   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_450                                                                    |    32|
|300   |    threshs2_m_threshold_26_U            |lfcw1a1_BBox_threQgW_111                                                                        |    32|
|301   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_449                                                                    |    32|
|302   |    threshs2_m_threshold_27_U            |lfcw1a1_BBox_threQgW_112                                                                        |    32|
|303   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_448                                                                    |    32|
|304   |    threshs2_m_threshold_28_U            |lfcw1a1_BBox_threQgW_113                                                                        |    32|
|305   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_447                                                                    |    32|
|306   |    threshs2_m_threshold_29_U            |lfcw1a1_BBox_threQgW_114                                                                        |    32|
|307   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_446                                                                    |    32|
|308   |    threshs2_m_threshold_2_U             |lfcw1a1_BBox_threQgW_115                                                                        |    32|
|309   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_445                                                                    |    32|
|310   |    threshs2_m_threshold_30_U            |lfcw1a1_BBox_threQgW_116                                                                        |    32|
|311   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_444                                                                    |    32|
|312   |    threshs2_m_threshold_31_U            |lfcw1a1_BBox_threQgW_117                                                                        |    32|
|313   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_443                                                                    |    32|
|314   |    threshs2_m_threshold_3_U             |lfcw1a1_BBox_threQgW_118                                                                        |    32|
|315   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_442                                                                    |    32|
|316   |    threshs2_m_threshold_4_U             |lfcw1a1_BBox_threQgW_119                                                                        |    32|
|317   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_441                                                                    |    32|
|318   |    threshs2_m_threshold_5_U             |lfcw1a1_BBox_threQgW_120                                                                        |    32|
|319   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_440                                                                    |    32|
|320   |    threshs2_m_threshold_6_U             |lfcw1a1_BBox_threQgW_121                                                                        |    32|
|321   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_439                                                                    |    32|
|322   |    threshs2_m_threshold_7_U             |lfcw1a1_BBox_threQgW_122                                                                        |    32|
|323   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_438                                                                    |    32|
|324   |    threshs2_m_threshold_8_U             |lfcw1a1_BBox_threQgW_123                                                                        |    32|
|325   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_437                                                                    |    32|
|326   |    threshs2_m_threshold_9_U             |lfcw1a1_BBox_threQgW_124                                                                        |    32|
|327   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram_436                                                                    |    32|
|328   |    threshs2_m_threshold_U               |lfcw1a1_BBox_threQgW_125                                                                        |    32|
|329   |      lfcw1a1_BBox_threQgW_ram_U         |lfcw1a1_BBox_threQgW_ram                                                                        |    32|
|330   |    threshs3_m_threshold_10_U            |lfcw1a1_BBox_threeIT                                                                            |    32|
|331   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_435                                                                    |    32|
|332   |    threshs3_m_threshold_11_U            |lfcw1a1_BBox_threeIT_126                                                                        |    32|
|333   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_434                                                                    |    32|
|334   |    threshs3_m_threshold_12_U            |lfcw1a1_BBox_threeIT_127                                                                        |    32|
|335   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_433                                                                    |    32|
|336   |    threshs3_m_threshold_13_U            |lfcw1a1_BBox_threeIT_128                                                                        |    32|
|337   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_432                                                                    |    32|
|338   |    threshs3_m_threshold_14_U            |lfcw1a1_BBox_threeIT_129                                                                        |    32|
|339   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_431                                                                    |    32|
|340   |    threshs3_m_threshold_15_U            |lfcw1a1_BBox_threeIT_130                                                                        |    32|
|341   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_430                                                                    |    32|
|342   |    threshs3_m_threshold_1_U             |lfcw1a1_BBox_threeIT_131                                                                        |    32|
|343   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_429                                                                    |    32|
|344   |    threshs3_m_threshold_2_U             |lfcw1a1_BBox_threeIT_132                                                                        |    32|
|345   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_428                                                                    |    32|
|346   |    threshs3_m_threshold_3_U             |lfcw1a1_BBox_threeIT_133                                                                        |    32|
|347   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_427                                                                    |    32|
|348   |    threshs3_m_threshold_4_U             |lfcw1a1_BBox_threeIT_134                                                                        |    32|
|349   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_426                                                                    |    32|
|350   |    threshs3_m_threshold_5_U             |lfcw1a1_BBox_threeIT_135                                                                        |    32|
|351   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_425                                                                    |    32|
|352   |    threshs3_m_threshold_6_U             |lfcw1a1_BBox_threeIT_136                                                                        |    32|
|353   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_424                                                                    |    32|
|354   |    threshs3_m_threshold_7_U             |lfcw1a1_BBox_threeIT_137                                                                        |    32|
|355   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_423                                                                    |    32|
|356   |    threshs3_m_threshold_8_U             |lfcw1a1_BBox_threeIT_138                                                                        |    32|
|357   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_422                                                                    |    32|
|358   |    threshs3_m_threshold_9_U             |lfcw1a1_BBox_threeIT_139                                                                        |    32|
|359   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram_421                                                                    |    32|
|360   |    threshs3_m_threshold_U               |lfcw1a1_BBox_threeIT_140                                                                        |    32|
|361   |      lfcw1a1_BBox_threeIT_ram_U         |lfcw1a1_BBox_threeIT_ram                                                                        |    32|
|362   |    weights0_m_weights_V_10_U            |lfcw1a1_BBox_weigkbM                                                                            |    50|
|363   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_420                                                                    |    50|
|364   |    weights0_m_weights_V_11_U            |lfcw1a1_BBox_weigkbM_141                                                                        |    50|
|365   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_419                                                                    |    50|
|366   |    weights0_m_weights_V_12_U            |lfcw1a1_BBox_weigkbM_142                                                                        |    50|
|367   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_418                                                                    |    50|
|368   |    weights0_m_weights_V_13_U            |lfcw1a1_BBox_weigkbM_143                                                                        |    50|
|369   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_417                                                                    |    50|
|370   |    weights0_m_weights_V_14_U            |lfcw1a1_BBox_weigkbM_144                                                                        |    50|
|371   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_416                                                                    |    50|
|372   |    weights0_m_weights_V_15_U            |lfcw1a1_BBox_weigkbM_145                                                                        |    50|
|373   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_415                                                                    |    50|
|374   |    weights0_m_weights_V_16_U            |lfcw1a1_BBox_weigkbM_146                                                                        |    50|
|375   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_414                                                                    |    50|
|376   |    weights0_m_weights_V_17_U            |lfcw1a1_BBox_weigkbM_147                                                                        |    50|
|377   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_413                                                                    |    50|
|378   |    weights0_m_weights_V_18_U            |lfcw1a1_BBox_weigkbM_148                                                                        |    50|
|379   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_412                                                                    |    50|
|380   |    weights0_m_weights_V_19_U            |lfcw1a1_BBox_weigkbM_149                                                                        |    50|
|381   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_411                                                                    |    50|
|382   |    weights0_m_weights_V_1_U             |lfcw1a1_BBox_weigkbM_150                                                                        |    50|
|383   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_410                                                                    |    50|
|384   |    weights0_m_weights_V_20_U            |lfcw1a1_BBox_weigkbM_151                                                                        |    50|
|385   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_409                                                                    |    50|
|386   |    weights0_m_weights_V_21_U            |lfcw1a1_BBox_weigkbM_152                                                                        |    50|
|387   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_408                                                                    |    50|
|388   |    weights0_m_weights_V_22_U            |lfcw1a1_BBox_weigkbM_153                                                                        |    50|
|389   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_407                                                                    |    50|
|390   |    weights0_m_weights_V_23_U            |lfcw1a1_BBox_weigkbM_154                                                                        |    50|
|391   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_406                                                                    |    50|
|392   |    weights0_m_weights_V_24_U            |lfcw1a1_BBox_weigkbM_155                                                                        |    50|
|393   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_405                                                                    |    50|
|394   |    weights0_m_weights_V_25_U            |lfcw1a1_BBox_weigkbM_156                                                                        |    50|
|395   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_404                                                                    |    50|
|396   |    weights0_m_weights_V_26_U            |lfcw1a1_BBox_weigkbM_157                                                                        |    50|
|397   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_403                                                                    |    50|
|398   |    weights0_m_weights_V_27_U            |lfcw1a1_BBox_weigkbM_158                                                                        |    50|
|399   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_402                                                                    |    50|
|400   |    weights0_m_weights_V_28_U            |lfcw1a1_BBox_weigkbM_159                                                                        |    50|
|401   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_401                                                                    |    50|
|402   |    weights0_m_weights_V_29_U            |lfcw1a1_BBox_weigkbM_160                                                                        |    50|
|403   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_400                                                                    |    50|
|404   |    weights0_m_weights_V_2_U             |lfcw1a1_BBox_weigkbM_161                                                                        |    50|
|405   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_399                                                                    |    50|
|406   |    weights0_m_weights_V_30_U            |lfcw1a1_BBox_weigkbM_162                                                                        |    50|
|407   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_398                                                                    |    50|
|408   |    weights0_m_weights_V_31_U            |lfcw1a1_BBox_weigkbM_163                                                                        |    50|
|409   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_397                                                                    |    50|
|410   |    weights0_m_weights_V_3_U             |lfcw1a1_BBox_weigkbM_164                                                                        |    50|
|411   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_396                                                                    |    50|
|412   |    weights0_m_weights_V_4_U             |lfcw1a1_BBox_weigkbM_165                                                                        |    50|
|413   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_395                                                                    |    50|
|414   |    weights0_m_weights_V_5_U             |lfcw1a1_BBox_weigkbM_166                                                                        |    50|
|415   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_394                                                                    |    50|
|416   |    weights0_m_weights_V_6_U             |lfcw1a1_BBox_weigkbM_167                                                                        |    50|
|417   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_393                                                                    |    50|
|418   |    weights0_m_weights_V_7_U             |lfcw1a1_BBox_weigkbM_168                                                                        |    50|
|419   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_392                                                                    |    50|
|420   |    weights0_m_weights_V_8_U             |lfcw1a1_BBox_weigkbM_169                                                                        |    50|
|421   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_391                                                                    |    50|
|422   |    weights0_m_weights_V_9_U             |lfcw1a1_BBox_weigkbM_170                                                                        |    50|
|423   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram_390                                                                    |    50|
|424   |    weights0_m_weights_V_U               |lfcw1a1_BBox_weigkbM_171                                                                        |     2|
|425   |      lfcw1a1_BBox_weigkbM_ram_U         |lfcw1a1_BBox_weigkbM_ram                                                                        |     2|
|426   |    weights1_m_weights_V_10_U            |lfcw1a1_BBox_weigbml                                                                            |    15|
|427   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_389                                                                    |    15|
|428   |    weights1_m_weights_V_11_U            |lfcw1a1_BBox_weigbml_172                                                                        |    15|
|429   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_388                                                                    |    15|
|430   |    weights1_m_weights_V_12_U            |lfcw1a1_BBox_weigbml_173                                                                        |    16|
|431   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_387                                                                    |    16|
|432   |    weights1_m_weights_V_13_U            |lfcw1a1_BBox_weigbml_174                                                                        |    16|
|433   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_386                                                                    |    16|
|434   |    weights1_m_weights_V_14_U            |lfcw1a1_BBox_weigbml_175                                                                        |    16|
|435   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_385                                                                    |    16|
|436   |    weights1_m_weights_V_15_U            |lfcw1a1_BBox_weigbml_176                                                                        |    17|
|437   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_384                                                                    |    17|
|438   |    weights1_m_weights_V_16_U            |lfcw1a1_BBox_weigbml_177                                                                        |     1|
|439   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_383                                                                    |     1|
|440   |    weights1_m_weights_V_17_U            |lfcw1a1_BBox_weigbml_178                                                                        |     1|
|441   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_382                                                                    |     1|
|442   |    weights1_m_weights_V_18_U            |lfcw1a1_BBox_weigbml_179                                                                        |     2|
|443   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_381                                                                    |     2|
|444   |    weights1_m_weights_V_19_U            |lfcw1a1_BBox_weigbml_180                                                                        |     2|
|445   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_380                                                                    |     2|
|446   |    weights1_m_weights_V_1_U             |lfcw1a1_BBox_weigbml_181                                                                        |    15|
|447   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_379                                                                    |    15|
|448   |    weights1_m_weights_V_20_U            |lfcw1a1_BBox_weigbml_182                                                                        |     2|
|449   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_378                                                                    |     2|
|450   |    weights1_m_weights_V_21_U            |lfcw1a1_BBox_weigbml_183                                                                        |     3|
|451   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_377                                                                    |     3|
|452   |    weights1_m_weights_V_22_U            |lfcw1a1_BBox_weigbml_184                                                                        |     3|
|453   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_376                                                                    |     3|
|454   |    weights1_m_weights_V_23_U            |lfcw1a1_BBox_weigbml_185                                                                        |     3|
|455   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_375                                                                    |     3|
|456   |    weights1_m_weights_V_24_U            |lfcw1a1_BBox_weigbml_186                                                                        |     4|
|457   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_374                                                                    |     4|
|458   |    weights1_m_weights_V_25_U            |lfcw1a1_BBox_weigbml_187                                                                        |     4|
|459   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_373                                                                    |     4|
|460   |    weights1_m_weights_V_26_U            |lfcw1a1_BBox_weigbml_188                                                                        |     4|
|461   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_372                                                                    |     4|
|462   |    weights1_m_weights_V_27_U            |lfcw1a1_BBox_weigbml_189                                                                        |     5|
|463   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_371                                                                    |     5|
|464   |    weights1_m_weights_V_28_U            |lfcw1a1_BBox_weigbml_190                                                                        |     5|
|465   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_370                                                                    |     5|
|466   |    weights1_m_weights_V_29_U            |lfcw1a1_BBox_weigbml_191                                                                        |     5|
|467   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_369                                                                    |     5|
|468   |    weights1_m_weights_V_2_U             |lfcw1a1_BBox_weigbml_192                                                                        |     3|
|469   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_368                                                                    |     3|
|470   |    weights1_m_weights_V_30_U            |lfcw1a1_BBox_weigbml_193                                                                        |     5|
|471   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_367                                                                    |     5|
|472   |    weights1_m_weights_V_31_U            |lfcw1a1_BBox_weigbml_194                                                                        |     6|
|473   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_366                                                                    |     6|
|474   |    weights1_m_weights_V_32_U            |lfcw1a1_BBox_weigbml_195                                                                        |     6|
|475   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_365                                                                    |     6|
|476   |    weights1_m_weights_V_33_U            |lfcw1a1_BBox_weigbml_196                                                                        |     6|
|477   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_364                                                                    |     6|
|478   |    weights1_m_weights_V_34_U            |lfcw1a1_BBox_weigbml_197                                                                        |     7|
|479   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_363                                                                    |     7|
|480   |    weights1_m_weights_V_35_U            |lfcw1a1_BBox_weigbml_198                                                                        |     7|
|481   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_362                                                                    |     7|
|482   |    weights1_m_weights_V_36_U            |lfcw1a1_BBox_weigbml_199                                                                        |     7|
|483   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_361                                                                    |     7|
|484   |    weights1_m_weights_V_37_U            |lfcw1a1_BBox_weigbml_200                                                                        |     8|
|485   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_360                                                                    |     8|
|486   |    weights1_m_weights_V_38_U            |lfcw1a1_BBox_weigbml_201                                                                        |     8|
|487   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_359                                                                    |     8|
|488   |    weights1_m_weights_V_39_U            |lfcw1a1_BBox_weigbml_202                                                                        |     8|
|489   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_358                                                                    |     8|
|490   |    weights1_m_weights_V_3_U             |lfcw1a1_BBox_weigbml_203                                                                        |     6|
|491   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_357                                                                    |     6|
|492   |    weights1_m_weights_V_40_U            |lfcw1a1_BBox_weigbml_204                                                                        |     9|
|493   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_356                                                                    |     9|
|494   |    weights1_m_weights_V_41_U            |lfcw1a1_BBox_weigbml_205                                                                        |     9|
|495   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_355                                                                    |     9|
|496   |    weights1_m_weights_V_42_U            |lfcw1a1_BBox_weigbml_206                                                                        |     9|
|497   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_354                                                                    |     9|
|498   |    weights1_m_weights_V_43_U            |lfcw1a1_BBox_weigbml_207                                                                        |    10|
|499   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_353                                                                    |    10|
|500   |    weights1_m_weights_V_44_U            |lfcw1a1_BBox_weigbml_208                                                                        |    10|
|501   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_352                                                                    |    10|
|502   |    weights1_m_weights_V_45_U            |lfcw1a1_BBox_weigbml_209                                                                        |    10|
|503   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_351                                                                    |    10|
|504   |    weights1_m_weights_V_46_U            |lfcw1a1_BBox_weigbml_210                                                                        |    11|
|505   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_350                                                                    |    11|
|506   |    weights1_m_weights_V_47_U            |lfcw1a1_BBox_weigbml_211                                                                        |    11|
|507   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_349                                                                    |    11|
|508   |    weights1_m_weights_V_48_U            |lfcw1a1_BBox_weigbml_212                                                                        |    11|
|509   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_348                                                                    |    11|
|510   |    weights1_m_weights_V_49_U            |lfcw1a1_BBox_weigbml_213                                                                        |    12|
|511   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_347                                                                    |    12|
|512   |    weights1_m_weights_V_4_U             |lfcw1a1_BBox_weigbml_214                                                                        |     9|
|513   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_346                                                                    |     9|
|514   |    weights1_m_weights_V_50_U            |lfcw1a1_BBox_weigbml_215                                                                        |    12|
|515   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_345                                                                    |    12|
|516   |    weights1_m_weights_V_51_U            |lfcw1a1_BBox_weigbml_216                                                                        |    12|
|517   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_344                                                                    |    12|
|518   |    weights1_m_weights_V_52_U            |lfcw1a1_BBox_weigbml_217                                                                        |    12|
|519   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_343                                                                    |    12|
|520   |    weights1_m_weights_V_53_U            |lfcw1a1_BBox_weigbml_218                                                                        |    13|
|521   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_342                                                                    |    13|
|522   |    weights1_m_weights_V_54_U            |lfcw1a1_BBox_weigbml_219                                                                        |    13|
|523   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_341                                                                    |    13|
|524   |    weights1_m_weights_V_55_U            |lfcw1a1_BBox_weigbml_220                                                                        |    13|
|525   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_340                                                                    |    13|
|526   |    weights1_m_weights_V_56_U            |lfcw1a1_BBox_weigbml_221                                                                        |    14|
|527   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_339                                                                    |    14|
|528   |    weights1_m_weights_V_57_U            |lfcw1a1_BBox_weigbml_222                                                                        |    14|
|529   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_338                                                                    |    14|
|530   |    weights1_m_weights_V_58_U            |lfcw1a1_BBox_weigbml_223                                                                        |    14|
|531   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_337                                                                    |    14|
|532   |    weights1_m_weights_V_59_U            |lfcw1a1_BBox_weigbml_224                                                                        |    14|
|533   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_336                                                                    |    14|
|534   |    weights1_m_weights_V_5_U             |lfcw1a1_BBox_weigbml_225                                                                        |    13|
|535   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_335                                                                    |    13|
|536   |    weights1_m_weights_V_60_U            |lfcw1a1_BBox_weigbml_226                                                                        |    14|
|537   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_334                                                                    |    14|
|538   |    weights1_m_weights_V_61_U            |lfcw1a1_BBox_weigbml_227                                                                        |    14|
|539   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_333                                                                    |    14|
|540   |    weights1_m_weights_V_62_U            |lfcw1a1_BBox_weigbml_228                                                                        |    14|
|541   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_332                                                                    |    14|
|542   |    weights1_m_weights_V_63_U            |lfcw1a1_BBox_weigbml_229                                                                        |    14|
|543   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_331                                                                    |    14|
|544   |    weights1_m_weights_V_6_U             |lfcw1a1_BBox_weigbml_230                                                                        |    14|
|545   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_330                                                                    |    14|
|546   |    weights1_m_weights_V_7_U             |lfcw1a1_BBox_weigbml_231                                                                        |    14|
|547   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_329                                                                    |    14|
|548   |    weights1_m_weights_V_8_U             |lfcw1a1_BBox_weigbml_232                                                                        |    15|
|549   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_328                                                                    |    15|
|550   |    weights1_m_weights_V_9_U             |lfcw1a1_BBox_weigbml_233                                                                        |    15|
|551   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram_327                                                                    |    15|
|552   |    weights1_m_weights_V_U               |lfcw1a1_BBox_weigbml_234                                                                        |     2|
|553   |      lfcw1a1_BBox_weigbml_ram_U         |lfcw1a1_BBox_weigbml_ram                                                                        |     2|
|554   |    weights2_m_weights_V_10_U            |lfcw1a1_BBox_weigdqG                                                                            |    50|
|555   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_326                                                                    |    50|
|556   |    weights2_m_weights_V_11_U            |lfcw1a1_BBox_weigdqG_235                                                                        |    50|
|557   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_325                                                                    |    50|
|558   |    weights2_m_weights_V_12_U            |lfcw1a1_BBox_weigdqG_236                                                                        |    50|
|559   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_324                                                                    |    50|
|560   |    weights2_m_weights_V_13_U            |lfcw1a1_BBox_weigdqG_237                                                                        |    50|
|561   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_323                                                                    |    50|
|562   |    weights2_m_weights_V_14_U            |lfcw1a1_BBox_weigdqG_238                                                                        |    50|
|563   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_322                                                                    |    50|
|564   |    weights2_m_weights_V_15_U            |lfcw1a1_BBox_weigdqG_239                                                                        |    50|
|565   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_321                                                                    |    50|
|566   |    weights2_m_weights_V_16_U            |lfcw1a1_BBox_weigdqG_240                                                                        |    50|
|567   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_320                                                                    |    50|
|568   |    weights2_m_weights_V_17_U            |lfcw1a1_BBox_weigdqG_241                                                                        |    50|
|569   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_319                                                                    |    50|
|570   |    weights2_m_weights_V_18_U            |lfcw1a1_BBox_weigdqG_242                                                                        |    50|
|571   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_318                                                                    |    50|
|572   |    weights2_m_weights_V_19_U            |lfcw1a1_BBox_weigdqG_243                                                                        |    50|
|573   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_317                                                                    |    50|
|574   |    weights2_m_weights_V_1_U             |lfcw1a1_BBox_weigdqG_244                                                                        |    50|
|575   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_316                                                                    |    50|
|576   |    weights2_m_weights_V_20_U            |lfcw1a1_BBox_weigdqG_245                                                                        |    50|
|577   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_315                                                                    |    50|
|578   |    weights2_m_weights_V_21_U            |lfcw1a1_BBox_weigdqG_246                                                                        |    50|
|579   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_314                                                                    |    50|
|580   |    weights2_m_weights_V_22_U            |lfcw1a1_BBox_weigdqG_247                                                                        |    50|
|581   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_313                                                                    |    50|
|582   |    weights2_m_weights_V_23_U            |lfcw1a1_BBox_weigdqG_248                                                                        |    50|
|583   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_312                                                                    |    50|
|584   |    weights2_m_weights_V_24_U            |lfcw1a1_BBox_weigdqG_249                                                                        |    50|
|585   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_311                                                                    |    50|
|586   |    weights2_m_weights_V_25_U            |lfcw1a1_BBox_weigdqG_250                                                                        |    50|
|587   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_310                                                                    |    50|
|588   |    weights2_m_weights_V_26_U            |lfcw1a1_BBox_weigdqG_251                                                                        |    50|
|589   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_309                                                                    |    50|
|590   |    weights2_m_weights_V_27_U            |lfcw1a1_BBox_weigdqG_252                                                                        |    50|
|591   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_308                                                                    |    50|
|592   |    weights2_m_weights_V_28_U            |lfcw1a1_BBox_weigdqG_253                                                                        |    50|
|593   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_307                                                                    |    50|
|594   |    weights2_m_weights_V_29_U            |lfcw1a1_BBox_weigdqG_254                                                                        |    50|
|595   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_306                                                                    |    50|
|596   |    weights2_m_weights_V_2_U             |lfcw1a1_BBox_weigdqG_255                                                                        |    50|
|597   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_305                                                                    |    50|
|598   |    weights2_m_weights_V_30_U            |lfcw1a1_BBox_weigdqG_256                                                                        |    50|
|599   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_304                                                                    |    50|
|600   |    weights2_m_weights_V_31_U            |lfcw1a1_BBox_weigdqG_257                                                                        |    50|
|601   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_303                                                                    |    50|
|602   |    weights2_m_weights_V_3_U             |lfcw1a1_BBox_weigdqG_258                                                                        |    50|
|603   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_302                                                                    |    50|
|604   |    weights2_m_weights_V_4_U             |lfcw1a1_BBox_weigdqG_259                                                                        |    50|
|605   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_301                                                                    |    50|
|606   |    weights2_m_weights_V_5_U             |lfcw1a1_BBox_weigdqG_260                                                                        |    50|
|607   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_300                                                                    |    50|
|608   |    weights2_m_weights_V_6_U             |lfcw1a1_BBox_weigdqG_261                                                                        |    50|
|609   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_299                                                                    |    50|
|610   |    weights2_m_weights_V_7_U             |lfcw1a1_BBox_weigdqG_262                                                                        |    50|
|611   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_298                                                                    |    50|
|612   |    weights2_m_weights_V_8_U             |lfcw1a1_BBox_weigdqG_263                                                                        |    50|
|613   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_297                                                                    |    50|
|614   |    weights2_m_weights_V_9_U             |lfcw1a1_BBox_weigdqG_264                                                                        |    50|
|615   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram_296                                                                    |    50|
|616   |    weights2_m_weights_V_U               |lfcw1a1_BBox_weigdqG_265                                                                        |    17|
|617   |      lfcw1a1_BBox_weigdqG_ram_U         |lfcw1a1_BBox_weigdqG_ram                                                                        |    17|
|618   |    weights3_m_weights_V_10_U            |lfcw1a1_BBox_weigesQ                                                                            |     3|
|619   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_295                                                                    |     3|
|620   |    weights3_m_weights_V_11_U            |lfcw1a1_BBox_weigesQ_266                                                                        |     3|
|621   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_294                                                                    |     3|
|622   |    weights3_m_weights_V_12_U            |lfcw1a1_BBox_weigesQ_267                                                                        |     3|
|623   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_293                                                                    |     3|
|624   |    weights3_m_weights_V_13_U            |lfcw1a1_BBox_weigesQ_268                                                                        |     3|
|625   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_292                                                                    |     3|
|626   |    weights3_m_weights_V_14_U            |lfcw1a1_BBox_weigesQ_269                                                                        |     3|
|627   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_291                                                                    |     3|
|628   |    weights3_m_weights_V_15_U            |lfcw1a1_BBox_weigesQ_270                                                                        |     3|
|629   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_290                                                                    |     3|
|630   |    weights3_m_weights_V_1_U             |lfcw1a1_BBox_weigesQ_271                                                                        |     3|
|631   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_289                                                                    |     3|
|632   |    weights3_m_weights_V_2_U             |lfcw1a1_BBox_weigesQ_272                                                                        |     3|
|633   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_288                                                                    |     3|
|634   |    weights3_m_weights_V_3_U             |lfcw1a1_BBox_weigesQ_273                                                                        |     3|
|635   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_287                                                                    |     3|
|636   |    weights3_m_weights_V_4_U             |lfcw1a1_BBox_weigesQ_274                                                                        |     3|
|637   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_286                                                                    |     3|
|638   |    weights3_m_weights_V_5_U             |lfcw1a1_BBox_weigesQ_275                                                                        |     3|
|639   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_285                                                                    |     3|
|640   |    weights3_m_weights_V_6_U             |lfcw1a1_BBox_weigesQ_276                                                                        |     3|
|641   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_284                                                                    |     3|
|642   |    weights3_m_weights_V_7_U             |lfcw1a1_BBox_weigesQ_277                                                                        |     3|
|643   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_283                                                                    |     3|
|644   |    weights3_m_weights_V_8_U             |lfcw1a1_BBox_weigesQ_278                                                                        |     3|
|645   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_282                                                                    |     3|
|646   |    weights3_m_weights_V_9_U             |lfcw1a1_BBox_weigesQ_279                                                                        |     3|
|647   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram_281                                                                    |     3|
|648   |    weights3_m_weights_V_U               |lfcw1a1_BBox_weigesQ_280                                                                        |     6|
|649   |      lfcw1a1_BBox_weigesQ_ram_U         |lfcw1a1_BBox_weigesQ_ram                                                                        |     6|
+------+-----------------------------------------+------------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:15:08 ; elapsed = 00:18:06 . Memory (MB): peak = 2585.180 ; gain = 1701.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 381 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:14:06 ; elapsed = 00:17:37 . Memory (MB): peak = 2585.180 ; gain = 870.723
Synthesis Optimization Complete : Time (s): cpu = 00:15:08 ; elapsed = 00:18:07 . Memory (MB): peak = 2585.180 ; gain = 1701.781
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2773 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_10_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_10_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_11_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_11_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_12_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_12_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_13_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_13_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_14_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_14_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_15_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_15_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_16_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_16_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_17_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_17_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_18_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_18_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_19_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_19_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_1_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_1_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_20_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_20_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_21_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_21_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_22_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_22_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_23_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_23_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_24_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_24_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_25_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_25_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_26_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_26_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_27_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_27_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_28_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_28_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_29_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_29_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_2_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_2_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_30_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_30_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_31_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_31_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_3_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_3_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_4_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_4_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_5_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_5_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_6_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_6_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_7_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_7_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_8_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_8_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_9_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_9_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights0_m_weights_V_U/lfcw1a1_BBox_weigkbM_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_10_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_11_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_12_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_13_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_14_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_15_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_16_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_17_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_18_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_19_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_1_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_20_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_21_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_22_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_23_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_24_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_25_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_26_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_27_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_28_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_29_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_2_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_30_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_31_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_32_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_33_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_34_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_35_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_36_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_37_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_38_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_39_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_3_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_40_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_41_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/weights1_m_weights_V_42_U/lfcw1a1_BBox_weigbml_ram_U/ram_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2308 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 1280 instances
  RAM32X1S => RAM32X1S (RAMS32): 1024 instances

INFO: [Common 17-83] Releasing license: Synthesis
567 Infos, 356 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:15:25 ; elapsed = 00:18:25 . Memory (MB): peak = 2585.180 ; gain = 1701.781
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.runs/lfcw1a1_BBox_0_synth_1/lfcw1a1_BBox_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2585.180 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2585.180 ; gain = 0.000
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.srcs/sources_1/ip/lfcw1a1_BBox_0/lfcw1a1_BBox_0.xci
INFO: [Coretcl 2-1174] Renamed 644 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Adam/Documents/Vivado_Projects/IoT-Redeaux/Wrapped/lfcW1A1/lfcW1A1.runs/lfcw1a1_BBox_0_synth_1/lfcw1a1_BBox_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2585.180 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file lfcw1a1_BBox_0_utilization_synth.rpt -pb lfcw1a1_BBox_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.460 . Memory (MB): peak = 2585.180 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2585.180 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 24 03:42:15 2019...
