$date
	Thu Mar 27 14:19:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module part5_TB $end
$var wire 7 ! output_7seg [6:0] $end
$var reg 2 " S [1:0] $end
$var reg 2 # U [1:0] $end
$var reg 2 $ V [1:0] $end
$var reg 2 % W [1:0] $end
$var reg 2 & X [1:0] $end
$var reg 4 ' count [3:0] $end
$scope module instantiate_p5 $end
$var wire 2 ( s [1:0] $end
$var wire 2 ) u [1:0] $end
$var wire 2 * v [1:0] $end
$var wire 2 + w [1:0] $end
$var wire 2 , x [1:0] $end
$var wire 2 - temp [1:0] $end
$var wire 7 . chosen_7segCode [6:0] $end
$scope module part3 $end
$var wire 2 / s [1:0] $end
$var wire 2 0 u [1:0] $end
$var wire 2 1 v [1:0] $end
$var wire 2 2 w [1:0] $end
$var wire 2 3 x [1:0] $end
$var reg 2 4 m [1:0] $end
$var reg 2 5 t1 [1:0] $end
$var reg 2 6 t2 [1:0] $end
$upscope $end
$scope module part4 $end
$var wire 2 7 code [1:0] $end
$var reg 7 8 decoded_output [6:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b111 8
b0 7
b10 6
b0 5
b0 4
b11 3
b10 2
b1 1
b0 0
b0 /
b111 .
b0 -
b11 ,
b10 +
b1 *
b0 )
b0 (
b0 '
b11 &
b10 %
b1 $
b0 #
b0 "
b111 !
$end
#50000
b1110000 !
b1110000 .
b1110000 8
b1 -
b1 4
b1 7
b11 6
b1 5
b0 &
b0 ,
b0 3
b11 %
b11 +
b11 2
b10 $
b10 *
b10 1
b1 #
b1 )
b1 0
b1 '
#100000
b1100011 !
b1100011 .
b1100011 8
b11 -
b11 4
b11 7
b1 6
b11 5
b1 &
b1 ,
b1 3
b0 %
b0 +
b0 2
b11 $
b11 *
b11 1
b10 #
b10 )
b10 0
b1 "
b1 (
b1 /
b10 '
#150000
b1110000 !
b1110000 .
b1110000 8
b1 -
b1 4
b1 7
b10 &
b10 ,
b10 3
b1 %
b1 +
b1 2
b0 $
b0 *
b0 1
b11 #
b11 )
b11 0
b10 "
b10 (
b10 /
b11 '
#200000
b1100011 !
b1100011 .
b1100011 8
b11 -
b11 4
b11 7
b11 6
b1 5
b11 &
b11 ,
b11 3
b10 %
b10 +
b10 2
b1 $
b1 *
b1 1
b0 #
b0 )
b0 0
b11 "
b11 (
b11 /
b100 '
#250000
b111 !
b111 .
b111 8
b0 -
b0 4
b0 7
b0 6
b0 5
b0 &
b0 ,
b0 3
b0 %
b0 +
b0 2
b0 $
b0 *
b0 1
b0 "
b0 (
b0 /
b101 '
#300000
b110 '
#350000
b111 '
#400000
b1000 '
#450000
b1001 '
#500000
b1010 '
