#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5634769f41f0 .scope module, "top" "top" 2 33;
 .timescale 0 0;
v0x563476a2b0f0_0 .net "clk", 0 0, v0x5634769efb90_0;  1 drivers
S_0x5634769f5560 .scope module, "CLK" "clkGen" 2 35, 2 17 0, S_0x5634769f41f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
v0x5634769e6100_0 .var *"_s0", 0 0; Local signal
v0x5634769efb90_0 .var "out", 0 0;
S_0x563476a12ee0 .scope module, "CPU" "cpu" 2 36, 3 30 0, S_0x5634769f41f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
P_0x5634769fe9a0 .param/str "IM_DATA" 0 3 34, "./examples_binary/ex_M1_plus_M2_to_M3.txt";
P_0x5634769fe9e0 .param/l "NMEM" 0 3 33, +C4<00000000000000000000000000010100>;
L_0x7fc74e172a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x563476a41ef0 .functor XNOR 1, L_0x563476a415a0, L_0x7fc74e172a38, C4<0>, C4<0>;
L_0x7fc74e172018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563476a25d80_0 .net/2u *"_s0", 31 0, L_0x7fc74e172018;  1 drivers
v0x563476a25e80_0 .net/2u *"_s144", 0 0, L_0x7fc74e172a38;  1 drivers
v0x563476a25f60_0 .net *"_s146", 0 0, L_0x563476a41ef0;  1 drivers
v0x563476a26000_0 .net *"_s17", 3 0, L_0x563476a3bbb0;  1 drivers
v0x563476a260e0_0 .net *"_s19", 25 0, L_0x563476a3bca0;  1 drivers
L_0x7fc74e1720a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563476a26210_0 .net/2u *"_s20", 1 0, L_0x7fc74e1720a8;  1 drivers
v0x563476a262f0_0 .net *"_s25", 0 0, L_0x563476a3c020;  1 drivers
v0x563476a263d0_0 .net *"_s26", 15 0, L_0x563476a3c0c0;  1 drivers
v0x563476a264b0_0 .net *"_s29", 15 0, L_0x563476a3c2e0;  1 drivers
v0x563476a26590_0 .net *"_s47", 29 0, L_0x563476a3c990;  1 drivers
L_0x7fc74e172180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563476a26670_0 .net/2u *"_s48", 1 0, L_0x7fc74e172180;  1 drivers
v0x563476a26750_0 .net "aluctl", 3 0, v0x563476a15640_0;  1 drivers
v0x563476a26810_0 .net "aluop", 1 0, v0x563476a17b60_0;  1 drivers
v0x563476a268d0_0 .net "aluop_s3", 1 0, L_0x563476a3d950;  1 drivers
v0x563476a26970_0 .net "alurslt", 31 0, v0x563476a14e90_0;  1 drivers
v0x563476a26a40_0 .net "alurslt_s4", 31 0, L_0x563476a40950;  1 drivers
v0x563476a26b10_0 .net "alurslt_s5", 31 0, v0x563476a1ae20_0;  1 drivers
v0x563476a26cf0_0 .net "alusrc", 0 0, v0x563476a17c60_0;  1 drivers
v0x563476a26dc0_0 .net "alusrc_data2", 31 0, L_0x563476a3e900;  1 drivers
v0x563476a26e90_0 .net "alusrc_s3", 0 0, L_0x563476a3db90;  1 drivers
v0x563476a26f30_0 .net "baddr_s2", 31 0, L_0x563476a3cf80;  1 drivers
v0x563476a27000_0 .net "baddr_s3", 31 0, v0x563476a15f20_0;  1 drivers
v0x563476a270f0_0 .net "baddr_s4", 31 0, v0x563476a16770_0;  1 drivers
v0x563476a271b0_0 .net "branch_eq_s2", 0 0, v0x563476a17d20_0;  1 drivers
v0x563476a27280_0 .net "branch_eq_s3", 0 0, L_0x563476a3de80;  1 drivers
v0x563476a27320_0 .net "branch_eq_s4", 0 0, L_0x563476a40ed0;  1 drivers
v0x563476a273c0_0 .net "branch_ne_s2", 0 0, v0x563476a17dc0_0;  1 drivers
v0x563476a27490_0 .net "branch_ne_s3", 0 0, L_0x563476a3df20;  1 drivers
v0x563476a27530_0 .net "branch_ne_s4", 0 0, L_0x563476a410f0;  1 drivers
v0x563476a275f0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
v0x563476a27690_0 .var "clock_counter", 5 0;
v0x563476a27770_0 .net "data1", 31 0, v0x563476a236f0_0;  1 drivers
v0x563476a27860_0 .net "data1_s3", 31 0, L_0x563476a3c680;  1 drivers
v0x563476a27b30_0 .net "data2", 31 0, v0x563476a237f0_0;  1 drivers
v0x563476a27c20_0 .net "data2_s3", 31 0, L_0x563476a3c7b0;  1 drivers
v0x563476a27ce0_0 .net "data2_s4", 31 0, v0x563476a1b620_0;  1 drivers
v0x563476a27df0_0 .var "flush_s1", 0 0;
v0x563476a27ee0_0 .var "flush_s2", 0 0;
v0x563476a27f80_0 .var "flush_s3", 0 0;
v0x563476a28020_0 .var "forward_a", 1 0;
v0x563476a28100_0 .var "forward_b", 1 0;
v0x563476a281e0_0 .net "funct", 5 0, L_0x563476a3ebe0;  1 drivers
v0x563476a282a0_0 .var "fw_data1_s3", 31 0;
v0x563476a28340_0 .var "fw_data2_s3", 31 0;
v0x563476a28410_0 .net "imm", 15 0, L_0x563476a3ba30;  1 drivers
v0x563476a284d0_0 .net "inst", 31 0, L_0x56347694bf50;  1 drivers
v0x563476a285e0_0 .net "inst_s2", 31 0, v0x563476a24c20_0;  1 drivers
v0x563476a286a0_0 .net "jaddr_s2", 31 0, L_0x563476a3be50;  1 drivers
v0x563476a28770_0 .net "jaddr_s3", 31 0, v0x563476a1be30_0;  1 drivers
v0x563476a28860_0 .net "jaddr_s4", 31 0, v0x563476a1c640_0;  1 drivers
v0x563476a28920_0 .net "jump_s2", 0 0, v0x563476a17e80_0;  1 drivers
v0x563476a28a10_0 .net "jump_s3", 0 0, v0x563476a1cde0_0;  1 drivers
v0x563476a28b00_0 .net "jump_s4", 0 0, v0x563476a1d5d0_0;  1 drivers
v0x563476a28ba0_0 .net "memread", 0 0, v0x563476a17f90_0;  1 drivers
v0x563476a28c40_0 .net "memread_s3", 0 0, L_0x563476a3d550;  1 drivers
v0x563476a28ce0_0 .net "memread_s4", 0 0, L_0x563476a3e550;  1 drivers
v0x563476a28db0_0 .net "memtoreg", 0 0, v0x563476a18050_0;  1 drivers
v0x563476a28e80_0 .net "memtoreg_s3", 0 0, L_0x563476a3d7c0;  1 drivers
v0x563476a28f20_0 .net "memtoreg_s4", 0 0, L_0x563476a3e010;  1 drivers
v0x563476a28fc0_0 .net "memtoreg_s5", 0 0, L_0x563476a415a0;  1 drivers
v0x563476a29060_0 .net "memwrite", 0 0, v0x563476a18110_0;  1 drivers
v0x563476a29130_0 .net "memwrite_s3", 0 0, L_0x563476a3d720;  1 drivers
v0x563476a291d0_0 .net "memwrite_s4", 0 0, L_0x563476a3e780;  1 drivers
v0x563476a292a0_0 .net "opcode", 5 0, L_0x563476a3b690;  1 drivers
v0x563476a29370_0 .var "pc", 31 0;
v0x563476a29850_0 .net "pc4", 31 0, L_0x563476a3b1a0;  1 drivers
v0x563476a29920_0 .net "pc4_s2", 31 0, v0x563476a253d0_0;  1 drivers
v0x563476a29a10_0 .net "pc4_s3", 31 0, v0x563476a1dee0_0;  1 drivers
v0x563476a29ab0_0 .var "pcsrc", 0 0;
v0x563476a29b50_0 .net "rd", 4 0, L_0x563476a3b990;  1 drivers
v0x563476a29c30_0 .net "rd_s3", 4 0, L_0x563476a3cb00;  1 drivers
v0x563476a29d10_0 .net "rdata", 31 0, L_0x563476a41a40;  1 drivers
v0x563476a29e20_0 .net "rdata_s5", 31 0, v0x563476a1e710_0;  1 drivers
v0x563476a29ee0_0 .net "regdst", 0 0, v0x563476a18340_0;  1 drivers
v0x563476a29fb0_0 .net "regdst_s3", 0 0, L_0x563476a3d4b0;  1 drivers
v0x563476a2a050_0 .net "regwrite", 0 0, v0x563476a18400_0;  1 drivers
v0x563476a2a120_0 .net "regwrite_s3", 0 0, L_0x563476a3d9f0;  1 drivers
v0x563476a2a1c0_0 .net "regwrite_s4", 0 0, L_0x563476a3e380;  1 drivers
v0x563476a2a260_0 .net "regwrite_s5", 0 0, L_0x563476a414b0;  1 drivers
v0x563476a2a330_0 .net "rs", 4 0, L_0x563476a3b7d0;  1 drivers
v0x563476a2a420_0 .net "rs_s3", 4 0, v0x563476a25bf0_0;  1 drivers
v0x563476a2a4e0_0 .net "rt", 4 0, L_0x563476a3b870;  1 drivers
v0x563476a2a5b0_0 .net "rt_s3", 4 0, L_0x563476a3ca30;  1 drivers
v0x563476a2a670_0 .net "seimm", 31 0, L_0x563476a3c380;  1 drivers
v0x563476a2a760_0 .net "seimm_s3", 31 0, v0x563476a20e90_0;  1 drivers
v0x563476a2a830_0 .net "seimm_sl2", 31 0, L_0x563476a3cd50;  1 drivers
v0x563476a2a8f0_0 .net "shamt", 4 0, L_0x563476a3bb10;  1 drivers
v0x563476a2a9d0_0 .var "stall_s1_s2", 0 0;
v0x563476a2ab80_0 .net "wrdata_s5", 31 0, L_0x563476a42030;  1 drivers
v0x563476a2ac70_0 .net "wrreg", 4 0, L_0x563476a40a40;  1 drivers
v0x563476a2ad40_0 .net "wrreg_s4", 4 0, v0x563476a21ed0_0;  1 drivers
v0x563476a2ae30_0 .net "wrreg_s5", 4 0, v0x563476a22700_0;  1 drivers
v0x563476a2af40_0 .net "zero_s3", 0 0, L_0x563476a3ecd0;  1 drivers
v0x563476a2b030_0 .net "zero_s4", 0 0, v0x563476a22f10_0;  1 drivers
E_0x56347695e470 .event edge, v0x563476a28c40_0, v0x563476a24130_0, v0x563476a2a5b0_0, v0x563476a24050_0;
E_0x56347695e750/0 .event edge, v0x563476a2a1c0_0, v0x563476a21ed0_0, v0x563476a25bf0_0, v0x563476a24210_0;
E_0x56347695e750/1 .event edge, v0x563476a22700_0, v0x563476a2a5b0_0;
E_0x56347695e750 .event/or E_0x56347695e750/0, E_0x56347695e750/1;
E_0x56347695de90 .event edge, v0x563476a22f10_0, v0x563476a27320_0, v0x563476a27530_0;
E_0x56347695dbf0 .event edge, v0x563476a28100_0, v0x563476a1ad60_0, v0x563476a242d0_0, v0x563476a27c20_0;
E_0x5634769feac0 .event edge, v0x563476a28020_0, v0x563476a1ad60_0, v0x563476a242d0_0, v0x563476a27860_0;
E_0x563476a13350 .event edge, v0x563476a29ab0_0, v0x563476a1d5d0_0;
L_0x563476a3b1a0 .arith/sum 32, v0x563476a29370_0, L_0x7fc74e172018;
L_0x563476a3b690 .part v0x563476a24c20_0, 26, 6;
L_0x563476a3b7d0 .part v0x563476a24c20_0, 21, 5;
L_0x563476a3b870 .part v0x563476a24c20_0, 16, 5;
L_0x563476a3b990 .part v0x563476a24c20_0, 11, 5;
L_0x563476a3ba30 .part v0x563476a24c20_0, 0, 16;
L_0x563476a3bb10 .part v0x563476a24c20_0, 6, 5;
L_0x563476a3bbb0 .part v0x563476a29370_0, 28, 4;
L_0x563476a3bca0 .part v0x563476a24c20_0, 0, 26;
L_0x563476a3be50 .concat [ 2 26 4 0], L_0x7fc74e1720a8, L_0x563476a3bca0, L_0x563476a3bbb0;
L_0x563476a3c020 .part v0x563476a24c20_0, 15, 1;
LS_0x563476a3c0c0_0_0 .concat [ 1 1 1 1], L_0x563476a3c020, L_0x563476a3c020, L_0x563476a3c020, L_0x563476a3c020;
LS_0x563476a3c0c0_0_4 .concat [ 1 1 1 1], L_0x563476a3c020, L_0x563476a3c020, L_0x563476a3c020, L_0x563476a3c020;
LS_0x563476a3c0c0_0_8 .concat [ 1 1 1 1], L_0x563476a3c020, L_0x563476a3c020, L_0x563476a3c020, L_0x563476a3c020;
LS_0x563476a3c0c0_0_12 .concat [ 1 1 1 1], L_0x563476a3c020, L_0x563476a3c020, L_0x563476a3c020, L_0x563476a3c020;
L_0x563476a3c0c0 .concat [ 4 4 4 4], LS_0x563476a3c0c0_0_0, LS_0x563476a3c0c0_0_4, LS_0x563476a3c0c0_0_8, LS_0x563476a3c0c0_0_12;
L_0x563476a3c2e0 .part v0x563476a24c20_0, 0, 16;
L_0x563476a3c380 .concat [ 16 16 0 0], L_0x563476a3c2e0, L_0x563476a3c0c0;
L_0x563476a3c5e0 .concat [ 32 32 0 0], v0x563476a237f0_0, v0x563476a236f0_0;
L_0x563476a3c680 .part v0x563476a1ff00_0, 32, 32;
L_0x563476a3c7b0 .part v0x563476a1ff00_0, 0, 32;
L_0x563476a3c8a0 .concat [ 5 5 0 0], L_0x563476a3b990, L_0x563476a3b870;
L_0x563476a3ca30 .part v0x563476a206b0_0, 5, 5;
L_0x563476a3cb00 .part v0x563476a206b0_0, 0, 5;
L_0x563476a3c990 .part L_0x563476a3c380, 0, 30;
L_0x563476a3cd50 .concat [ 2 30 0 0], L_0x7fc74e172180, L_0x563476a3c990;
L_0x563476a3cf80 .arith/sum 32, v0x563476a253d0_0, L_0x563476a3cd50;
LS_0x563476a3d0c0_0_0 .concat [ 1 1 2 1], v0x563476a17c60_0, v0x563476a18400_0, v0x563476a17b60_0, v0x563476a18050_0;
LS_0x563476a3d0c0_0_4 .concat [ 1 1 1 0], v0x563476a18110_0, v0x563476a17f90_0, v0x563476a18340_0;
L_0x563476a3d0c0 .concat [ 5 3 0 0], LS_0x563476a3d0c0_0_0, LS_0x563476a3d0c0_0_4;
L_0x563476a3d4b0 .part v0x563476a1f720_0, 7, 1;
L_0x563476a3d550 .part v0x563476a1f720_0, 6, 1;
L_0x563476a3d720 .part v0x563476a1f720_0, 5, 1;
L_0x563476a3d7c0 .part v0x563476a1f720_0, 4, 1;
L_0x563476a3d950 .part v0x563476a1f720_0, 2, 2;
L_0x563476a3d9f0 .part v0x563476a1f720_0, 1, 1;
L_0x563476a3db90 .part v0x563476a1f720_0, 0, 1;
L_0x563476a3dc30 .concat [ 1 1 0 0], v0x563476a17dc0_0, v0x563476a17d20_0;
L_0x563476a3de80 .part v0x563476a16f80_0, 1, 1;
L_0x563476a3df20 .part v0x563476a16f80_0, 0, 1;
L_0x563476a3e190 .concat [ 1 1 1 1], L_0x563476a3d720, L_0x563476a3d550, L_0x563476a3d7c0, L_0x563476a3d9f0;
L_0x563476a3e380 .part v0x563476a216d0_0, 3, 1;
L_0x563476a3e010 .part v0x563476a216d0_0, 2, 1;
L_0x563476a3e550 .part v0x563476a216d0_0, 1, 1;
L_0x563476a3e780 .part v0x563476a216d0_0, 0, 1;
L_0x563476a3e900 .functor MUXZ 32, v0x563476a28340_0, v0x563476a20e90_0, L_0x563476a3db90, C4<>;
L_0x563476a3ebe0 .part v0x563476a20e90_0, 0, 6;
L_0x563476a40470 .concat [ 32 0 0 0], v0x563476a14e90_0;
L_0x563476a40950 .part v0x563476a1a600_0, 0, 32;
L_0x563476a40a40 .functor MUXZ 5, L_0x563476a3ca30, L_0x563476a3cb00, L_0x563476a3d4b0, C4<>;
L_0x563476a40d90 .concat [ 1 1 0 0], L_0x563476a3df20, L_0x563476a3de80;
L_0x563476a40ed0 .part v0x563476a17790_0, 1, 1;
L_0x563476a410f0 .part v0x563476a17790_0, 0, 1;
L_0x563476a411e0 .concat [ 1 1 0 0], L_0x563476a3e010, L_0x563476a3e380;
L_0x563476a414b0 .part v0x563476a1ef10_0, 1, 1;
L_0x563476a415a0 .part v0x563476a1ef10_0, 0, 1;
L_0x563476a41b30 .part L_0x563476a40950, 2, 7;
L_0x563476a42030 .functor MUXZ 32, v0x563476a1ae20_0, v0x563476a1e710_0, L_0x563476a41ef0, C4<>;
S_0x563476a133f0 .scope module, "alu1" "alu" 3 283, 4 6 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ctl"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 1 "zero"
L_0x563476967e00 .functor XNOR 1, L_0x563476a3f030, L_0x563476a3f160, C4<0>, C4<0>;
L_0x563476967ef0 .functor XOR 1, L_0x563476a3f200, L_0x563476a3f330, C4<0>, C4<0>;
L_0x56347696a230 .functor AND 1, L_0x563476967e00, L_0x563476967ef0, C4<1>, C4<1>;
L_0x56347696a120 .functor XNOR 1, L_0x563476a3f7e0, L_0x563476a3f8e0, C4<0>, C4<0>;
L_0x5634769f2170 .functor XOR 1, L_0x563476a3f9d0, L_0x563476a3fb30, C4<0>, C4<0>;
L_0x563476a3fc70 .functor AND 1, L_0x56347696a120, L_0x5634769f2170, C4<1>, C4<1>;
L_0x563476a3fac0 .functor NOT 1, L_0x563476a403d0, C4<0>, C4<0>, C4<0>;
L_0x7fc74e172378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5634769e4db0_0 .net/2u *"_s0", 31 0, L_0x7fc74e172378;  1 drivers
v0x5634769ee2e0_0 .net *"_s11", 0 0, L_0x563476a3f160;  1 drivers
v0x5634769e7de0_0 .net *"_s12", 0 0, L_0x563476967e00;  1 drivers
v0x5634769d2c80_0 .net *"_s15", 0 0, L_0x563476a3f200;  1 drivers
v0x5634769e9210_0 .net *"_s17", 0 0, L_0x563476a3f330;  1 drivers
v0x563476a13730_0 .net *"_s18", 0 0, L_0x563476967ef0;  1 drivers
v0x563476a137f0_0 .net *"_s20", 0 0, L_0x56347696a230;  1 drivers
L_0x7fc74e1723c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x563476a138b0_0 .net/2s *"_s22", 1 0, L_0x7fc74e1723c0;  1 drivers
L_0x7fc74e172408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563476a13990_0 .net/2s *"_s24", 1 0, L_0x7fc74e172408;  1 drivers
v0x563476a13a70_0 .net *"_s26", 1 0, L_0x563476a3f510;  1 drivers
v0x563476a13b50_0 .net *"_s31", 0 0, L_0x563476a3f7e0;  1 drivers
v0x563476a13c30_0 .net *"_s33", 0 0, L_0x563476a3f8e0;  1 drivers
v0x563476a13d10_0 .net *"_s34", 0 0, L_0x56347696a120;  1 drivers
v0x563476a13dd0_0 .net *"_s37", 0 0, L_0x563476a3f9d0;  1 drivers
v0x563476a13eb0_0 .net *"_s39", 0 0, L_0x563476a3fb30;  1 drivers
v0x563476a13f90_0 .net *"_s40", 0 0, L_0x5634769f2170;  1 drivers
v0x563476a14050_0 .net *"_s42", 0 0, L_0x563476a3fc70;  1 drivers
L_0x7fc74e172450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x563476a14110_0 .net/2s *"_s44", 1 0, L_0x7fc74e172450;  1 drivers
L_0x7fc74e172498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563476a141f0_0 .net/2s *"_s46", 1 0, L_0x7fc74e172498;  1 drivers
v0x563476a142d0_0 .net *"_s48", 1 0, L_0x563476a3fdc0;  1 drivers
L_0x7fc74e1724e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x563476a143b0_0 .net/2u *"_s52", 3 0, L_0x7fc74e1724e0;  1 drivers
v0x563476a14490_0 .net *"_s54", 0 0, L_0x563476a400c0;  1 drivers
v0x563476a14550_0 .net *"_s59", 0 0, L_0x563476a403d0;  1 drivers
v0x563476a14630_0 .net *"_s60", 0 0, L_0x563476a3fac0;  1 drivers
v0x563476a14710_0 .net *"_s63", 0 0, L_0x563476a40560;  1 drivers
v0x563476a147f0_0 .net *"_s9", 0 0, L_0x563476a3f030;  1 drivers
v0x563476a148d0_0 .net "a", 31 0, v0x563476a282a0_0;  1 drivers
v0x563476a149b0_0 .net "add_ab", 31 0, L_0x563476a3ef00;  1 drivers
v0x563476a14a90_0 .net "b", 31 0, L_0x563476a3e900;  alias, 1 drivers
v0x563476a14b70_0 .net "ctl", 3 0, v0x563476a15640_0;  alias, 1 drivers
v0x563476a14c50_0 .net "oflow", 0 0, L_0x563476a40240;  1 drivers
v0x563476a14d10_0 .net "oflow_add", 0 0, L_0x563476a3f6f0;  1 drivers
v0x563476a14dd0_0 .net "oflow_sub", 0 0, L_0x563476a3ffd0;  1 drivers
v0x563476a14e90_0 .var "out", 31 0;
v0x563476a14f70_0 .net "slt", 0 0, L_0x563476a40600;  1 drivers
v0x563476a15030_0 .net "sub_ab", 31 0, L_0x563476a3ee10;  1 drivers
v0x563476a15110_0 .net "zero", 0 0, L_0x563476a3ecd0;  alias, 1 drivers
E_0x563476a13570/0 .event edge, v0x563476a14b70_0, v0x563476a149b0_0, v0x563476a148d0_0, v0x563476a14a90_0;
E_0x563476a13570/1 .event edge, v0x563476a14f70_0, v0x563476a15030_0;
E_0x563476a13570 .event/or E_0x563476a13570/0, E_0x563476a13570/1;
L_0x563476a3ecd0 .cmp/eq 32, L_0x7fc74e172378, v0x563476a14e90_0;
L_0x563476a3ee10 .arith/sub 32, v0x563476a282a0_0, L_0x563476a3e900;
L_0x563476a3ef00 .arith/sum 32, v0x563476a282a0_0, L_0x563476a3e900;
L_0x563476a3f030 .part v0x563476a282a0_0, 31, 1;
L_0x563476a3f160 .part L_0x563476a3e900, 31, 1;
L_0x563476a3f200 .part L_0x563476a3ef00, 31, 1;
L_0x563476a3f330 .part v0x563476a282a0_0, 31, 1;
L_0x563476a3f510 .functor MUXZ 2, L_0x7fc74e172408, L_0x7fc74e1723c0, L_0x56347696a230, C4<>;
L_0x563476a3f6f0 .part L_0x563476a3f510, 0, 1;
L_0x563476a3f7e0 .part v0x563476a282a0_0, 31, 1;
L_0x563476a3f8e0 .part L_0x563476a3e900, 31, 1;
L_0x563476a3f9d0 .part L_0x563476a3ee10, 31, 1;
L_0x563476a3fb30 .part v0x563476a282a0_0, 31, 1;
L_0x563476a3fdc0 .functor MUXZ 2, L_0x7fc74e172498, L_0x7fc74e172450, L_0x563476a3fc70, C4<>;
L_0x563476a3ffd0 .part L_0x563476a3fdc0, 0, 1;
L_0x563476a400c0 .cmp/eq 4, v0x563476a15640_0, L_0x7fc74e1724e0;
L_0x563476a40240 .functor MUXZ 1, L_0x563476a3ffd0, L_0x563476a3f6f0, L_0x563476a400c0, C4<>;
L_0x563476a403d0 .part v0x563476a282a0_0, 31, 1;
L_0x563476a40560 .part v0x563476a282a0_0, 31, 1;
L_0x563476a40600 .functor MUXZ 1, L_0x563476a40560, L_0x563476a3fac0, L_0x563476a3ffd0, C4<>;
S_0x563476a15270 .scope module, "alu_ctl1" "alu_control" 3 272, 5 4 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 4 "aluctl"
v0x563476a15540_0 .var "_funct", 3 0;
v0x563476a15640_0 .var "aluctl", 3 0;
v0x563476a15700_0 .net "aluop", 1 0, L_0x563476a3d950;  alias, 1 drivers
v0x563476a157a0_0 .net "funct", 5 0, L_0x563476a3ebe0;  alias, 1 drivers
E_0x563476a15460 .event edge, v0x563476a15700_0, v0x563476a15540_0;
E_0x563476a154e0 .event edge, v0x563476a157a0_0;
S_0x563476a15900 .scope module, "baddr_s2_s3" "regr" 3 238, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x563476a15ad0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x563476a15c00_0 .net "clear", 0 0, v0x563476a27ee0_0;  1 drivers
v0x563476a15cc0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e172258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a15db0_0 .net "hold", 0 0, L_0x7fc74e172258;  1 drivers
v0x563476a15e80_0 .net "in", 31 0, L_0x563476a3cf80;  alias, 1 drivers
v0x563476a15f20_0 .var "out", 31 0;
E_0x563476a15ba0 .event posedge, v0x5634769efb90_0;
S_0x563476a160f0 .scope module, "baddr_s3_s4" "regr" 3 321, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x563476a162c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x563476a16410_0 .net "clear", 0 0, v0x563476a27f80_0;  1 drivers
v0x563476a164f0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e1726d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a16600_0 .net "hold", 0 0, L_0x7fc74e1726d8;  1 drivers
v0x563476a166a0_0 .net "in", 31 0, v0x563476a15f20_0;  alias, 1 drivers
v0x563476a16770_0 .var "out", 31 0;
S_0x563476a16920 .scope module, "branch_s2_s3" "regr" 3 233, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x563476a16b40 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x563476a16c60_0 .net "clear", 0 0, v0x563476a27ee0_0;  alias, 1 drivers
v0x563476a16d50_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e172210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a16df0_0 .net "hold", 0 0, L_0x7fc74e172210;  1 drivers
v0x563476a16ec0_0 .net "in", 1 0, L_0x563476a3dc30;  1 drivers
v0x563476a16f80_0 .var "out", 1 0;
S_0x563476a17150 .scope module, "branch_s3_s4" "regr" 3 316, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x563476a17320 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x563476a17470_0 .net "clear", 0 0, v0x563476a27f80_0;  alias, 1 drivers
v0x563476a17560_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e172690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a17600_0 .net "hold", 0 0, L_0x7fc74e172690;  1 drivers
v0x563476a176d0_0 .net "in", 1 0, L_0x563476a40d90;  1 drivers
v0x563476a17790_0 .var "out", 1 0;
S_0x563476a17910 .scope module, "ctl1" "control" 3 202, 7 4 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "branch_eq"
    .port_info 2 /OUTPUT 1 "branch_ne"
    .port_info 3 /OUTPUT 2 "aluop"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
    .port_info 10 /OUTPUT 1 "jump"
v0x563476a17b60_0 .var "aluop", 1 0;
v0x563476a17c60_0 .var "alusrc", 0 0;
v0x563476a17d20_0 .var "branch_eq", 0 0;
v0x563476a17dc0_0 .var "branch_ne", 0 0;
v0x563476a17e80_0 .var "jump", 0 0;
v0x563476a17f90_0 .var "memread", 0 0;
v0x563476a18050_0 .var "memtoreg", 0 0;
v0x563476a18110_0 .var "memwrite", 0 0;
v0x563476a181d0_0 .net "opcode", 5 0, L_0x563476a3b690;  alias, 1 drivers
v0x563476a18340_0 .var "regdst", 0 0;
v0x563476a18400_0 .var "regwrite", 0 0;
E_0x563476a17ae0 .event edge, v0x563476a181d0_0;
S_0x563476a18620 .scope module, "dm1" "dm" 3 344, 8 21 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 7 "addr"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /OUTPUT 32 "rdata"
P_0x563476a187a0 .param/l "NMEM" 0 8 28, +C4<00000000000000000000000000010100>;
P_0x563476a187e0 .param/str "RM_DATA" 0 8 30, "dm_data.txt";
v0x563476a18a60_0 .net *"_s0", 31 0, L_0x563476a41830;  1 drivers
v0x563476a18b60_0 .net *"_s2", 8 0, L_0x563476a418d0;  1 drivers
L_0x7fc74e172840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563476a18c40_0 .net *"_s5", 1 0, L_0x7fc74e172840;  1 drivers
v0x563476a18d30_0 .net "addr", 6 0, L_0x563476a41b30;  1 drivers
v0x563476a18e10_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
v0x563476a18f00 .array "mem", 127 0, 31 0;
v0x563476a18fc0_0 .net "rd", 0 0, L_0x563476a3e550;  alias, 1 drivers
v0x563476a19080_0 .net "rdata", 31 0, L_0x563476a41a40;  alias, 1 drivers
v0x563476a19160_0 .net "wdata", 31 0, v0x563476a1b620_0;  alias, 1 drivers
v0x563476a19240_0 .net "wr", 0 0, L_0x563476a3e780;  alias, 1 drivers
L_0x563476a41830 .array/port v0x563476a18f00, L_0x563476a418d0;
L_0x563476a418d0 .concat [ 7 2 0 0], L_0x563476a41b30, L_0x7fc74e172840;
L_0x563476a41a40 .functor MUXZ 32, L_0x563476a41830, v0x563476a1b620_0, L_0x563476a3e780, C4<>;
S_0x563476a19400 .scope module, "im1" "im" 3 130, 9 24 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "data"
P_0x563476a19610 .param/str "IM_DATA" 0 9 31, "./examples_binary/ex_M1_plus_M2_to_M3.txt";
P_0x563476a19650 .param/l "NMEM" 0 9 29, +C4<00000000000000000000000000010100>;
L_0x56347694bf50 .functor BUFZ 32, L_0x563476a3b350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563476a198b0_0 .net *"_s0", 31 0, L_0x563476a3b350;  1 drivers
v0x563476a199b0_0 .net *"_s3", 6 0, L_0x563476a3b410;  1 drivers
v0x563476a19a90_0 .net *"_s4", 8 0, L_0x563476a3b4b0;  1 drivers
L_0x7fc74e172060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563476a19b50_0 .net *"_s7", 1 0, L_0x7fc74e172060;  1 drivers
v0x563476a19c30_0 .net "addr", 31 0, v0x563476a29370_0;  1 drivers
v0x563476a19d10_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
v0x563476a19db0_0 .net "data", 31 0, L_0x56347694bf50;  alias, 1 drivers
v0x563476a19e90 .array "mem", 127 0, 31 0;
L_0x563476a3b350 .array/port v0x563476a19e90, L_0x563476a3b4b0;
L_0x563476a3b410 .part v0x563476a29370_0, 2, 7;
L_0x563476a3b4b0 .concat [ 7 2 0 0], L_0x563476a3b410, L_0x7fc74e172060;
S_0x563476a19fd0 .scope module, "reg_alurslt" "regr" 3 291, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x563476a1a1a0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x563476a1a2f0_0 .net "clear", 0 0, v0x563476a27f80_0;  alias, 1 drivers
v0x563476a1a3e0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e1725b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a1a4a0_0 .net "hold", 0 0, L_0x7fc74e1725b8;  1 drivers
v0x563476a1a540_0 .net "in", 31 0, L_0x563476a40470;  1 drivers
v0x563476a1a600_0 .var "out", 31 0;
S_0x563476a1a7d0 .scope module, "reg_alurslt_s4" "regr" 3 354, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x563476a1a9a0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fc74e172918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a1aaf0_0 .net "clear", 0 0, L_0x7fc74e172918;  1 drivers
v0x563476a1abd0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e172960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a1ac90_0 .net "hold", 0 0, L_0x7fc74e172960;  1 drivers
v0x563476a1ad60_0 .net "in", 31 0, L_0x563476a40950;  alias, 1 drivers
v0x563476a1ae20_0 .var "out", 31 0;
S_0x563476a1aff0 .scope module, "reg_data2_s3" "regr" 3 304, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x563476a1b1c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x563476a1b310_0 .net "clear", 0 0, v0x563476a27f80_0;  alias, 1 drivers
v0x563476a1b3d0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e172600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a1b490_0 .net "hold", 0 0, L_0x7fc74e172600;  1 drivers
v0x563476a1b560_0 .net "in", 31 0, v0x563476a28340_0;  1 drivers
v0x563476a1b620_0 .var "out", 31 0;
S_0x563476a1b7e0 .scope module, "reg_jaddr_s3" "regr" 3 247, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x563476a1b9b0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x563476a1bb00_0 .net "clear", 0 0, v0x563476a27ee0_0;  alias, 1 drivers
v0x563476a1bc10_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e1722e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a1bcd0_0 .net "hold", 0 0, L_0x7fc74e1722e8;  1 drivers
v0x563476a1bd70_0 .net "in", 31 0, L_0x563476a3be50;  alias, 1 drivers
v0x563476a1be30_0 .var "out", 31 0;
S_0x563476a1c000 .scope module, "reg_jaddr_s4" "regr" 3 330, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x563476a1c1d0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x563476a1c320_0 .net "clear", 0 0, v0x563476a27f80_0;  alias, 1 drivers
v0x563476a1c3e0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e172768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a1c4a0_0 .net "hold", 0 0, L_0x7fc74e172768;  1 drivers
v0x563476a1c570_0 .net "in", 31 0, v0x563476a1be30_0;  alias, 1 drivers
v0x563476a1c640_0 .var "out", 31 0;
S_0x563476a1c7a0 .scope module, "reg_jump_s3" "regr" 3 242, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x563476a1c970 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x563476a1cac0_0 .net "clear", 0 0, v0x563476a27ee0_0;  alias, 1 drivers
v0x563476a1cb80_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e1722a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a1cc40_0 .net "hold", 0 0, L_0x7fc74e1722a0;  1 drivers
v0x563476a1cd10_0 .net "in", 0 0, v0x563476a17e80_0;  alias, 1 drivers
v0x563476a1cde0_0 .var "out", 0 0;
S_0x563476a1cf90 .scope module, "reg_jump_s4" "regr" 3 325, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x563476a1d160 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x563476a1d2b0_0 .net "clear", 0 0, v0x563476a27f80_0;  alias, 1 drivers
v0x563476a1d370_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e172720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a1d430_0 .net "hold", 0 0, L_0x7fc74e172720;  1 drivers
v0x563476a1d500_0 .net "in", 0 0, v0x563476a1cde0_0;  alias, 1 drivers
v0x563476a1d5d0_0 .var "out", 0 0;
S_0x563476a1d780 .scope module, "reg_pc4_s2" "regr" 3 187, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x563476a1da60 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fc74e172138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a1dbb0_0 .net "clear", 0 0, L_0x7fc74e172138;  1 drivers
v0x563476a1dc90_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
v0x563476a1dd50_0 .net "hold", 0 0, v0x563476a2a9d0_0;  1 drivers
v0x563476a1de20_0 .net "in", 31 0, v0x563476a253d0_0;  alias, 1 drivers
v0x563476a1dee0_0 .var "out", 31 0;
S_0x563476a1e0b0 .scope module, "reg_rdata_s4" "regr" 3 348, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x563476a1e280 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7fc74e172888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a1e3d0_0 .net "clear", 0 0, L_0x7fc74e172888;  1 drivers
v0x563476a1e4b0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e1728d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a1e570_0 .net "hold", 0 0, L_0x7fc74e1728d0;  1 drivers
v0x563476a1e640_0 .net "in", 31 0, L_0x563476a41a40;  alias, 1 drivers
v0x563476a1e710_0 .var "out", 31 0;
S_0x563476a1e8c0 .scope module, "reg_regwrite_s4" "regr" 3 338, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x563476a1ea90 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
L_0x7fc74e1727b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a1ebe0_0 .net "clear", 0 0, L_0x7fc74e1727b0;  1 drivers
v0x563476a1ecc0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e1727f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a1ed80_0 .net "hold", 0 0, L_0x7fc74e1727f8;  1 drivers
v0x563476a1ee50_0 .net "in", 1 0, L_0x563476a411e0;  1 drivers
v0x563476a1ef10_0 .var "out", 1 0;
S_0x563476a1f0e0 .scope module, "reg_s2_control" "regr" 3 226, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 8 "in"
    .port_info 4 /OUTPUT 8 "out"
P_0x563476a1f2b0 .param/l "N" 0 6 38, +C4<00000000000000000000000000001000>;
v0x563476a1f400_0 .net "clear", 0 0, v0x563476a2a9d0_0;  alias, 1 drivers
v0x563476a1f4f0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e1721c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a1f590_0 .net "hold", 0 0, L_0x7fc74e1721c8;  1 drivers
v0x563476a1f660_0 .net "in", 7 0, L_0x563476a3d0c0;  1 drivers
v0x563476a1f720_0 .var "out", 7 0;
S_0x563476a1f8f0 .scope module, "reg_s2_mem" "regr" 3 172, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 64 "in"
    .port_info 4 /OUTPUT 64 "out"
P_0x563476a1fac0 .param/l "N" 0 6 38, +C4<00000000000000000000000001000000>;
v0x563476a1fc10_0 .net "clear", 0 0, v0x563476a27ee0_0;  alias, 1 drivers
v0x563476a1fcd0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
v0x563476a1fd90_0 .net "hold", 0 0, v0x563476a2a9d0_0;  alias, 1 drivers
v0x563476a1fe60_0 .net "in", 63 0, L_0x563476a3c5e0;  1 drivers
v0x563476a1ff00_0 .var "out", 63 0;
S_0x563476a200d0 .scope module, "reg_s2_rt_rd" "regr" 3 182, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 10 "in"
    .port_info 4 /OUTPUT 10 "out"
P_0x563476a202a0 .param/l "N" 0 6 38, +C4<00000000000000000000000000001010>;
v0x563476a203c0_0 .net "clear", 0 0, v0x563476a27ee0_0;  alias, 1 drivers
v0x563476a20480_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
v0x563476a20540_0 .net "hold", 0 0, v0x563476a2a9d0_0;  alias, 1 drivers
v0x563476a20610_0 .net "in", 9 0, L_0x563476a3c8a0;  1 drivers
v0x563476a206b0_0 .var "out", 9 0;
S_0x563476a20880 .scope module, "reg_s2_seimm" "regr" 3 180, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x563476a20a50 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x563476a20ba0_0 .net "clear", 0 0, v0x563476a27ee0_0;  alias, 1 drivers
v0x563476a20c60_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
v0x563476a20d20_0 .net "hold", 0 0, v0x563476a2a9d0_0;  alias, 1 drivers
v0x563476a20df0_0 .net "in", 31 0, L_0x563476a3c380;  alias, 1 drivers
v0x563476a20e90_0 .var "out", 31 0;
S_0x563476a21010 .scope module, "reg_s3" "regr" 3 258, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 4 "in"
    .port_info 4 /OUTPUT 4 "out"
P_0x563476a211e0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000100>;
v0x563476a213c0_0 .net "clear", 0 0, v0x563476a27ee0_0;  alias, 1 drivers
v0x563476a21480_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e172330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a21540_0 .net "hold", 0 0, L_0x7fc74e172330;  1 drivers
v0x563476a21610_0 .net "in", 3 0, L_0x563476a3e190;  1 drivers
v0x563476a216d0_0 .var "out", 3 0;
S_0x563476a218a0 .scope module, "reg_wrreg" "regr" 3 312, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x563476a21a70 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
v0x563476a21bc0_0 .net "clear", 0 0, v0x563476a27f80_0;  alias, 1 drivers
v0x563476a21c80_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e172648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a21d40_0 .net "hold", 0 0, L_0x7fc74e172648;  1 drivers
v0x563476a21e10_0 .net "in", 4 0, L_0x563476a40a40;  alias, 1 drivers
v0x563476a21ed0_0 .var "out", 4 0;
S_0x563476a220a0 .scope module, "reg_wrreg_s4" "regr" 3 359, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x563476a22270 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7fc74e1729a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a223c0_0 .net "clear", 0 0, L_0x7fc74e1729a8;  1 drivers
v0x563476a224a0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e1729f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a22560_0 .net "hold", 0 0, L_0x7fc74e1729f0;  1 drivers
v0x563476a22630_0 .net "in", 4 0, v0x563476a21ed0_0;  alias, 1 drivers
v0x563476a22700_0 .var "out", 4 0;
S_0x563476a228b0 .scope module, "reg_zero_s3_s4" "regr" 3 286, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x563476a22a80 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
L_0x7fc74e172528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a22bd0_0 .net "clear", 0 0, L_0x7fc74e172528;  1 drivers
v0x563476a22cb0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
L_0x7fc74e172570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a22d70_0 .net "hold", 0 0, L_0x7fc74e172570;  1 drivers
v0x563476a22e40_0 .net "in", 0 0, L_0x563476a3ecd0;  alias, 1 drivers
v0x563476a22f10_0 .var "out", 0 0;
S_0x563476a230c0 .scope module, "regm1" "regm" 3 160, 10 27 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /OUTPUT 32 "data1"
    .port_info 4 /OUTPUT 32 "data2"
    .port_info 5 /INPUT 1 "regwrite"
    .port_info 6 /INPUT 5 "wrreg"
    .port_info 7 /INPUT 32 "wrdata"
P_0x563476a21280 .param/l "NMEM" 0 10 35, +C4<00000000000000000000000000010100>;
P_0x563476a212c0 .param/str "RM_DATA" 0 10 37, "rm_data.txt";
v0x563476a236f0_0 .var "_data1", 31 0;
v0x563476a237f0_0 .var "_data2", 31 0;
v0x563476a238d0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
v0x563476a239a0_0 .net "data1", 31 0, v0x563476a236f0_0;  alias, 1 drivers
v0x563476a23a60_0 .net "data2", 31 0, v0x563476a237f0_0;  alias, 1 drivers
v0x563476a23b90 .array "mem", 31 0, 31 0;
v0x563476a24050_0 .net "read1", 4 0, L_0x563476a3b7d0;  alias, 1 drivers
v0x563476a24130_0 .net "read2", 4 0, L_0x563476a3b870;  alias, 1 drivers
v0x563476a24210_0 .net "regwrite", 0 0, L_0x563476a414b0;  alias, 1 drivers
v0x563476a242d0_0 .net "wrdata", 31 0, L_0x563476a42030;  alias, 1 drivers
v0x563476a243b0_0 .net "wrreg", 4 0, v0x563476a22700_0;  alias, 1 drivers
E_0x563476a18980/0 .event edge, v0x563476a24130_0, v0x563476a22700_0, v0x563476a24210_0, v0x563476a242d0_0;
v0x563476a23b90_0 .array/port v0x563476a23b90, 0;
v0x563476a23b90_1 .array/port v0x563476a23b90, 1;
v0x563476a23b90_2 .array/port v0x563476a23b90, 2;
v0x563476a23b90_3 .array/port v0x563476a23b90, 3;
E_0x563476a18980/1 .event edge, v0x563476a23b90_0, v0x563476a23b90_1, v0x563476a23b90_2, v0x563476a23b90_3;
v0x563476a23b90_4 .array/port v0x563476a23b90, 4;
v0x563476a23b90_5 .array/port v0x563476a23b90, 5;
v0x563476a23b90_6 .array/port v0x563476a23b90, 6;
v0x563476a23b90_7 .array/port v0x563476a23b90, 7;
E_0x563476a18980/2 .event edge, v0x563476a23b90_4, v0x563476a23b90_5, v0x563476a23b90_6, v0x563476a23b90_7;
v0x563476a23b90_8 .array/port v0x563476a23b90, 8;
v0x563476a23b90_9 .array/port v0x563476a23b90, 9;
v0x563476a23b90_10 .array/port v0x563476a23b90, 10;
v0x563476a23b90_11 .array/port v0x563476a23b90, 11;
E_0x563476a18980/3 .event edge, v0x563476a23b90_8, v0x563476a23b90_9, v0x563476a23b90_10, v0x563476a23b90_11;
v0x563476a23b90_12 .array/port v0x563476a23b90, 12;
v0x563476a23b90_13 .array/port v0x563476a23b90, 13;
v0x563476a23b90_14 .array/port v0x563476a23b90, 14;
v0x563476a23b90_15 .array/port v0x563476a23b90, 15;
E_0x563476a18980/4 .event edge, v0x563476a23b90_12, v0x563476a23b90_13, v0x563476a23b90_14, v0x563476a23b90_15;
v0x563476a23b90_16 .array/port v0x563476a23b90, 16;
v0x563476a23b90_17 .array/port v0x563476a23b90, 17;
v0x563476a23b90_18 .array/port v0x563476a23b90, 18;
v0x563476a23b90_19 .array/port v0x563476a23b90, 19;
E_0x563476a18980/5 .event edge, v0x563476a23b90_16, v0x563476a23b90_17, v0x563476a23b90_18, v0x563476a23b90_19;
v0x563476a23b90_20 .array/port v0x563476a23b90, 20;
v0x563476a23b90_21 .array/port v0x563476a23b90, 21;
v0x563476a23b90_22 .array/port v0x563476a23b90, 22;
v0x563476a23b90_23 .array/port v0x563476a23b90, 23;
E_0x563476a18980/6 .event edge, v0x563476a23b90_20, v0x563476a23b90_21, v0x563476a23b90_22, v0x563476a23b90_23;
v0x563476a23b90_24 .array/port v0x563476a23b90, 24;
v0x563476a23b90_25 .array/port v0x563476a23b90, 25;
v0x563476a23b90_26 .array/port v0x563476a23b90, 26;
v0x563476a23b90_27 .array/port v0x563476a23b90, 27;
E_0x563476a18980/7 .event edge, v0x563476a23b90_24, v0x563476a23b90_25, v0x563476a23b90_26, v0x563476a23b90_27;
v0x563476a23b90_28 .array/port v0x563476a23b90, 28;
v0x563476a23b90_29 .array/port v0x563476a23b90, 29;
v0x563476a23b90_30 .array/port v0x563476a23b90, 30;
v0x563476a23b90_31 .array/port v0x563476a23b90, 31;
E_0x563476a18980/8 .event edge, v0x563476a23b90_28, v0x563476a23b90_29, v0x563476a23b90_30, v0x563476a23b90_31;
E_0x563476a18980 .event/or E_0x563476a18980/0, E_0x563476a18980/1, E_0x563476a18980/2, E_0x563476a18980/3, E_0x563476a18980/4, E_0x563476a18980/5, E_0x563476a18980/6, E_0x563476a18980/7, E_0x563476a18980/8;
E_0x563476a23580/0 .event edge, v0x563476a24050_0, v0x563476a22700_0, v0x563476a24210_0, v0x563476a242d0_0;
E_0x563476a23580/1 .event edge, v0x563476a23b90_0, v0x563476a23b90_1, v0x563476a23b90_2, v0x563476a23b90_3;
E_0x563476a23580/2 .event edge, v0x563476a23b90_4, v0x563476a23b90_5, v0x563476a23b90_6, v0x563476a23b90_7;
E_0x563476a23580/3 .event edge, v0x563476a23b90_8, v0x563476a23b90_9, v0x563476a23b90_10, v0x563476a23b90_11;
E_0x563476a23580/4 .event edge, v0x563476a23b90_12, v0x563476a23b90_13, v0x563476a23b90_14, v0x563476a23b90_15;
E_0x563476a23580/5 .event edge, v0x563476a23b90_16, v0x563476a23b90_17, v0x563476a23b90_18, v0x563476a23b90_19;
E_0x563476a23580/6 .event edge, v0x563476a23b90_20, v0x563476a23b90_21, v0x563476a23b90_22, v0x563476a23b90_23;
E_0x563476a23580/7 .event edge, v0x563476a23b90_24, v0x563476a23b90_25, v0x563476a23b90_26, v0x563476a23b90_27;
E_0x563476a23580/8 .event edge, v0x563476a23b90_28, v0x563476a23b90_29, v0x563476a23b90_30, v0x563476a23b90_31;
E_0x563476a23580 .event/or E_0x563476a23580/0, E_0x563476a23580/1, E_0x563476a23580/2, E_0x563476a23580/3, E_0x563476a23580/4, E_0x563476a23580/5, E_0x563476a23580/6, E_0x563476a23580/7, E_0x563476a23580/8;
S_0x563476a24550 .scope module, "regr_im_s2" "regr" 3 131, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x563476a246d0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x563476a248e0_0 .net "clear", 0 0, v0x563476a27df0_0;  1 drivers
v0x563476a249c0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
v0x563476a24a80_0 .net "hold", 0 0, v0x563476a2a9d0_0;  alias, 1 drivers
v0x563476a24b50_0 .net "in", 31 0, L_0x56347694bf50;  alias, 1 drivers
v0x563476a24c20_0 .var "out", 31 0;
S_0x563476a24db0 .scope module, "regr_pc4_s2" "regr" 3 122, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x563476a24f80 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x563476a250d0_0 .net "clear", 0 0, v0x563476a27df0_0;  alias, 1 drivers
v0x563476a251c0_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
v0x563476a25260_0 .net "hold", 0 0, v0x563476a2a9d0_0;  alias, 1 drivers
v0x563476a25330_0 .net "in", 31 0, L_0x563476a3b1a0;  alias, 1 drivers
v0x563476a253d0_0 .var "out", 31 0;
S_0x563476a25590 .scope module, "regr_s2_rs" "regr" 3 167, 6 31 0, S_0x563476a12ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x563476a25760 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7fc74e1720f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563476a258b0_0 .net "clear", 0 0, L_0x7fc74e1720f0;  1 drivers
v0x563476a25990_0 .net "clk", 0 0, v0x5634769efb90_0;  alias, 1 drivers
v0x563476a25a50_0 .net "hold", 0 0, v0x563476a2a9d0_0;  alias, 1 drivers
v0x563476a25b20_0 .net "in", 4 0, L_0x563476a3b7d0;  alias, 1 drivers
v0x563476a25bf0_0 .var "out", 4 0;
    .scope S_0x5634769f5560;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5634769efb90_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5634769f5560;
T_1 ;
    %load/vec4 v0x5634769efb90_0;
    %inv;
    %store/vec4 v0x5634769e6100_0, 0, 1;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x5634769e6100_0;
    %store/vec4 v0x5634769efb90_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563476a24db0;
T_2 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a250d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563476a253d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x563476a25260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x563476a253d0_0;
    %assign/vec4 v0x563476a253d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x563476a25330_0;
    %assign/vec4 v0x563476a253d0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563476a19400;
T_3 ;
    %vpi_call 9 36 "$readmemh", P_0x563476a19610, v0x563476a19e90, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x563476a24550;
T_4 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a248e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563476a24c20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x563476a24a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x563476a24c20_0;
    %assign/vec4 v0x563476a24c20_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x563476a24b50_0;
    %assign/vec4 v0x563476a24c20_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563476a230c0;
T_5 ;
    %vpi_call 10 42 "$readmemh", P_0x563476a212c0, v0x563476a23b90, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x563476a230c0;
T_6 ;
    %end;
    .thread T_6;
    .scope S_0x563476a230c0;
T_7 ;
    %wait E_0x563476a23580;
    %load/vec4 v0x563476a24050_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563476a236f0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x563476a24050_0;
    %load/vec4 v0x563476a243b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563476a24210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x563476a242d0_0;
    %store/vec4 v0x563476a236f0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x563476a24050_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x563476a23b90, 4;
    %store/vec4 v0x563476a236f0_0, 0, 32;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x563476a230c0;
T_8 ;
    %wait E_0x563476a18980;
    %load/vec4 v0x563476a24130_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563476a237f0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x563476a24130_0;
    %load/vec4 v0x563476a243b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563476a24210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x563476a242d0_0;
    %store/vec4 v0x563476a237f0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x563476a24130_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x563476a23b90, 4;
    %store/vec4 v0x563476a237f0_0, 0, 32;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x563476a230c0;
T_9 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a24210_0;
    %load/vec4 v0x563476a243b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x563476a242d0_0;
    %load/vec4 v0x563476a243b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563476a23b90, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x563476a25590;
T_10 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a258b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563476a25bf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x563476a25a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x563476a25bf0_0;
    %assign/vec4 v0x563476a25bf0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x563476a25b20_0;
    %assign/vec4 v0x563476a25bf0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x563476a1f8f0;
T_11 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a1fc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x563476a1ff00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x563476a1fd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x563476a1ff00_0;
    %assign/vec4 v0x563476a1ff00_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x563476a1fe60_0;
    %assign/vec4 v0x563476a1ff00_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x563476a20880;
T_12 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a20ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563476a20e90_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x563476a20d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x563476a20e90_0;
    %assign/vec4 v0x563476a20e90_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x563476a20df0_0;
    %assign/vec4 v0x563476a20e90_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x563476a200d0;
T_13 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a203c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563476a206b0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x563476a20540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x563476a206b0_0;
    %assign/vec4 v0x563476a206b0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x563476a20610_0;
    %assign/vec4 v0x563476a206b0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x563476a1d780;
T_14 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a1dbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563476a1dee0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x563476a1dd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x563476a1dee0_0;
    %assign/vec4 v0x563476a1dee0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x563476a1de20_0;
    %assign/vec4 v0x563476a1dee0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x563476a17910;
T_15 ;
    %wait E_0x563476a17ae0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x563476a17b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a17c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a17d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a17dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a17f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a18050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a18110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563476a18340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563476a18400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a17e80_0, 0;
    %load/vec4 v0x563476a181d0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563476a17f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a18340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563476a18050_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563476a17b60_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563476a17c60_0, 0;
    %jmp T_15.7;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a18340_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563476a17b60_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563476a17c60_0, 0;
    %jmp T_15.7;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563476a17b60_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563476a17b60_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563476a17d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a18400_0, 0;
    %jmp T_15.7;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563476a18110_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563476a17b60_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563476a17c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a18400_0, 0;
    %jmp T_15.7;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563476a17b60_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x563476a17b60_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563476a17dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a18400_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563476a17e80_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x563476a1f0e0;
T_16 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a1f400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563476a1f720_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x563476a1f590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x563476a1f720_0;
    %assign/vec4 v0x563476a1f720_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x563476a1f660_0;
    %assign/vec4 v0x563476a1f720_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x563476a16920;
T_17 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a16c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563476a16f80_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x563476a16df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x563476a16f80_0;
    %assign/vec4 v0x563476a16f80_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x563476a16ec0_0;
    %assign/vec4 v0x563476a16f80_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x563476a15900;
T_18 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a15c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563476a15f20_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x563476a15db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x563476a15f20_0;
    %assign/vec4 v0x563476a15f20_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x563476a15e80_0;
    %assign/vec4 v0x563476a15f20_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x563476a1c7a0;
T_19 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a1cac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a1cde0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x563476a1cc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x563476a1cde0_0;
    %assign/vec4 v0x563476a1cde0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x563476a1cd10_0;
    %assign/vec4 v0x563476a1cde0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x563476a1b7e0;
T_20 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a1bb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563476a1be30_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x563476a1bcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x563476a1be30_0;
    %assign/vec4 v0x563476a1be30_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x563476a1bd70_0;
    %assign/vec4 v0x563476a1be30_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x563476a21010;
T_21 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a213c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563476a216d0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x563476a21540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x563476a216d0_0;
    %assign/vec4 v0x563476a216d0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x563476a21610_0;
    %assign/vec4 v0x563476a216d0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x563476a15270;
T_22 ;
    %wait E_0x563476a154e0;
    %load/vec4 v0x563476a157a0_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563476a15540_0, 0, 4;
    %jmp T_22.7;
T_22.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x563476a15540_0, 0, 4;
    %jmp T_22.7;
T_22.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x563476a15540_0, 0, 4;
    %jmp T_22.7;
T_22.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x563476a15540_0, 0, 4;
    %jmp T_22.7;
T_22.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x563476a15540_0, 0, 4;
    %jmp T_22.7;
T_22.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x563476a15540_0, 0, 4;
    %jmp T_22.7;
T_22.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x563476a15540_0, 0, 4;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x563476a15270;
T_23 ;
    %wait E_0x563476a15460;
    %load/vec4 v0x563476a15700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563476a15640_0, 0, 4;
    %jmp T_23.5;
T_23.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x563476a15640_0, 0, 4;
    %jmp T_23.5;
T_23.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x563476a15640_0, 0, 4;
    %jmp T_23.5;
T_23.2 ;
    %load/vec4 v0x563476a15540_0;
    %store/vec4 v0x563476a15640_0, 0, 4;
    %jmp T_23.5;
T_23.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x563476a15640_0, 0, 4;
    %jmp T_23.5;
T_23.5 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x563476a133f0;
T_24 ;
    %wait E_0x563476a13570;
    %load/vec4 v0x563476a14b70_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563476a14e90_0, 0;
    %jmp T_24.8;
T_24.0 ;
    %load/vec4 v0x563476a149b0_0;
    %assign/vec4 v0x563476a14e90_0, 0;
    %jmp T_24.8;
T_24.1 ;
    %load/vec4 v0x563476a148d0_0;
    %load/vec4 v0x563476a14a90_0;
    %and;
    %assign/vec4 v0x563476a14e90_0, 0;
    %jmp T_24.8;
T_24.2 ;
    %load/vec4 v0x563476a148d0_0;
    %load/vec4 v0x563476a14a90_0;
    %or;
    %inv;
    %assign/vec4 v0x563476a14e90_0, 0;
    %jmp T_24.8;
T_24.3 ;
    %load/vec4 v0x563476a148d0_0;
    %load/vec4 v0x563476a14a90_0;
    %or;
    %assign/vec4 v0x563476a14e90_0, 0;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x563476a14f70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x563476a14e90_0, 0;
    %jmp T_24.8;
T_24.5 ;
    %load/vec4 v0x563476a15030_0;
    %assign/vec4 v0x563476a14e90_0, 0;
    %jmp T_24.8;
T_24.6 ;
    %load/vec4 v0x563476a148d0_0;
    %load/vec4 v0x563476a14a90_0;
    %xor;
    %assign/vec4 v0x563476a14e90_0, 0;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x563476a228b0;
T_25 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a22bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a22f10_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x563476a22d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x563476a22f10_0;
    %assign/vec4 v0x563476a22f10_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x563476a22e40_0;
    %assign/vec4 v0x563476a22f10_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x563476a19fd0;
T_26 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a1a2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563476a1a600_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x563476a1a4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x563476a1a600_0;
    %assign/vec4 v0x563476a1a600_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x563476a1a540_0;
    %assign/vec4 v0x563476a1a600_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x563476a1aff0;
T_27 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a1b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563476a1b620_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x563476a1b490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x563476a1b620_0;
    %assign/vec4 v0x563476a1b620_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x563476a1b560_0;
    %assign/vec4 v0x563476a1b620_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x563476a218a0;
T_28 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a21bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563476a21ed0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x563476a21d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x563476a21ed0_0;
    %assign/vec4 v0x563476a21ed0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x563476a21e10_0;
    %assign/vec4 v0x563476a21ed0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x563476a17150;
T_29 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a17470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563476a17790_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x563476a17600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x563476a17790_0;
    %assign/vec4 v0x563476a17790_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x563476a176d0_0;
    %assign/vec4 v0x563476a17790_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x563476a160f0;
T_30 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a16410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563476a16770_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x563476a16600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x563476a16770_0;
    %assign/vec4 v0x563476a16770_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x563476a166a0_0;
    %assign/vec4 v0x563476a16770_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x563476a1cf90;
T_31 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a1d2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a1d5d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x563476a1d430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x563476a1d5d0_0;
    %assign/vec4 v0x563476a1d5d0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x563476a1d500_0;
    %assign/vec4 v0x563476a1d5d0_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x563476a1c000;
T_32 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a1c320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563476a1c640_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x563476a1c4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x563476a1c640_0;
    %assign/vec4 v0x563476a1c640_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x563476a1c570_0;
    %assign/vec4 v0x563476a1c640_0, 0;
T_32.3 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x563476a1e8c0;
T_33 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a1ebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563476a1ef10_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x563476a1ed80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x563476a1ef10_0;
    %assign/vec4 v0x563476a1ef10_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x563476a1ee50_0;
    %assign/vec4 v0x563476a1ef10_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x563476a18620;
T_34 ;
    %vpi_call 8 35 "$readmemh", P_0x563476a187e0, v0x563476a18f00, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_34;
    .scope S_0x563476a18620;
T_35 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a19240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x563476a19160_0;
    %load/vec4 v0x563476a18d30_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563476a18f00, 0, 4;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x563476a1e0b0;
T_36 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a1e3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563476a1e710_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x563476a1e570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x563476a1e710_0;
    %assign/vec4 v0x563476a1e710_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x563476a1e640_0;
    %assign/vec4 v0x563476a1e710_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x563476a1a7d0;
T_37 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a1aaf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563476a1ae20_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x563476a1ac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x563476a1ae20_0;
    %assign/vec4 v0x563476a1ae20_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x563476a1ad60_0;
    %assign/vec4 v0x563476a1ae20_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x563476a220a0;
T_38 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a223c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x563476a22700_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x563476a22560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x563476a22700_0;
    %assign/vec4 v0x563476a22700_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x563476a22630_0;
    %assign/vec4 v0x563476a22700_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x563476a12ee0;
T_39 ;
    %vpi_call 3 44 "$display", "if_pc,    if_instr, id_regrs, id_regrt, ex_alua,  ex_alub,  ex_aluctl, mem_memdata, mem_memread, mem_memwrite, wb_regdata, wb_regwrite" {0 0 0};
    %vpi_call 3 45 "$monitor", "PC=%x %x ||rs=%d rt=%d rd=%d||A=%x B=%x||w=%x Ram=%x R%xW%x||D=%x \012b=%x j=%x||Opcode=%x Func=%x||I=%x R=%x||D=%d alu=%x branch%x j%x||R=%x C=%d \012-------------------------------------------------------------------------------------------------------", v0x563476a29370_0, v0x563476a284d0_0, v0x563476a2a330_0, v0x563476a2a4e0_0, v0x563476a29b50_0, v0x563476a282a0_0, v0x563476a26dc0_0, v0x563476a27ce0_0, v0x563476a29d10_0, v0x563476a28ce0_0, v0x563476a291d0_0, v0x563476a2ab80_0, v0x563476a270f0_0, v0x563476a28860_0, v0x563476a292a0_0, &PV<v0x563476a285e0_0, 0, 6>, v0x563476a2a760_0, v0x563476a26970_0, v0x563476a2ad40_0, v0x563476a26a40_0, v0x563476a29ab0_0, v0x563476a28b00_0, v0x563476a2ae30_0, v0x563476a27690_0 {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x563476a12ee0;
T_40 ;
    %wait E_0x563476a13350;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a27df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a27ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a27f80_0, 0;
    %load/vec4 v0x563476a29ab0_0;
    %load/vec4 v0x563476a28b00_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563476a27df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563476a27ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563476a27f80_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x563476a12ee0;
T_41 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x563476a27690_0, 0;
    %end;
    .thread T_41;
    .scope S_0x563476a12ee0;
T_42 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a27690_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x563476a27690_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x563476a12ee0;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563476a29370_0, 0;
    %end;
    .thread T_43;
    .scope S_0x563476a12ee0;
T_44 ;
    %wait E_0x563476a15ba0;
    %load/vec4 v0x563476a2a9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x563476a29370_0;
    %assign/vec4 v0x563476a29370_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x563476a29ab0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.2, 4;
    %load/vec4 v0x563476a270f0_0;
    %assign/vec4 v0x563476a29370_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x563476a28b00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.4, 4;
    %load/vec4 v0x563476a28860_0;
    %assign/vec4 v0x563476a29370_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x563476a29850_0;
    %assign/vec4 v0x563476a29370_0, 0;
T_44.5 ;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x563476a12ee0;
T_45 ;
    %wait E_0x5634769feac0;
    %load/vec4 v0x563476a28020_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %load/vec4 v0x563476a27860_0;
    %store/vec4 v0x563476a282a0_0, 0, 32;
    %jmp T_45.3;
T_45.0 ;
    %load/vec4 v0x563476a26a40_0;
    %store/vec4 v0x563476a282a0_0, 0, 32;
    %jmp T_45.3;
T_45.1 ;
    %load/vec4 v0x563476a2ab80_0;
    %store/vec4 v0x563476a282a0_0, 0, 32;
    %jmp T_45.3;
T_45.3 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x563476a12ee0;
T_46 ;
    %wait E_0x56347695dbf0;
    %load/vec4 v0x563476a28100_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %load/vec4 v0x563476a27c20_0;
    %store/vec4 v0x563476a28340_0, 0, 32;
    %jmp T_46.3;
T_46.0 ;
    %load/vec4 v0x563476a26a40_0;
    %store/vec4 v0x563476a28340_0, 0, 32;
    %jmp T_46.3;
T_46.1 ;
    %load/vec4 v0x563476a2ab80_0;
    %store/vec4 v0x563476a28340_0, 0, 32;
    %jmp T_46.3;
T_46.3 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x563476a12ee0;
T_47 ;
    %wait E_0x56347695de90;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x563476a27320_0;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %load/vec4 v0x563476a27530_0;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a29ab0_0, 0;
    %jmp T_47.3;
T_47.0 ;
    %load/vec4 v0x563476a2b030_0;
    %assign/vec4 v0x563476a29ab0_0, 0;
    %jmp T_47.3;
T_47.1 ;
    %load/vec4 v0x563476a2b030_0;
    %inv;
    %assign/vec4 v0x563476a29ab0_0, 0;
    %jmp T_47.3;
T_47.3 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x563476a12ee0;
T_48 ;
    %wait E_0x56347695e750;
    %load/vec4 v0x563476a2a1c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563476a2ad40_0;
    %load/vec4 v0x563476a2a420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563476a28020_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x563476a2a260_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563476a2ae30_0;
    %load/vec4 v0x563476a2a420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563476a28020_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563476a28020_0, 0;
T_48.3 ;
T_48.1 ;
    %load/vec4 v0x563476a2a1c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563476a2ad40_0;
    %load/vec4 v0x563476a2a5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563476a28100_0, 0;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v0x563476a2a260_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563476a2ae30_0;
    %load/vec4 v0x563476a2a5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.6, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563476a28100_0, 0;
    %jmp T_48.7;
T_48.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563476a28100_0, 0;
T_48.7 ;
T_48.5 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x563476a12ee0;
T_49 ;
    %wait E_0x56347695e470;
    %load/vec4 v0x563476a28c40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563476a2a4e0_0;
    %load/vec4 v0x563476a2a5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563476a2a330_0;
    %load/vec4 v0x563476a2a5b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a2a9d0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563476a2a9d0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x5634769f41f0;
T_50 ;
    %vpi_call 2 38 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5634769f41f0 {0 0 0};
    %delay 40, 0;
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb.v";
    "cpu.v";
    "./alu.v";
    "./alu_control.v";
    "./regr.v";
    "./control.v";
    "./dm.v";
    "./im.v";
    "./regm.v";
