/**
 * @file uni-STC/pwm/pwm8g.h
 * 
 * Register, bit and macro definitions for the 15-bit enhanced PWM
 * of the STC8G family and the STC8A8K64D4.
 */

#ifndef _UNISTC_PWM_PWM8G_H
#define _UNISTC_PWM_PWM8G_H

// SFR PWMSET: PWM set register
SFR(PWMSET, 0xF1);

#define M_ENPWM0 0x1
#define P_ENPWM0 0

#define M_PWMRST 0x40
#define P_PWMRST 6

#if PWM_GROUPS == 6
	#define M_ENPWM1 0x2
	#define P_ENPWM1 1
	
	#define M_ENPWM2 0x4
	#define P_ENPWM2 2
	
	#define M_ENPWM3 0x8
	#define P_ENPWM3 3
	
	#define M_ENPWM4 0x10
	#define P_ENPWM4 4
	
	#define M_ENPWM5 0x20
	#define P_ENPWM5 5
	
	#define M_ENGLBSET 0x80
	#define P_ENGLBSET 7
#endif // PWM_GROUPS == 6

// SFR PWMCFG01: PWM 0 & 1 configuration register
SFR(PWMCFG01, 0xF6);

#define M_PWM0CEN 0x1
#define P_PWM0CEN 0

#define M_ENPWM0TA 0x2
#define P_ENPWM0TA 1

#define M_EPWM0CBI 0x4
#define P_EPWM0CBI 2

#define M_PWM0CBIF 0x8
#define P_PWM0CBIF 3

#if PWM_GROUPS == 6
	#define M_PWM1CEN 0x10
	#define P_PWM1CEN 4
	
	#define M_FLTPS0 0x20
	#define P_FLTPS0 5
	
	#define M_EPWM1CBI 0x40
	#define P_EPWM1CBI 6
	
	#define M_PWM1CBIF 0x80
	#define P_PWM1CBIF 7
#endif // PWM_GROUPS == 6

#if PWM_GROUPS == 6
	// SFR PWMCFG23: PWM 2 & 3 configuration register
	SFR(PWMCFG23, 0xF7);
	
	#define M_PWM2CEN 0x1
	#define P_PWM2CEN 0
	
	#define M_ENPWM2TA 0x2
	#define P_ENPWM2TA 1
	
	#define M_EPWM2CBI 0x4
	#define P_EPWM2CBI 2
	
	#define M_PWM2CBIF 0x8
	#define P_PWM2CBIF 3
	
	#define M_PWM3CEN 0x10
	#define P_PWM3CEN 4
	
	#define M_FLTPS1 0x20
	#define P_FLTPS1 5
	
	#define M_EPWM3CBI 0x40
	#define P_EPWM3CBI 6
	
	#define M_PWM3CBIF 0x80
	#define P_PWM3CBIF 7

	// SFR PWMCFG45: PWM 4 & 5 configuration register
	SFR(PWMCFG45, 0xFE);
	
	#define M_PWM4CEN 0x1
	#define P_PWM4CEN 0
	
	#define M_ENPWM4TA 0x2
	#define P_ENPWM4TA 1
	
	#define M_EPWM4CBI 0x4
	#define P_EPWM4CBI 2
	
	#define M_PWM4CBIF 0x8
	#define P_PWM4CBIF 3
	
	#define M_PWM5CEN 0x10
	#define P_PWM5CEN 4
	
	#define M_FLTPS2 0x20
	#define P_FLTPS2 5
	
	#define M_EPWM5CBI 0x40
	#define P_EPWM5CBI 6
	
	#define M_PWM5CBIF 0x80
	#define P_PWM5CBIF 7
#endif // PWM_GROUPS == 6

// SFR PWM0CH: PWM0 counter high
SFRX(PWM0CH, 0xFF00);

// SFR PWM0CL: PWM0 counter low
SFRX(PWM0CL, 0xFF01);

// SFR PWM0CKS: PWM0 clock select register
SFRX(PWM0CKS, 0xFF02);

#define M_PWM_PS 0x0f
#define P_PWM_PS 0

#define M_SELT2 0x10
#define P_SELT2 4

// SFR PWM0TADCH: PWM0 trigger ADC counter high
SFRX(PWM0TADCH, 0xFF03);

// SFR PWM0TADCL: PWM0 trigger ADC counter low
SFRX(PWM0TADCL, 0xFF04);

// SFR PWM0IF: PWM0 interrupt flag register
SFRX(PWM0IF, 0xFF05);

#define M_C0IF 0x1
#define P_C0IF 0

#define M_C1IF 0x2
#define P_C1IF 1

#define M_C2IF 0x4
#define P_C2IF 2

#define M_C3IF 0x8
#define P_C3IF 3

#define M_C4IF 0x10
#define P_C4IF 4

#define M_C5IF 0x20
#define P_C5IF 5

#define M_C6IF 0x40
#define P_C6IF 6

#define M_C7IF 0x80
#define P_C7IF 7

// SFR PWM0FDCR: PWM0 fault detection control register
SFRX(PWM0FDCR, 0xFF06);

#define M_FDIF 0x1
#define P_FDIF 0

#define M_FDIO 0x2
#define P_FDIO 1

#define M_FDCMP 0x4
#define P_FDCMP 2

#define M_EFDI 0x8
#define P_EFDI 3

#define M_FLTFLIO 0x10
#define P_FLTFLIO 4

#define M_ENFD 0x20
#define P_ENFD 5

#define M_INVIO 0x40
#define P_INVIO 6

#define M_INVCMP 0x80
#define P_INVCMP 7

// SFR PWM00T1H: PWM00 Timer 1 high
SFRX(PWM00T1H, 0xFF10);
// SFR PWM00T1L: PWM00 Timer 1 low
SFRX(PWM00T1L, 0xFF11);
// SFR PWM00T2H: PWM00 Timer 2 high
SFRX(PWM00T2H, 0xFF12);
// SFR PWM00T2L: PWM00 Timer 2 low
SFRX(PWM00T2L, 0xFF13);
// SFR PWM00CR: PWM00 control register
SFRX(PWM00CR, 0xFF14);

#define M_ENT1I 0x1
#define P_ENT1I 0

#define M_ENT2I 0x2
#define P_ENT2I 1

#define M_ENI 0x4
#define P_ENI 2

#define M_INI 0x40
#define P_INI 3

#define M_ENO 0x80
#define P_ENO 7

#if MCU_SERIES == 'A' // STC8A8KxxD4
	#define M_C_S 0x18
	#define P_C_S 3
#endif // MCU_SERIES == 'A'

// SFR PWM00HLD: PWM00 level hold control register
SFRX(PWM00HLD, 0xFF15);

#define M_HLDL 0x1
#define P_HLDL 0

#define M_HLDH 0x2
#define P_HLDH 1

// To manipulate both HLDL & HLDH in a single operation.
#define M_HLD 0x3
#define P_HLD 0

// SFR PWM01T1H: PWM01 Timer 1 high
SFRX(PWM01T1H, 0xFF18);
// SFR PWM01T1L: PWM01 Timer 1 low
SFRX(PWM01T1L, 0xFF19);
// SFR PWM01T2H: PWM01 Timer 2 high
SFRX(PWM01T2H, 0xFF1A);
// SFR PWM01T2L: PWM01 Timer 2 low
SFRX(PWM01T2L, 0xFF1B);
// SFR PWM01CR: PWM01 control register
SFRX(PWM01CR, 0xFF1C);
// SFR PWM01HLD: PWM01 level hold control register
SFRX(PWM01HLD, 0xFF1D);

// SFR PWM02T1H: PWM02 Timer 1 high
SFRX(PWM02T1H, 0xFF20);
// SFR PWM02T1L: PWM02 Timer 1 low
SFRX(PWM02T1L, 0xFF21);
// SFR PWM02T2H: PWM02 Timer 2 high
SFRX(PWM02T2H, 0xFF22);
// SFR PWM02T2L: PWM02 Timer 2 low
SFRX(PWM02T2L, 0xFF23);
// SFR PWM02CR: PWM02 control register
SFRX(PWM02CR, 0xFF24);
// SFR PWM02HLD: PWM02 level hold control register
SFRX(PWM02HLD, 0xFF25);

// SFR PWM03T1H: PWM03 Timer 1 high
SFRX(PWM03T1H, 0xFF28);
// SFR PWM03T1L: PWM03 Timer 1 low
SFRX(PWM03T1L, 0xFF29);
// SFR PWM03T2H: PWM03 Timer 2 high
SFRX(PWM03T2H, 0xFF2A);
// SFR PWM03T2L: PWM03 Timer 2 low
SFRX(PWM03T2L, 0xFF2B);
// SFR PWM03CR: PWM03 control register
SFRX(PWM03CR, 0xFF2C);
// SFR PWM03HLD: PWM03 level hold control register
SFRX(PWM03HLD, 0xFF2D);

// SFR PWM04T1H: PWM04 Timer 1 high
SFRX(PWM04T1H, 0xFF30);
// SFR PWM04T1L: PWM04 Timer 1 low
SFRX(PWM04T1L, 0xFF31);
// SFR PWM04T2H: PWM04 Timer 2 high
SFRX(PWM04T2H, 0xFF32);
// SFR PWM04T2L: PWM04 Timer 2 low
SFRX(PWM04T2L, 0xFF33);
// SFR PWM04CR: PWM04 control register
SFRX(PWM04CR, 0xFF34);
// SFR PWM04HLD: PWM04 level hold control register
SFRX(PWM04HLD, 0xFF35);

// SFR PWM05T1H: PWM05 Timer 1 high
SFRX(PWM05T1H, 0xFF38);
// SFR PWM05T1L: PWM05 Timer 1 low
SFRX(PWM05T1L, 0xFF39);
// SFR PWM05T2H: PWM05 Timer 2 high
SFRX(PWM05T2H, 0xFF3A);
// SFR PWM05T2L: PWM05 Timer 2 low
SFRX(PWM05T2L, 0xFF3B);
// SFR PWM05CR: PWM05 control register
SFRX(PWM05CR, 0xFF3C);
// SFR PWM05HLD: PWM05 level hold control register
SFRX(PWM05HLD, 0xFF3D);

// SFR PWM06T1H: PWM06 Timer 1 high
SFRX(PWM06T1H, 0xFF40);
// SFR PWM06T1L: PWM06 Timer 1 low
SFRX(PWM06T1L, 0xFF41);
// SFR PWM06T2H: PWM06 Timer 2 high
SFRX(PWM06T2H, 0xFF42);
// SFR PWM06T2L: PWM06 Timer 2 low
SFRX(PWM06T2L, 0xFF43);
// SFR PWM06CR: PWM06 control register
SFRX(PWM06CR, 0xFF44);
// SFR PWM06HLD: PWM06 level hold control register
SFRX(PWM06HLD, 0xFF45);

// SFR PWM07T1H: PWM07 Timer 1 high
SFRX(PWM07T1H, 0xFF48);
// SFR PWM07T1L: PWM07 Timer 1 low
SFRX(PWM07T1L, 0xFF49);
// SFR PWM07T2H: PWM07 Timer 2 high
SFRX(PWM07T2H, 0xFF4A);
// SFR PWM07T2L: PWM07 Timer 2 low
SFRX(PWM07T2L, 0xFF4B);
// SFR PWM07CR: PWM07 control register
SFRX(PWM07CR, 0xFF4C);
// SFR PWM07HLD: PWM07 level hold control register
SFRX(PWM07HLD, 0xFF4D);

#if PWM_GROUPS == 6
	// SFR PWM1CH: PWM1 counter high
	SFRX(PWM1CH, 0xFF50);
	// SFR PWM1CL: PWM1 counter low
	SFRX(PWM1CL, 0xFF51);
	// SFR PWM1CKS: PWM1 clock select register
	SFRX(PWM1CKS, 0xFF52);
	// SFR PWM1IF: PWM1 interrupt flag register
	SFRX(PWM1IF, 0xFF55);
	// SFR PWM1FDCR: PWM1 fault detection control register
	SFRX(PWM1FDCR, 0xFF56);
	
	// SFR PWM10T1H: PWM10 Timer 1 high
	SFRX(PWM10T1H, 0xFF60);
	// SFR PWM10T1L: PWM10 Timer 1 low
	SFRX(PWM10T1L, 0xFF61);
	// SFR PWM10T2H: PWM10 Timer 2 high
	SFRX(PWM10T2H, 0xFF62);
	// SFR PWM10T2L: PWM10 Timer 2 low
	SFRX(PWM10T2L, 0xFF63);
	// SFR PWM10CR: PWM10 control register
	SFRX(PWM10CR, 0xFF64);
	// SFR PWM10HLD: PWM10 level hold control register
	SFRX(PWM10HLD, 0xFF65);

	// SFR PWM11T1H: PWM11 Timer 1 high
	SFRX(PWM11T1H, 0xFF68);
	// SFR PWM11T1L: PWM11 Timer 1 low
	SFRX(PWM11T1L, 0xFF69);
	// SFR PWM11T2H: PWM11 Timer 2 high
	SFRX(PWM11T2H, 0xFF6A);
	// SFR PWM11T2L: PWM11 Timer 2 low
	SFRX(PWM11T2L, 0xFF6B);
	// SFR PWM11CR: PWM11 control register
	SFRX(PWM11CR, 0xFF6C);
	// SFR PWM11HLD: PWM11 level hold control register
	SFRX(PWM11HLD, 0xFF6D);

	// SFR PWM12T1H: PWM12 Timer 1 high
	SFRX(PWM12T1H, 0xFF70);
	// SFR PWM12T1L: PWM12 Timer 1 low
	SFRX(PWM12T1L, 0xFF71);
	// SFR PWM12T2H: PWM12 Timer 2 high
	SFRX(PWM12T2H, 0xFF72);
	// SFR PWM12T2L: PWM12 Timer 2 low
	SFRX(PWM12T2L, 0xFF73);
	// SFR PWM12CR: PWM12 control register
	SFRX(PWM12CR, 0xFF74);
	// SFR PWM12HLD: PWM12 level hold control register
	SFRX(PWM12HLD, 0xFF75);

	// SFR PWM13T1H: PWM13 Timer 1 high
	SFRX(PWM13T1H, 0xFF78);
	// SFR PWM13T1L: PWM13 Timer 1 low
	SFRX(PWM13T1L, 0xFF79);
	// SFR PWM13T2H: PWM13 Timer 2 high
	SFRX(PWM13T2H, 0xFF7A);
	// SFR PWM13T2L: PWM13 Timer 2 low
	SFRX(PWM13T2L, 0xFF7B);
	// SFR PWM13CR: PWM13 control register
	SFRX(PWM13CR, 0xFF7C);
	// SFR PWM13HLD: PWM13 level hold control register
	SFRX(PWM13HLD, 0xFF7D);

	// SFR PWM14T1H: PWM14 Timer 1 high
	SFRX(PWM14T1H, 0xFF80);
	// SFR PWM14T1L: PWM14 Timer 1 low
	SFRX(PWM14T1L, 0xFF81);
	// SFR PWM14T2H: PWM14 Timer 2 high
	SFRX(PWM14T2H, 0xFF82);
	// SFR PWM14T2L: PWM14 Timer 2 low
	SFRX(PWM14T2L, 0xFF83);
	// SFR PWM14CR: PWM14 control register
	SFRX(PWM14CR, 0xFF84);
	// SFR PWM14HLD: PWM14 level hold control register
	SFRX(PWM14HLD, 0xFF85);

	// SFR PWM15T1H: PWM15 Timer 1 high
	SFRX(PWM15T1H, 0xFF88);
	// SFR PWM15T1L: PWM15 Timer 1 low
	SFRX(PWM15T1L, 0xFF89);
	// SFR PWM15T2H: PWM15 Timer 2 high
	SFRX(PWM15T2H, 0xFF8A);
	// SFR PWM15T2L: PWM15 Timer 2 low
	SFRX(PWM15T2L, 0xFF8B);
	// SFR PWM15CR: PWM15 control register
	SFRX(PWM15CR, 0xFF8C);
	// SFR PWM15HLD: PWM15 level hold control register
	SFRX(PWM15HLD, 0xFF8D);

	// SFR PWM16T1H: PWM16 Timer 1 high
	SFRX(PWM16T1H, 0xFF90);
	// SFR PWM16T1L: PWM16 Timer 1 low
	SFRX(PWM16T1L, 0xFF91);
	// SFR PWM16T2H: PWM16 Timer 2 high
	SFRX(PWM16T2H, 0xFF92);
	// SFR PWM16T2L: PWM16 Timer 2 low
	SFRX(PWM16T2L, 0xFF93);
	// SFR PWM16CR: PWM16 control register
	SFRX(PWM16CR, 0xFF94);
	// SFR PWM16HLD: PWM16 level hold control register
	SFRX(PWM16HLD, 0xFF95);

	// SFR PWM17T1H: PWM17 Timer 1 high
	SFRX(PWM17T1H, 0xFF98);
	// SFR PWM17T1L: PWM17 Timer 1 low
	SFRX(PWM17T1L, 0xFF99);
	// SFR PWM17T2H: PWM17 Timer 2 high
	SFRX(PWM17T2H, 0xFF9A);
	// SFR PWM17T2L: PWM17 Timer 2 low
	SFRX(PWM17T2L, 0xFF9B);
	// SFR PWM17CR: PWM17 control register
	SFRX(PWM17CR, 0xFF9C);
	// SFR PWM17HLD: PWM17 level hold control register
	SFRX(PWM17HLD, 0xFF9D);

	// SFR PWM2CH: PWM2 counter high
	SFRX(PWM2CH, 0xFFA0);
	// SFR PWM2CL: PWM2 counter low
	SFRX(PWM2CL, 0xFFA1);
	// SFR PWM2CKS: PWM2 clock select register
	SFRX(PWM2CKS, 0xFFA2);
	// SFR PWM2TADCH: PWM2 trigger ADC counter high
	SFRX(PWM2TADCH, 0xFFA3);
	// SFR PWM2TADCL: PWM2 trigger ADC counter low
	SFRX(PWM2TADCL, 0xFFA4);
	// SFR PWM2IF: PWM2 interrupt flag register
	SFRX(PWM2IF, 0xFFA5);
	// SFR PWM2FDCR: PWM2 fault detection control register
	SFRX(PWM2FDCR, 0xFFA6);

	// SFR PWM20T1H: PWM20 Timer 1 high
	SFRX(PWM20T1H, 0xFFB0);
	// SFR PWM20T1L: PWM20 Timer 1 low
	SFRX(PWM20T1L, 0xFFB1);
	// SFR PWM20T2H: PWM20 Timer 2 high
	SFRX(PWM20T2H, 0xFFB2);
	// SFR PWM20T2L: PWM20 Timer 2 low
	SFRX(PWM20T2L, 0xFFB3);
	// SFR PWM20CR: PWM20 control register
	SFRX(PWM20CR, 0xFFB4);
	// SFR PWM20HLD: PWM20 level hold control register
	SFRX(PWM20HLD, 0xFFB5);

	// SFR PWM21T1H: PWM21 Timer 1 high
	SFRX(PWM21T1H, 0xFFB8);
	// SFR PWM21T1L: PWM21 Timer 1 low
	SFRX(PWM21T1L, 0xFFB9);
	// SFR PWM21T2H: PWM21 Timer 2 high
	SFRX(PWM21T2H, 0xFFBA);
	// SFR PWM21T2L: PWM21 Timer 2 low
	SFRX(PWM21T2L, 0xFFBB);
	// SFR PWM21CR: PWM21 control register
	SFRX(PWM21CR, 0xFFBC);
	// SFR PWM21HLD: PWM21 level hold control register
	SFRX(PWM21HLD, 0xFFBD);

	// SFR PWM22T1H: PWM22 Timer 1 high
	SFRX(PWM22T1H, 0xFFC0);
	// SFR PWM22T1L: PWM22 Timer 1 low
	SFRX(PWM22T1L, 0xFFC1);
	// SFR PWM22T2H: PWM22 Timer 2 high
	SFRX(PWM22T2H, 0xFFC2);
	// SFR PWM22T2L: PWM22 Timer 2 low
	SFRX(PWM22T2L, 0xFFC3);
	// SFR PWM22CR: PWM22 control register
	SFRX(PWM22CR, 0xFFC4);
	// SFR PWM22HLD: PWM22 level hold control register
	SFRX(PWM22HLD, 0xFFC5);

	// SFR PWM23T1H: PWM23 Timer 1 high
	SFRX(PWM23T1H, 0xFFC8);
	// SFR PWM23T1L: PWM23 Timer 1 low
	SFRX(PWM23T1L, 0xFFC9);
	// SFR PWM23T2H: PWM23 Timer 2 high
	SFRX(PWM23T2H, 0xFFCA);
	// SFR PWM23T2L: PWM23 Timer 2 low
	SFRX(PWM23T2L, 0xFFCB);
	// SFR PWM23CR: PWM23 control register
	SFRX(PWM23CR, 0xFFCC);
	// SFR PWM23HLD: PWM23 level hold control register
	SFRX(PWM23HLD, 0xFFCD);

	// SFR PWM24T1H: PWM24 Timer 1 high
	SFRX(PWM24T1H, 0xFFD0);
	// SFR PWM24T1L: PWM24 Timer 1 low
	SFRX(PWM24T1L, 0xFFD1);
	// SFR PWM24T2H: PWM24 Timer 2 high
	SFRX(PWM24T2H, 0xFFD2);
	// SFR PWM24T2L: PWM24 Timer 2 low
	SFRX(PWM24T2L, 0xFFD3);
	// SFR PWM24CR: PWM24 control register
	SFRX(PWM24CR, 0xFFD4);
	// SFR PWM24HLD: PWM24 level hold control register
	SFRX(PWM24HLD, 0xFFD5);

	// SFR PWM25T1H: PWM25 Timer 1 high
	SFRX(PWM25T1H, 0xFFD8);
	// SFR PWM25T1L: PWM25 Timer 1 low
	SFRX(PWM25T1L, 0xFFD9);
	// SFR PWM25T2H: PWM25 Timer 2 high
	SFRX(PWM25T2H, 0xFFDA);
	// SFR PWM25T2L: PWM25 Timer 2 low
	SFRX(PWM25T2L, 0xFFDB);
	// SFR PWM25CR: PWM25 control register
	SFRX(PWM25CR, 0xFFDC);
	// SFR PWM25HLD: PWM25 level hold control register
	SFRX(PWM25HLD, 0xFFDD);

	// SFR PWM26T1H: PWM26 Timer 1 high
	SFRX(PWM26T1H, 0xFFE0);
	// SFR PWM26T1L: PWM26 Timer 1 low
	SFRX(PWM26T1L, 0xFFE1);
	// SFR PWM26T2H: PWM26 Timer 2 high
	SFRX(PWM26T2H, 0xFFE2);
	// SFR PWM26T2L: PWM26 Timer 2 low
	SFRX(PWM26T2L, 0xFFE3);
	// SFR PWM26CR: PWM26 control register
	SFRX(PWM26CR, 0xFFE4);
	// SFR PWM26HLD: PWM26 level hold control register
	SFRX(PWM26HLD, 0xFFE5);

	// SFR PWM27T1H: PWM27 Timer 1 high
	SFRX(PWM27T1H, 0xFFE8);
	// SFR PWM27T1L: PWM27 Timer 1 low
	SFRX(PWM27T1L, 0xFFE9);
	// SFR PWM27T2H: PWM27 Timer 2 high
	SFRX(PWM27T2H, 0xFFEA);
	// SFR PWM27T2L: PWM27 Timer 2 low
	SFRX(PWM27T2L, 0xFFEB);
	// SFR PWM27CR: PWM27 control register
	SFRX(PWM27CR, 0xFFEC);
	// SFR PWM27HLD: PWM27 level hold control register
	SFRX(PWM27HLD, 0xFFED);

	// SFR PWM3CH: PWM3 counter high
	SFRX(PWM3CH, 0xFC00);
	// SFR PWM3CL: PWM3 counter low
	SFRX(PWM3CL, 0xFC01);
	// SFR PWM3CKS: PWM3 clock select register
	SFRX(PWM3CKS, 0xFC02);
	// SFR PWM3IF: PWM3 interrupt flag register
	SFRX(PWM3IF, 0xFC05);
	// SFR PWM3FDCR: PWM3 fault detection control register
	SFRX(PWM3FDCR, 0xFC06);

	// SFR PWM30T1H: PWM30 Timer 1 high
	SFRX(PWM30T1H, 0xFC10);
	// SFR PWM30T1L: PWM30 Timer 1 low
	SFRX(PWM30T1L, 0xFC11);
	// SFR PWM30T2H: PWM30 Timer 2 high
	SFRX(PWM30T2H, 0xFC12);
	// SFR PWM30T2L: PWM30 Timer 2 low
	SFRX(PWM30T2L, 0xFC13);
	// SFR PWM30CR: PWM30 control register
	SFRX(PWM30CR, 0xFC14);
	// SFR PWM30HLD: PWM30 level hold control register
	SFRX(PWM30HLD, 0xFC15);

	// SFR PWM31T1H: PWM31 Timer 1 high
	SFRX(PWM31T1H, 0xFC18);
	// SFR PWM31T1L: PWM31 Timer 1 low
	SFRX(PWM31T1L, 0xFC19);
	// SFR PWM31T2H: PWM31 Timer 2 high
	SFRX(PWM31T2H, 0xFC1A);
	// SFR PWM31T2L: PWM31 Timer 2 low
	SFRX(PWM31T2L, 0xFC1B);
	// SFR PWM31CR: PWM31 control register
	SFRX(PWM31CR, 0xFC1C);
	// SFR PWM31HLD: PWM31 level hold control register
	SFRX(PWM31HLD, 0xFC1D);

	// SFR PWM32T1H: PWM32 Timer 1 high
	SFRX(PWM32T1H, 0xFC20);
	// SFR PWM32T1L: PWM32 Timer 1 low
	SFRX(PWM32T1L, 0xFC21);
	// SFR PWM32T2H: PWM32 Timer 2 high
	SFRX(PWM32T2H, 0xFC22);
	// SFR PWM32T2L: PWM32 Timer 2 low
	SFRX(PWM32T2L, 0xFC23);
	// SFR PWM32CR: PWM32 control register
	SFRX(PWM32CR, 0xFC24);
	// SFR PWM32HLD: PWM32 level hold control register
	SFRX(PWM32HLD, 0xFC25);

	// SFR PWM33T1H: PWM33 Timer 1 high
	SFRX(PWM33T1H, 0xFC28);
	// SFR PWM33T1L: PWM33 Timer 1 low
	SFRX(PWM33T1L, 0xFC29);
	// SFR PWM33T2H: PWM33 Timer 2 high
	SFRX(PWM33T2H, 0xFC2A);
	// SFR PWM33T2L: PWM33 Timer 2 low
	SFRX(PWM33T2L, 0xFC2B);
	// SFR PWM33CR: PWM33 control register
	SFRX(PWM33CR, 0xFC2C);
	// SFR PWM33HLD: PWM33 level hold control register
	SFRX(PWM33HLD, 0xFC2D);

	// SFR PWM34T1H: PWM34 Timer 1 high
	SFRX(PWM34T1H, 0xFC30);
	// SFR PWM34T1L: PWM34 Timer 1 low
	SFRX(PWM34T1L, 0xFC31);
	// SFR PWM34T2H: PWM34 Timer 2 high
	SFRX(PWM34T2H, 0xFC32);
	// SFR PWM34T2L: PWM34 Timer 2 low
	SFRX(PWM34T2L, 0xFC33);
	// SFR PWM34CR: PWM34 control register
	SFRX(PWM34CR, 0xFC34);
	// SFR PWM34HLD: PWM34 level hold control register
	SFRX(PWM34HLD, 0xFC35);

	// SFR PWM35T1H: PWM35 Timer 1 high
	SFRX(PWM35T1H, 0xFC38);
	// SFR PWM35T1L: PWM35 Timer 1 low
	SFRX(PWM35T1L, 0xFC39);
	// SFR PWM35T2H: PWM35 Timer 2 high
	SFRX(PWM35T2H, 0xFC3A);
	// SFR PWM35T2L: PWM35 Timer 2 low
	SFRX(PWM35T2L, 0xFC3B);
	// SFR PWM35CR: PWM35 control register
	SFRX(PWM35CR, 0xFC3C);
	// SFR PWM35HLD: PWM35 level hold control register
	SFRX(PWM35HLD, 0xFC3D);

	// SFR PWM36T1H: PWM36 Timer 1 high
	SFRX(PWM36T1H, 0xFC40);
	// SFR PWM36T1L: PWM36 Timer 1 low
	SFRX(PWM36T1L, 0xFC41);
	// SFR PWM36T2H: PWM36 Timer 2 high
	SFRX(PWM36T2H, 0xFC42);
	// SFR PWM36T2L: PWM36 Timer 2 low
	SFRX(PWM36T2L, 0xFC43);
	// SFR PWM36CR: PWM36 control register
	SFRX(PWM36CR, 0xFC44);
	// SFR PWM36HLD: PWM36 level hold control register
	SFRX(PWM36HLD, 0xFC45);

	// SFR PWM37T1H: PWM37 Timer 1 high
	SFRX(PWM37T1H, 0xFC48);
	// SFR PWM37T1L: PWM37 Timer 1 low
	SFRX(PWM37T1L, 0xFC49);
	// SFR PWM37T2H: PWM37 Timer 2 high
	SFRX(PWM37T2H, 0xFC4A);
	// SFR PWM37T2L: PWM37 Timer 2 low
	SFRX(PWM37T2L, 0xFC4B);
	// SFR PWM37CR: PWM37 control register
	SFRX(PWM37CR, 0xFC4C);
	// SFR PWM37HLD: PWM37 level hold control register
	SFRX(PWM37HLD, 0xFC4D);

	// SFR PWM4CH: PWM4 counter high
	SFRX(PWM4CH, 0xFC50);
	// SFR PWM4CL: PWM4 counter low
	SFRX(PWM4CL, 0xFC51);
	// SFR PWM4CKS: PWM4 clock select register
	SFRX(PWM4CKS, 0xFC52);
	// SFR PWM4TADCH: PWM4 trigger ADC counter high
	SFRX(PWM4TADCH, 0xFC53);
	// SFR PWM4TADCL: PWM4 trigger ADC counter low
	SFRX(PWM4TADCL, 0xFC54);
	// SFR PWM4IF: PWM4 interrupt flag register
	SFRX(PWM4IF, 0xFC55);
	// SFR PWM4FDCR: PWM4 fault detection control register
	SFRX(PWM4FDCR, 0xFC56);

	// SFR PWM40T1H: PWM40 Timer 1 high
	SFRX(PWM40T1H, 0xFC60);
	// SFR PWM40T1L: PWM40 Timer 1 low
	SFRX(PWM40T1L, 0xFC61);
	// SFR PWM40T2H: PWM40 Timer 2 high
	SFRX(PWM40T2H, 0xFC62);
	// SFR PWM40T2L: PWM40 Timer 2 low
	SFRX(PWM40T2L, 0xFC63);
	// SFR PWM40CR: PWM40 control register
	SFRX(PWM40CR, 0xFC64);
	// SFR PWM40HLD: PWM40 level hold control register
	SFRX(PWM40HLD, 0xFC65);

	// SFR PWM41T1H: PWM41 Timer 1 high
	SFRX(PWM41T1H, 0xFC68);
	// SFR PWM41T1L: PWM41 Timer 1 low
	SFRX(PWM41T1L, 0xFC69);
	// SFR PWM41T2H: PWM41 Timer 2 high
	SFRX(PWM41T2H, 0xFC6A);
	// SFR PWM41T2L: PWM41 Timer 2 low
	SFRX(PWM41T2L, 0xFC6B);
	// SFR PWM41CR: PWM41 control register
	SFRX(PWM41CR, 0xFC6C);
	// SFR PWM41HLD: PWM41 level hold control register
	SFRX(PWM41HLD, 0xFC6D);

	// SFR PWM42T1H: PWM42 Timer 1 high
	SFRX(PWM42T1H, 0xFC70);
	// SFR PWM42T1L: PWM42 Timer 1 low
	SFRX(PWM42T1L, 0xFC71);
	// SFR PWM42T2H: PWM42 Timer 2 high
	SFRX(PWM42T2H, 0xFC72);
	// SFR PWM42T2L: PWM42 Timer 2 low
	SFRX(PWM42T2L, 0xFC73);
	// SFR PWM42CR: PWM42 control register
	SFRX(PWM42CR, 0xFC74);
	// SFR PWM42HLD: PWM42 level hold control register
	SFRX(PWM42HLD, 0xFC75);

	// SFR PWM43T1H: PWM43 Timer 1 high
	SFRX(PWM43T1H, 0xFC78);
	// SFR PWM43T1L: PWM43 Timer 1 low
	SFRX(PWM43T1L, 0xFC79);
	// SFR PWM43T2H: PWM43 Timer 2 high
	SFRX(PWM43T2H, 0xFC7A);
	// SFR PWM43T2L: PWM43 Timer 2 low
	SFRX(PWM43T2L, 0xFC7B);
	// SFR PWM43CR: PWM43 control register
	SFRX(PWM43CR, 0xFC7C);
	// SFR PWM43HLD: PWM43 level hold control register
	SFRX(PWM43HLD, 0xFC7D);

	// SFR PWM44T1H: PWM44 Timer 1 high
	SFRX(PWM44T1H, 0xFC80);
	// SFR PWM44T1L: PWM44 Timer 1 low
	SFRX(PWM44T1L, 0xFC81);
	// SFR PWM44T2H: PWM44 Timer 2 high
	SFRX(PWM44T2H, 0xFC82);
	// SFR PWM44T2L: PWM44 Timer 2 low
	SFRX(PWM44T2L, 0xFC83);
	// SFR PWM44CR: PWM44 control register
	SFRX(PWM44CR, 0xFC84);
	// SFR PWM44HLD: PWM44 level hold control register
	SFRX(PWM44HLD, 0xFC85);

	// SFR PWM45T1H: PWM45 Timer 1 high
	SFRX(PWM45T1H, 0xFC88);
	// SFR PWM45T1L: PWM45 Timer 1 low
	SFRX(PWM45T1L, 0xFC89);
	// SFR PWM45T2H: PWM45 Timer 2 high
	SFRX(PWM45T2H, 0xFC8A);
	// SFR PWM45T2L: PWM45 Timer 2 low
	SFRX(PWM45T2L, 0xFC8B);
	// SFR PWM45CR: PWM45 control register
	SFRX(PWM45CR, 0xFC8C);
	// SFR PWM45HLD: PWM45 level hold control register
	SFRX(PWM45HLD, 0xFC8D);

	// SFR PWM46T1H: PWM46 Timer 1 high
	SFRX(PWM46T1H, 0xFC90);
	// SFR PWM46T1L: PWM46 Timer 1 low
	SFRX(PWM46T1L, 0xFC91);
	// SFR PWM46T2H: PWM46 Timer 2 high
	SFRX(PWM46T2H, 0xFC92);
	// SFR PWM46T2L: PWM46 Timer 2 low
	SFRX(PWM46T2L, 0xFC93);
	// SFR PWM46CR: PWM46 control register
	SFRX(PWM46CR, 0xFC94);
	// SFR PWM46HLD: PWM46 level hold control register
	SFRX(PWM46HLD, 0xFC95);

	// SFR PWM47T1H: PWM47 Timer 1 high
	SFRX(PWM47T1H, 0xFC98);
	// SFR PWM47T1L: PWM47 Timer 1 low
	SFRX(PWM47T1L, 0xFC99);
	// SFR PWM47T2H: PWM47 Timer 2 high
	SFRX(PWM47T2H, 0xFC9A);
	// SFR PWM47T2L: PWM47 Timer 2 low
	SFRX(PWM47T2L, 0xFC9B);
	// SFR PWM47CR: PWM47 control register
	SFRX(PWM47CR, 0xFC9C);
	// SFR PWM47HLD: PWM47 level hold control register
	SFRX(PWM47HLD, 0xFC9D);

	// SFR PWM5CH: PWM5 counter high
	SFRX(PWM5CH, 0xFCA0);
	// SFR PWM5CL: PWM5 counter low
	SFRX(PWM5CL, 0xFCA1);
	// SFR PWM5CKS: PWM5 clock select register
	SFRX(PWM5CKS, 0xFCA2);
	// SFR PWM5IF: PWM5 interrupt flag register
	SFRX(PWM5IF, 0xFCA5);
	// SFR PWM5FDCR: PWM5 fault detection control register
	SFRX(PWM5FDCR, 0xFCA6);

	// SFR PWM50T1H: PWM50 Timer 1 high
	SFRX(PWM50T1H, 0xFCB0);
	// SFR PWM50T1L: PWM50 Timer 1 low
	SFRX(PWM50T1L, 0xFCB1);
	// SFR PWM50T2H: PWM50 Timer 2 high
	SFRX(PWM50T2H, 0xFCB2);
	// SFR PWM50T2L: PWM50 Timer 2 low
	SFRX(PWM50T2L, 0xFCB3);
	// SFR PWM50CR: PWM50 control register
	SFRX(PWM50CR, 0xFCB4);
	// SFR PWM50HLD: PWM50 level hold control register
	SFRX(PWM50HLD, 0xFCB5);

	// SFR PWM51T1H: PWM51 Timer 1 high
	SFRX(PWM51T1H, 0xFCB8);
	// SFR PWM51T1L: PWM51 Timer 1 low
	SFRX(PWM51T1L, 0xFCB9);
	// SFR PWM51T2H: PWM51 Timer 2 high
	SFRX(PWM51T2H, 0xFCBA);
	// SFR PWM51T2L: PWM51 Timer 2 low
	SFRX(PWM51T2L, 0xFCBB);
	// SFR PWM51CR: PWM51 control register
	SFRX(PWM51CR, 0xFCBC);
	// SFR PWM51HLD: PWM51 level hold control register
	SFRX(PWM51HLD, 0xFCBD);

	// SFR PWM52T1H: PWM52 Timer 1 high
	SFRX(PWM52T1H, 0xFCC0);
	// SFR PWM52T1L: PWM52 Timer 1 low
	SFRX(PWM52T1L, 0xFCC1);
	// SFR PWM52T2H: PWM52 Timer 2 high
	SFRX(PWM52T2H, 0xFCC2);
	// SFR PWM52T2L: PWM52 Timer 2 low
	SFRX(PWM52T2L, 0xFCC3);
	// SFR PWM52CR: PWM52 control register
	SFRX(PWM52CR, 0xFCC4);
	// SFR PWM52HLD: PWM52 level hold control register
	SFRX(PWM52HLD, 0xFCC5);

	// SFR PWM53T1H: PWM53 Timer 1 high
	SFRX(PWM53T1H, 0xFCC8);
	// SFR PWM53T1L: PWM53 Timer 1 low
	SFRX(PWM53T1L, 0xFCC9);
	// SFR PWM53T2H: PWM53 Timer 2 high
	SFRX(PWM53T2H, 0xFCCA);
	// SFR PWM53T2L: PWM53 Timer 2 low
	SFRX(PWM53T2L, 0xFCCB);
	// SFR PWM53CR: PWM53 control register
	SFRX(PWM53CR, 0xFCCC);
	// SFR PWM53HLD: PWM53 level hold control register
	SFRX(PWM53HLD, 0xFCCD);

	// SFR PWM54T1H: PWM54 Timer 1 high
	SFRX(PWM54T1H, 0xFCD0);
	// SFR PWM54T1L: PWM54 Timer 1 low
	SFRX(PWM54T1L, 0xFCD1);
	// SFR PWM54T2H: PWM54 Timer 2 high
	SFRX(PWM54T2H, 0xFCD2);
	// SFR PWM54T2L: PWM54 Timer 2 low
	SFRX(PWM54T2L, 0xFCD3);
	// SFR PWM54CR: PWM54 control register
	SFRX(PWM54CR, 0xFCD4);
	// SFR PWM54HLD: PWM54 level hold control register
	SFRX(PWM54HLD, 0xFCD5);

	// SFR PWM55T1H: PWM55 Timer 1 high
	SFRX(PWM55T1H, 0xFCD8);
	// SFR PWM55T1L: PWM55 Timer 1 low
	SFRX(PWM55T1L, 0xFCD9);
	// SFR PWM55T2H: PWM55 Timer 2 high
	SFRX(PWM55T2H, 0xFCDA);
	// SFR PWM55T2L: PWM55 Timer 2 low
	SFRX(PWM55T2L, 0xFCDB);
	// SFR PWM55CR: PWM55 control register
	SFRX(PWM55CR, 0xFCDC);
	// SFR PWM55HLD: PWM55 level hold control register
	SFRX(PWM55HLD, 0xFCDD);

	// SFR PWM56T1H: PWM56 Timer 1 high
	SFRX(PWM56T1H, 0xFCE0);
	// SFR PWM56T1L: PWM56 Timer 1 low
	SFRX(PWM56T1L, 0xFCE1);
	// SFR PWM56T2H: PWM56 Timer 2 high
	SFRX(PWM56T2H, 0xFCE2);
	// SFR PWM56T2L: PWM56 Timer 2 low
	SFRX(PWM56T2L, 0xFCE3);
	// SFR PWM56CR: PWM56 control register
	SFRX(PWM56CR, 0xFCE4);
	// SFR PWM56HLD: PWM56 level hold control register
	SFRX(PWM56HLD, 0xFCE5);

	// SFR PWM57T1H: PWM57 Timer 1 high
	SFRX(PWM57T1H, 0xFCE8);
	// SFR PWM57T1L: PWM57 Timer 1 low
	SFRX(PWM57T1L, 0xFCE9);
	// SFR PWM57T2H: PWM57 Timer 2 high
	SFRX(PWM57T2H, 0xFCEA);
	// SFR PWM57T2L: PWM57 Timer 2 low
	SFRX(PWM57T2L, 0xFCEB);
	// SFR PWM57CR: PWM57 control register
	SFRX(PWM57CR, 0xFCEC);
	// SFR PWM57HLD: PWM57 level hold control register
	SFRX(PWM57HLD, 0xFCED);
#endif // PWM_GROUPS == 6

#endif // _UNISTC_PWM_PWM8G_H
