LISTING FOR LOGIC DESCRIPTION FILE: V15.pld                          Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Nov 13 05:20:31 2023

  1:/*
  2: *   Philips PM8546 Logo Generator
  3: *   Open source recreation
  4: * 
  5: *   File        : V15.pld
  6: *   Author      : Matt Millman
  7: *   Description : Horizontal counter PAL
  8: *
  9: *   This is free software: you can redistribute it and/or modify
 10: *   it under the terms of the GNU General Public License as published by
 11: *   the Free Software Foundation, either version 2 of the License, or
 12: *   (at your option) any later version.
 13: *   This software is distributed in the hope that it will be useful,
 14: *   but WITHOUT ANY WARRANTY; without even the implied warranty of
 15: *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 16: *   GNU General Public License for more details.
 17: *   You should have received a copy of the GNU General Public License
 18: *   along with this software.  If not, see <http://www.gnu.org/licenses/>.
 19: */
 20:
 21:Name     V15 ;
 22:PartNo   00 ;
 23:Date     26/09/2023 ;
 24:Revision 01 ;
 25:Designer Matt Millman ;
 26:Company  - ;
 27:Assembly None ;
 28:Location  ;
 29:Device   g22v10 ;
 30:
 31:/* &=AND #=OR $=XOR */
 32:
 33:PIN 1 = GCLK;
 34:PIN 2 = LCNT_IN; /* Output of 'HC161/AC00 */
 35:PIN 3 = nFH_IN; /* Horizontal sync */
 36:PIN [11..4] = [SH7..0];
 37:PIN 13 = SH8;
 38:PIN 14 = nSHIFT_LOAD;
 39:PIN 15 = H2;
 40:PIN 16 = H4;
 41:PIN 17 = H6;
 42:PIN 18 = H8;
 43:PIN 19 = H7;
 44:PIN 20 = H5;
 45:PIN 21 = H3;
 46:PIN 22 = H1;
 47:PIN 23 = H0;
 48:
 49:// 9 bit counter. Reset by nFN_IN. Preset by SH8..0

 50:H0.d = ((nSHIFT_LOAD $ !H0) & nFH_IN) $ (!nFH_IN & SH0);
 51:H1.d = ((H1 $ (H0 & !nSHIFT_LOAD)) & nFH_IN) $ (!nFH_IN & SH1);
 52:H2.d = ((H2 $ (H1 & H0 & !nSHIFT_LOAD)) & nFH_IN) $ (!nFH_IN & SH2);
 53:H3.d = ((H3 $ (H2 & H1 & H0 & !nSHIFT_LOAD)) & nFH_IN) $ (!nFH_IN & SH3);

LISTING FOR LOGIC DESCRIPTION FILE: V15.pld                          Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# MW-10400000
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Nov 13 05:20:31 2023

 54:H4.d = ((H4 $ (H3 & H2 & H1 & H0 & !nSHIFT_LOAD)) & nFH_IN) $ (!nFH_IN & SH4);
 55:H5.d = ((H5 $ (H4 & H3 & H2 & H1 & H0 & !nSHIFT_LOAD)) & nFH_IN) $ (!nFH_IN & SH5);
 56:H6.d = ((H6 $ (H5 & H4 & H3 & H2 & H1 & H0 & !nSHIFT_LOAD)) & nFH_IN) $ (!nFH_IN & SH6);
 57:H7.d = ((H7 $ (H6 & H5 & H4 & H3 & H2 & H1 & H0 & !nSHIFT_LOAD)) & nFH_IN) $ (!nFH_IN & SH7);
 58:H8.d = ((H8 $ (H7 & H6 & H5 & H4 & H3 & H2 & H1 & H0 & !nSHIFT_LOAD)) & nFH_IN) $ (!nFH_IN & SH8);
 59:
 60:[H8,H7,H6,H5,H4,H3,H2,H1,H0].oe = 'b'111111111;
 61:[H8,H7,H6,H5,H4,H3,H2,H1,H0].sp = 'b'000000000;
 62:[H8,H7,H6,H5,H4,H3,H2,H1,H0].ar = 'b'000000000;
 63:
 64:nSHIFT_LOAD.d = LCNT_IN # !nSHIFT_LOAD;
 65:nSHIFT_LOAD.oe = 'b'1;
 66:nSHIFT_LOAD.sp = 'b'0;
 67:nSHIFT_LOAD.ar = 'b'0;
 68:



Jedec Fuse Checksum       (793d)
Jedec Transmit Checksum   (cd12)
