<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Dec  2 14:36:52 2019" VIVADOVERSION="2019.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="PG_AXI_CH" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GEN_CORE_0" PORT="MCLK"/>
        <CONNECTION INSTANCE="GEN_CORE_1" PORT="MCLK"/>
        <CONNECTION INSTANCE="GEN_CORE_2" PORT="MCLK"/>
        <CONNECTION INSTANCE="GEN_CORE_3" PORT="MCLK"/>
        <CONNECTION INSTANCE="L_META_H_0" PORT="CLK"/>
        <CONNECTION INSTANCE="L_META_H_1" PORT="CLK"/>
        <CONNECTION INSTANCE="L_META_H_2" PORT="CLK"/>
        <CONNECTION INSTANCE="L_META_H_3" PORT="CLK"/>
        <CONNECTION INSTANCE="CHANNEL_CONTROLLER_0" PORT="MCLK"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SELF_DIS" SIGIS="undef" SIGNAME="CHANNEL_CONTROLLER_0_S_DIS_IND">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CHANNEL_CONTROLLER_0" PORT="S_DIS_IND"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CH0_OUT" SIGIS="undef" SIGNAME="GEN_CORE_0_GEN_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GEN_CORE_0" PORT="GEN_OUT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CH1_OUT" SIGIS="undef" SIGNAME="GEN_CORE_1_GEN_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GEN_CORE_1" PORT="GEN_OUT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CH2_OUT" SIGIS="undef" SIGNAME="GEN_CORE_2_GEN_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GEN_CORE_2" PORT="GEN_OUT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="CH3_OUT" SIGIS="undef" SIGNAME="GEN_CORE_3_GEN_OUT">
      <CONNECTIONS>
        <CONNECTION INSTANCE="GEN_CORE_3" PORT="GEN_OUT"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="axi_ch0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch0_arready" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch0_arvalid" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="axi_ch0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch0_awready" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch0_awvalid" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch0_bready" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_ch0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch0_bvalid" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="axi_ch0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch0_rready" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_ch0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch0_rvalid" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="axi_ch0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch0_wready" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="axi_ch0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch0_wvalid" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="axi_ch1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch1_arready" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch1_arvalid" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="axi_ch1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch1_awready" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch1_awvalid" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch1_bready" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_ch1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch1_bvalid" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="axi_ch1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch1_rready" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_ch1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch1_rvalid" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="axi_ch1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch1_wready" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="axi_ch1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch1_wvalid" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="axi_ch2_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch2_arready" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch2_arvalid" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="axi_ch2_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch2_awready" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch2_awvalid" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch2_bready" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_ch2_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch2_bvalid" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="axi_ch2_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch2_rready" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_ch2_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch2_rvalid" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="axi_ch2_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch2_wready" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="axi_ch2_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch2_wvalid" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="axi_ch3_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch3_arready" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch3_arvalid" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="axi_ch3_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch3_awready" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch3_awvalid" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch3_bready" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_ch3_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch3_bvalid" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="axi_ch3_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch3_rready" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_ch3_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch3_rvalid" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="axi_ch3_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_ch3_wready" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="axi_ch3_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_ch3_wvalid" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_aclk" SIGIS="undef" SIGNAME="External_Ports_axi_aclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_aclk"/>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_aclk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_arstn" SIGIS="undef" SIGNAME="External_Ports_axi_arstn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_gpio_ch3" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_gpio_ch2" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_gpio_ch1" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_gpio_ch0" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_aresetn"/>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_aresetn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="axi_del_0_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_del_0_arready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_del_0_arvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="axi_del_0_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_del_0_awready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_del_0_awvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_del_0_bready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_del_0_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_del_0_bvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="axi_del_0_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_del_0_rready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_del_0_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_del_0_rvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="axi_del_0_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_del_0_wready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="axi_del_0_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_del_0_wvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="axi_del_1_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_del_1_arready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_del_1_arvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="axi_del_1_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_del_1_awready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_del_1_awvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_del_1_bready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_del_1_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_del_1_bvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="axi_del_1_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_del_1_rready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_del_1_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_del_1_rvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="axi_del_1_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_del_1_wready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="axi_del_1_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_del_1_wvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_delay_1" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="axi_util_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_s_axi_araddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_araddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_util_arready" SIGIS="undef" SIGNAME="axi_util_0_s_axi_arready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_arready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_util_arvalid" SIGIS="undef" SIGNAME="axi_util_0_s_axi_arvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_arvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="8" NAME="axi_util_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_s_axi_awaddr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_awaddr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_util_awready" SIGIS="undef" SIGNAME="axi_util_0_s_axi_awready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_awready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_util_awvalid" SIGIS="undef" SIGNAME="axi_util_0_s_axi_awvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_awvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_util_bready" SIGIS="undef" SIGNAME="axi_util_0_s_axi_bready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_bready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_util_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_s_axi_bresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_bresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_util_bvalid" SIGIS="undef" SIGNAME="axi_util_0_s_axi_bvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_bvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="axi_util_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_s_axi_rdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_rdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_util_rready" SIGIS="undef" SIGNAME="axi_util_0_s_axi_rready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_rready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="1" NAME="axi_util_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_s_axi_rresp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_rresp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_util_rvalid" SIGIS="undef" SIGNAME="axi_util_0_s_axi_rvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_rvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="31" NAME="axi_util_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_s_axi_wdata">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_wdata"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="axi_util_wready" SIGIS="undef" SIGNAME="axi_util_0_s_axi_wready">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_wready"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="3" NAME="axi_util_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_s_axi_wstrb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_wstrb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="axi_util_wvalid" SIGIS="undef" SIGNAME="axi_util_0_s_axi_wvalid">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_util_0" PORT="s_axi_wvalid"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="temp" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_0_DATA0_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="L_META_H_0" PORT="DATA0_O"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="temp2" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_1_DATA0_O">
      <CONNECTIONS>
        <CONNECTION INSTANCE="L_META_H_1" PORT="DATA0_O"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="External_Interface_axi_ch0" DATAWIDTH="32" NAME="axi_ch0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_ch0_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_ch0_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_ch0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_ch0_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_ch0_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_ch0_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_ch0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_ch0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_ch0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_ch0_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_ch0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_ch0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_ch0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_ch0_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_ch0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_ch0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_ch0_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_axi_ch1" DATAWIDTH="32" NAME="axi_ch1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_ch1_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_ch1_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_ch1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_ch1_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_ch1_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_ch1_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_ch1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_ch1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_ch1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_ch1_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_ch1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_ch1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_ch1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_ch1_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_ch1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_ch1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_ch1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_axi_ch2" DATAWIDTH="32" NAME="axi_ch2" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_ch2_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_ch2_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_ch2_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_ch2_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_ch2_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_ch2_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_ch2_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_ch2_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_ch2_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_ch2_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_ch2_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_ch2_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_ch2_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_ch2_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_ch2_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_ch2_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_ch2_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_axi_ch3" DATAWIDTH="32" NAME="axi_ch3" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_ch3_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_ch3_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_ch3_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_ch3_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_ch3_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_ch3_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_ch3_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_ch3_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_ch3_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_ch3_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_ch3_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_ch3_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_ch3_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_ch3_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_ch3_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_ch3_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_ch3_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_axi_del_0" DATAWIDTH="32" NAME="axi_del_0" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_del_0_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_del_0_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_del_0_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_del_0_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_del_0_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_del_0_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_del_0_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_del_0_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_del_0_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_del_0_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_del_0_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_del_0_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_del_0_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_del_0_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_del_0_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_del_0_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_del_0_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_axi_del_1" DATAWIDTH="32" NAME="axi_del_1" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_del_1_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_del_1_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_del_1_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_del_1_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_del_1_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_del_1_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_del_1_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_del_1_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_del_1_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_del_1_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_del_1_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_del_1_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_del_1_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_del_1_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_del_1_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_del_1_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_del_1_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="External_Interface_axi_util" DATAWIDTH="32" NAME="axi_util" TYPE="SLAVE">
      <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
      <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
      <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
      <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
      <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
      <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
      <PARAMETER NAME="HAS_BURST" VALUE="0"/>
      <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
      <PARAMETER NAME="HAS_PROT" VALUE="0"/>
      <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
      <PARAMETER NAME="HAS_QOS" VALUE="0"/>
      <PARAMETER NAME="HAS_REGION" VALUE="0"/>
      <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
      <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
      <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
      <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
      <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
      <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
      <PARAMETER NAME="PHASE" VALUE="0.000"/>
      <PARAMETER NAME="CLK_DOMAIN"/>
      <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
      <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
      <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
      <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_util_araddr"/>
        <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_util_arready"/>
        <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_util_arvalid"/>
        <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_util_awaddr"/>
        <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_util_awready"/>
        <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_util_awvalid"/>
        <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_util_bready"/>
        <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_util_bresp"/>
        <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_util_bvalid"/>
        <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_util_rdata"/>
        <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_util_rready"/>
        <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_util_rresp"/>
        <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_util_rvalid"/>
        <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_util_wdata"/>
        <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_util_wready"/>
        <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_util_wstrb"/>
        <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_util_wvalid"/>
      </PORTMAPS>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/CHANNEL_CONTROLLER_0" HWVERSION="1.0" INSTANCE="CHANNEL_CONTROLLER_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CHANNEL_CONTROLLER" VLNV="xilinx.com:module_ref:CHANNEL_CONTROLLER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_CHANNEL_CONTROLLER_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="CH_EN" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_util_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="CH0_DEL" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_delay_0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="CH1_DEL" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_delay_0" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="CH2_DEL" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_delay_1" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="CH3_DEL" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_delay_1" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RSTn" SIGIS="rst" SIGNAME="axi_util_0_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_util_0" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="RSTn_O" RIGHT="0" SIGIS="undef" SIGNAME="CHANNEL_CONTROLLER_0_RSTn_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cust_slice_0" PORT="INP_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="CH_EN_O" RIGHT="0" SIGIS="undef" SIGNAME="CHANNEL_CONTROLLER_0_CH_EN_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cust_slice_0" PORT="INP_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_DIS_IND" SIGIS="undef" SIGNAME="CHANNEL_CONTROLLER_0_S_DIS_IND">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SELF_DIS"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/GEN_CORE_0" HWVERSION="1.0" INSTANCE="GEN_CORE_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="GEN_CORE" VLNV="cri.nz:user:GEN_CORE:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_GEN_CORE_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="T_LIM" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_1_DATA0_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_1" PORT="DATA0_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DC_THRESHOLD" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_1_DATA1_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_1" PORT="DATA1_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="cust_slice_0_OP00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cust_slice_0" PORT="OP00"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="GEN_OUT" SIGIS="undef" SIGNAME="GEN_CORE_0_GEN_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH0_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="cust_slice_0_OP10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cust_slice_0" PORT="OP10"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/GEN_CORE_1" HWVERSION="1.0" INSTANCE="GEN_CORE_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="GEN_CORE" VLNV="cri.nz:user:GEN_CORE:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_GEN_CORE_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="T_LIM" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_0_DATA0_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_0" PORT="DATA0_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DC_THRESHOLD" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_0_DATA1_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_0" PORT="DATA1_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="cust_slice_0_OP01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cust_slice_0" PORT="OP01"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="GEN_OUT" SIGIS="undef" SIGNAME="GEN_CORE_1_GEN_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH1_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="cust_slice_0_OP11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cust_slice_0" PORT="OP11"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/GEN_CORE_2" HWVERSION="1.0" INSTANCE="GEN_CORE_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="GEN_CORE" VLNV="cri.nz:user:GEN_CORE:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_GEN_CORE_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="T_LIM" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_2_DATA0_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_2" PORT="DATA0_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DC_THRESHOLD" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_2_DATA1_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_2" PORT="DATA1_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="cust_slice_0_OP02">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cust_slice_0" PORT="OP02"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="GEN_OUT" SIGIS="undef" SIGNAME="GEN_CORE_2_GEN_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH2_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="cust_slice_0_OP12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cust_slice_0" PORT="OP12"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/GEN_CORE_3" HWVERSION="1.0" INSTANCE="GEN_CORE_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="GEN_CORE" VLNV="cri.nz:user:GEN_CORE:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_GEN_CORE_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="MCLK" SIGIS="undef" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="T_LIM" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_3_DATA0_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_3" PORT="DATA0_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DC_THRESHOLD" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_3_DATA1_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_3" PORT="DATA1_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RST" SIGIS="rst" SIGNAME="cust_slice_0_OP03">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cust_slice_0" PORT="OP03"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="GEN_OUT" SIGIS="undef" SIGNAME="GEN_CORE_3_GEN_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CH3_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EN" SIGIS="undef" SIGNAME="cust_slice_0_OP13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cust_slice_0" PORT="OP13"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/L_META_H_0" HWVERSION="1.0" INSTANCE="L_META_H_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="L_META_H" VLNV="xilinx.com:module_ref:L_META_H:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_L_META_H_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="DATA0" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_ch1" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DATA0_O" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_0_DATA0_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_1" PORT="T_LIM"/>
            <CONNECTION INSTANCE="External_Ports" PORT="temp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DATA1" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_ch1" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DATA1_O" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_0_DATA1_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_1" PORT="DC_THRESHOLD"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/L_META_H_1" HWVERSION="1.0" INSTANCE="L_META_H_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="L_META_H" VLNV="xilinx.com:module_ref:L_META_H:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_L_META_H_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="DATA0" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_ch0" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DATA0_O" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_1_DATA0_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_0" PORT="T_LIM"/>
            <CONNECTION INSTANCE="External_Ports" PORT="temp2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DATA1" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_ch0" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DATA1_O" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_1_DATA1_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_0" PORT="DC_THRESHOLD"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/L_META_H_2" HWVERSION="1.0" INSTANCE="L_META_H_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="L_META_H" VLNV="xilinx.com:module_ref:L_META_H:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_L_META_H_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="DATA0" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_ch3" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DATA0_O" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_2_DATA0_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_2" PORT="T_LIM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DATA1" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_ch3" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DATA1_O" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_2_DATA1_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_2" PORT="DC_THRESHOLD"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/L_META_H_3" HWVERSION="1.0" INSTANCE="L_META_H_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="L_META_H" VLNV="xilinx.com:module_ref:L_META_H:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_L_META_H_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="DATA0" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_ch2" PORT="gpio_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DATA0_O" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_3_DATA0_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_3" PORT="T_LIM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="DATA1" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_gpio_ch2" PORT="gpio2_io_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="DATA1_O" RIGHT="0" SIGIS="undef" SIGNAME="L_META_H_3_DATA1_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_3" PORT="DC_THRESHOLD"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="CLK" SIGIS="clk" SIGNAME="External_Ports_MCLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="MCLK"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_delay_0" HWVERSION="2.0" INSTANCE="axi_delay_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_axi_gpio_0_4"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_axi_arstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_delay_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CHANNEL_CONTROLLER_0" PORT="CH0_DEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_0_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CHANNEL_CONTROLLER_0" PORT="CH1_DEL"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_axi_del_0" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_delay_1" HWVERSION="2.0" INSTANCE="axi_delay_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_axi_delay_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_axi_arstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_delay_1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_del_1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CHANNEL_CONTROLLER_0" PORT="CH2_DEL"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_delay_1_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CHANNEL_CONTROLLER_0" PORT="CH3_DEL"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_axi_del_1" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio_ch0" HWVERSION="2.0" INSTANCE="axi_gpio_ch0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_axi_gpio_0_2"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_axi_arstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_ch0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch0_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_1" PORT="DATA0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch0_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_1" PORT="DATA1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_axi_ch0" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio_ch1" HWVERSION="2.0" INSTANCE="axi_gpio_ch1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_axi_gpio_ch0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_axi_arstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_ch1_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch1_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_0" PORT="DATA0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch1_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_0" PORT="DATA1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_axi_ch1" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio_ch2" HWVERSION="2.0" INSTANCE="axi_gpio_ch2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_axi_gpio_ch1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_axi_arstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_ch2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch2_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_3" PORT="DATA0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch2_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_3" PORT="DATA1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_axi_ch2" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_gpio_ch3" HWVERSION="2.0" INSTANCE="axi_gpio_ch3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_axi_gpio_ch2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_axi_arstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_gpio_ch3_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_ch3_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_2" PORT="DATA0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_gpio_ch3_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="L_META_H_2" PORT="DATA1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_axi_ch3" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="21" FULLNAME="/axi_util_0" HWVERSION="2.0" INSTANCE="axi_util_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_gpio" VLNV="xilinx.com:ip:axi_gpio:2.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v2_0;d=pg144-axi-gpio.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="9"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_GPIO_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_GPIO2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
        <PARAMETER NAME="C_ALL_OUTPUTS" VALUE="1"/>
        <PARAMETER NAME="C_ALL_OUTPUTS_2" VALUE="1"/>
        <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
        <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="C_IS_DUAL" VALUE="1"/>
        <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
        <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xFFFFFFFF"/>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_axi_gpio_0_5"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="GPIO_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="GPIO2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="External_Ports_axi_aclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_aclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="External_Ports_axi_arstn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="axi_arstn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_util_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_util_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_util_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_util_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_util_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_util_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_util_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_util_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_util_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_util_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PG_AXI_CH_imp" PORT="axi_util_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="gpio_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_gpio_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CHANNEL_CONTROLLER_0" PORT="CH_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="gpio2_io_o" RIGHT="0" SIGIS="undef" SIGNAME="axi_util_0_gpio2_io_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CHANNEL_CONTROLLER_0" PORT="RSTn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="External_Interface_axi_util" DATAWIDTH="32" NAME="S_AXI" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4LITE"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ADDR_WIDTH" VALUE="9"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="HAS_BURST" VALUE="0"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="0"/>
          <PARAMETER NAME="HAS_PROT" VALUE="0"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="0"/>
          <PARAMETER NAME="HAS_QOS" VALUE="0"/>
          <PARAMETER NAME="HAS_REGION" VALUE="0"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="1"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="PHASE" VALUE="0.000"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GPIO2" TYPE="INITIATOR" VLNV="xilinx.com:interface:gpio:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="TRI_O" PHYSICAL="gpio2_io_o"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/cust_slice_0" HWVERSION="1.0" INSTANCE="cust_slice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cust_slice" VLNV="xilinx.com:module_ref:cust_slice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PG_AXI_CH_cust_slice_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="INP_0" RIGHT="0" SIGIS="undef" SIGNAME="CHANNEL_CONTROLLER_0_RSTn_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CHANNEL_CONTROLLER_0" PORT="RSTn_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="INP_1" RIGHT="0" SIGIS="undef" SIGNAME="CHANNEL_CONTROLLER_0_CH_EN_O">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CHANNEL_CONTROLLER_0" PORT="CH_EN_O"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OP00" SIGIS="undef" SIGNAME="cust_slice_0_OP00">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_0" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OP01" SIGIS="undef" SIGNAME="cust_slice_0_OP01">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_1" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OP02" SIGIS="undef" SIGNAME="cust_slice_0_OP02">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_2" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OP03" SIGIS="undef" SIGNAME="cust_slice_0_OP03">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_3" PORT="RST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OP10" SIGIS="undef" SIGNAME="cust_slice_0_OP10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_0" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OP11" SIGIS="undef" SIGNAME="cust_slice_0_OP11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_1" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OP12" SIGIS="undef" SIGNAME="cust_slice_0_OP12">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_2" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OP13" SIGIS="undef" SIGNAME="cust_slice_0_OP13">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GEN_CORE_3" PORT="EN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
