git clone --depth 1 --no-tags https://github.com/AdrianBlendea/Mips-single-cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609871450
git clone --depth 1 --no-tags https://github.com/LindaM123/caja_musica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609945446
git clone --depth 1 --no-tags https://github.com/radhika7171/Mips32-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610575276
git clone --depth 1 --no-tags https://github.com/HALxmont/MixPix_Colab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611025258
git clone --depth 1 --no-tags https://github.com/ranjeetsohanpal/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610462788
git clone --depth 1 --no-tags https://github.com/chungen04/NTU-CVSD-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611080467
git clone --depth 1 --no-tags https://github.com/Shreyast27/command.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611165204
git clone --depth 1 --no-tags https://github.com/XuerZeng/ECE241-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605226901
git clone --depth 1 --no-tags https://github.com/SunnyLin1215/123-Wooden-man.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604510257
git clone --depth 1 --no-tags https://github.com/RudraPratapRohan/voting-machine-nexys.a7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606112413
git clone --depth 1 --no-tags https://github.com/josevaltersilvacarneiro/2_out_of_5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606177305
git clone --depth 1 --no-tags https://github.com/faridaelhusseiny278/ATM-Based-Bank-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606227862
git clone --depth 1 --no-tags https://github.com/Samyuktha2805/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606783729
git clone --depth 1 --no-tags https://github.com/dududiamon/final-477.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606599792
git clone --depth 1 --no-tags https://github.com/saianudeep1729/VVIP_RESEARCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607041695
git clone --depth 1 --no-tags https://github.com/Jusdin69/CA2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605997260
git clone --depth 1 --no-tags https://github.com/mooyee0929/DigitalCircuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605503637
git clone --depth 1 --no-tags https://github.com/aswathiek/Verilog_.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605545078
git clone --depth 1 --no-tags https://github.com/LadyNick/Lab5CS161LSingleCycleDatapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605796249
git clone --depth 1 --no-tags https://github.com/Tanvir6888/TANVIR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607789533
git clone --depth 1 --no-tags https://github.com/olenTAMU/ECEN-350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608339587
git clone --depth 1 --no-tags https://github.com/LayzRay/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607645404
git clone --depth 1 --no-tags https://github.com/GVTK7/Basic-modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607778467
git clone --depth 1 --no-tags https://github.com/djkabutar/image_processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610128589
git clone --depth 1 --no-tags https://github.com/Ashwini-Kumar-Nayak-7/RAM-64X8-Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610281265
git clone --depth 1 --no-tags https://github.com/Voidcharacter/3-1-Router-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610096891
git clone --depth 1 --no-tags https://github.com/tmdqja1001/hdlbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609864818
git clone --depth 1 --no-tags https://github.com/pavankumarka/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608709471
git clone --depth 1 --no-tags https://github.com/18341A04A6/caravel_demo_mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610686293
git clone --depth 1 --no-tags https://github.com/Assamoon/Implementation-complexity-of-schedulers-for-TSN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610524771
git clone --depth 1 --no-tags https://github.com/Jiayuz487/simple-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611002116
git clone --depth 1 --no-tags https://github.com/victoria-acpo/VTiny_TPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611460703
git clone --depth 1 --no-tags https://github.com/jxyang777/IC-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611855994
git clone --depth 1 --no-tags https://github.com/liuyuxivapor/Smart-Parkour.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605374547
git clone --depth 1 --no-tags https://github.com/BasselYD/RISC-V-Microcontroller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611715641
git clone --depth 1 --no-tags https://github.com/StevenChou499/2023Digital_IC_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611577517
git clone --depth 1 --no-tags https://github.com/Lavanyamurugan2001/VHDL--VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604637714
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/Verilog_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606334822
git clone --depth 1 --no-tags https://github.com/alimrn001/CAD-Midterm-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605320996
git clone --depth 1 --no-tags https://github.com/choukusepurva/Vivado-Automation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605891178
git clone --depth 1 --no-tags https://github.com/Edmond1218/Vivado-SRT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605824223
git clone --depth 1 --no-tags https://github.com/XuerZeng/ECE241-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605226357
git clone --depth 1 --no-tags https://github.com/BishoyYousry/APB_UART_GPIO_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605619782
git clone --depth 1 --no-tags https://github.com/Vinupriya-2502/Verilog_evaluation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606295792
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/Sequence_Detector_Moore_0011.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606881324
git clone --depth 1 --no-tags https://github.com/JaishreeJ/Verilog_test_01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606984836
git clone --depth 1 --no-tags https://github.com/jps6562/MIPS_CPU_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609289550
git clone --depth 1 --no-tags https://github.com/HassanKhaled11/ALSU-Arithmatic_Logic_Shift_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610004238
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/tape_in_feb_23.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610047460
git clone --depth 1 --no-tags https://github.com/ShankarSNP/Caravel_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611093550
git clone --depth 1 --no-tags https://github.com/Hitesh2598/Verilog-Workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611630041
git clone --depth 1 --no-tags https://github.com/DianaNatali/soc_image_preprocessing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610918185
git clone --depth 1 --no-tags https://github.com/tartunian/spi-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610601835
git clone --depth 1 --no-tags https://github.com/pratyushpare/demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610486268
git clone --depth 1 --no-tags https://github.com/Omkar-vichare/4-bit-Ripple-Carry-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610632913
git clone --depth 1 --no-tags https://github.com/KappaBarbarosa/11110_LogicDesignLab_FP_RobotDog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611385186
git clone --depth 1 --no-tags https://github.com/russtintolentino24/Advanced-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607070424
git clone --depth 1 --no-tags https://github.com/15944484059/qianqian.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607420978
git clone --depth 1 --no-tags https://github.com/Abhijeet07Singh/Digital-Delay-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607861511
git clone --depth 1 --no-tags https://github.com/JackSabine/pisap-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607915166
git clone --depth 1 --no-tags https://github.com/zxcasd89525/2020_grad_SME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608228217
git clone --depth 1 --no-tags https://github.com/Homealone7/bfloat16-FPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608003366
git clone --depth 1 --no-tags https://github.com/IJaksic/FIFO-implementation-on-FPGA-using-Verilog-language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608113095
git clone --depth 1 --no-tags https://github.com/andy-bower/verilated-ssem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605320122
git clone --depth 1 --no-tags https://github.com/497672776/myRSA_r.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604487784
git clone --depth 1 --no-tags https://github.com/CSham31/Image-Down-Sampling-Custom-Processor-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609620506
git clone --depth 1 --no-tags https://github.com/AliBadry/Asynchrounus-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609682308
git clone --depth 1 --no-tags https://github.com/gbsha/rgb_mixer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608715163
git clone --depth 1 --no-tags https://github.com/cooper103/SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610404064
git clone --depth 1 --no-tags https://github.com/edinafazakas/FIFO-VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610426605
git clone --depth 1 --no-tags https://github.com/daviddeng8/BinaryMadness.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610454866
git clone --depth 1 --no-tags https://github.com/Edmond1218/ad9238-cic-udp-send.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611641579
git clone --depth 1 --no-tags https://github.com/DogeYeet/ee477-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607408559
git clone --depth 1 --no-tags https://github.com/shiyamkesav/Signed_calculator_Gate_level_modelling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607838010
git clone --depth 1 --no-tags https://github.com/Nalinaa/correct_verilog_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606984992
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/C2S2-SERDES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606869567
git clone --depth 1 --no-tags https://github.com/DavidZyy/armv7_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607566254
git clone --depth 1 --no-tags https://github.com/jaredoong/EE2026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608026542
git clone --depth 1 --no-tags https://github.com/alu0101339542/Estructura-de-computadores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605587645
git clone --depth 1 --no-tags https://github.com/RageHyperNOVA/Project-Security-based-EVM-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606395860
git clone --depth 1 --no-tags https://github.com/ManideepUtla/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605181993
git clone --depth 1 --no-tags https://github.com/Chowdary18/ChiselCNNDesignTesting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605190026
git clone --depth 1 --no-tags https://github.com/spetca/SAP-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606647674
git clone --depth 1 --no-tags https://github.com/omerkibar/cpu-design-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606731286
git clone --depth 1 --no-tags https://github.com/kokoza/my_first_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606591934
git clone --depth 1 --no-tags https://github.com/GLADICOS/PADS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609629286
git clone --depth 1 --no-tags https://github.com/geethasreekoncha/MIPS-32-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611161803
git clone --depth 1 --no-tags https://github.com/OmarSaye/ALSU_FPGA_PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611082258
git clone --depth 1 --no-tags https://github.com/POINTSPAWN/xiaosaiyep.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607157589
git clone --depth 1 --no-tags https://github.com/SergeyIvanets/Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607099126
git clone --depth 1 --no-tags https://github.com/Onepiece2002/-2004-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607508753
git clone --depth 1 --no-tags https://github.com/Omkar-vichare/mux_8-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611388230
git clone --depth 1 --no-tags https://github.com/ZyaDSobhy/AES128-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609968104
git clone --depth 1 --no-tags https://github.com/rad68/round-robin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610077724
git clone --depth 1 --no-tags https://github.com/bradly0cjw/LD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610682509
