0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/yongj/Desktop/SoftMC-master_schematic/SoftMC-master/hw/boards/ML605/project_1/project_1.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v,1623825073,verilog,,,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_4;blk_mem_gen_v8_4_4_mem_module;blk_mem_gen_v8_4_4_output_stage;blk_mem_gen_v8_4_4_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,uvm,../../../../../;../../../../../ipcore_dir/riffa;../../../../../ipcore_dir/xilinx_mig/user_design/sim;../../../../project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/map;../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal;../../../../project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top,,,,,
