{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709538208887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709538208889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar  4 01:43:28 2024 " "Processing started: Mon Mar  4 01:43:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709538208889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709538208889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_GPIO -c RISC_V_GPIO " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_GPIO -c RISC_V_GPIO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709538208889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709538210473 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709538210473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_mike_top " "Found entity 1: risc_v_mike_top" {  } { { "../src/rtl/risc_v_mike_top.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709538226219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709538226219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_mike_tb " "Found entity 1: risc_v_mike_tb" {  } { { "../src/rtl/risc_v_mike_tb.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_tb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709538226227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709538226227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_mike_sign_extend " "Found entity 1: risc_v_mike_sign_extend" {  } { { "../src/rtl/risc_v_mike_sign_extend.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709538226236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709538226236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_mike_reg_file " "Found entity 1: risc_v_mike_reg_file" {  } { { "../src/rtl/risc_v_mike_reg_file.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709538226244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709538226244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_v_mike_pkg (SystemVerilog) " "Found design unit 1: risc_v_mike_pkg (SystemVerilog)" {  } { { "../src/rtl/risc_v_mike_pkg.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709538226256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709538226256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_mike_instruction_memory " "Found entity 1: risc_v_mike_instruction_memory" {  } { { "../src/rtl/risc_v_mike_instruction_memory.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709538226267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709538226267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_gpio_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_gpio_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_mike_gpio_module " "Found entity 1: risc_v_mike_gpio_module" {  } { { "../src/rtl/risc_v_mike_gpio_module.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709538226276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709538226276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_mike_data_memory " "Found entity 1: risc_v_mike_data_memory" {  } { { "../src/rtl/risc_v_mike_data_memory.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709538226286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709538226286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_mike_ctrl " "Found entity 1: risc_v_mike_ctrl" {  } { { "../src/rtl/risc_v_mike_ctrl.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709538226299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709538226299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_mike_alu " "Found entity 1: risc_v_mike_alu" {  } { { "../src/rtl/risc_v_mike_alu.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709538226310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709538226310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mem_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mem_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 risc_v_mem_ctrl " "Found entity 1: risc_v_mem_ctrl" {  } { { "../src/rtl/risc_v_mem_ctrl.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709538226325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709538226325 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_test risc_v_mike_top.sv(55) " "Verilog HDL Implicit Net warning at risc_v_mike_top.sv(55): created implicit net for \"rst_test\"" {  } { { "../src/rtl/risc_v_mike_top.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709538226329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_mem_read risc_v_mike_top.sv(190) " "Verilog HDL Implicit Net warning at risc_v_mike_top.sv(190): created implicit net for \"data_mem_read\"" {  } { { "../src/rtl/risc_v_mike_top.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709538226329 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "risc_v_mike_data_memory risc_v_mike_data_memory.sv(19) " "Verilog HDL Parameter Declaration warning at risc_v_mike_data_memory.sv(19): Parameter Declaration in module \"risc_v_mike_data_memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../src/rtl/risc_v_mike_data_memory.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1709538226342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "risc_v_mike_top " "Elaborating entity \"risc_v_mike_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709538226458 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_test risc_v_mike_top.sv(55) " "Verilog HDL or VHDL warning at risc_v_mike_top.sv(55): object \"rst_test\" assigned a value but never read" {  } { { "../src/rtl/risc_v_mike_top.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709538226469 "|risc_v_mike_top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "risc_v_mike_top.sv(202) " "Verilog HDL Case Statement information at risc_v_mike_top.sv(202): all case item expressions in this case statement are onehot" {  } { { "../src/rtl/risc_v_mike_top.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv" 202 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1709538226470 "|risc_v_mike_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_v_mike_ctrl risc_v_mike_ctrl:i_risc_v_mike_ctrl " "Elaborating entity \"risc_v_mike_ctrl\" for hierarchy \"risc_v_mike_ctrl:i_risc_v_mike_ctrl\"" {  } { { "../src/rtl/risc_v_mike_top.sv" "i_risc_v_mike_ctrl" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709538226479 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "risc_v_mike_ctrl.sv(279) " "Verilog HDL Case Statement warning at risc_v_mike_ctrl.sv(279): case item expression covers a value already covered by a previous case item" {  } { { "../src/rtl/risc_v_mike_ctrl.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv" 279 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1709538226486 "|risc_v_mike_top|risc_v_mike_ctrl:i_risc_v_mike_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_v_mike_alu risc_v_mike_alu:i_risc_v_mike_alu " "Elaborating entity \"risc_v_mike_alu\" for hierarchy \"risc_v_mike_alu:i_risc_v_mike_alu\"" {  } { { "../src/rtl/risc_v_mike_top.sv" "i_risc_v_mike_alu" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709538226492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_v_mike_reg_file risc_v_mike_reg_file:i_risc_v_mike_reg_file " "Elaborating entity \"risc_v_mike_reg_file\" for hierarchy \"risc_v_mike_reg_file:i_risc_v_mike_reg_file\"" {  } { { "../src/rtl/risc_v_mike_top.sv" "i_risc_v_mike_reg_file" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709538226506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_v_mike_sign_extend risc_v_mike_sign_extend:i_risc_v_mike_sign_extend " "Elaborating entity \"risc_v_mike_sign_extend\" for hierarchy \"risc_v_mike_sign_extend:i_risc_v_mike_sign_extend\"" {  } { { "../src/rtl/risc_v_mike_top.sv" "i_risc_v_mike_sign_extend" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709538226531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_v_mem_ctrl risc_v_mem_ctrl:i_risc_v_mem_ctrl " "Elaborating entity \"risc_v_mem_ctrl\" for hierarchy \"risc_v_mem_ctrl:i_risc_v_mem_ctrl\"" {  } { { "../src/rtl/risc_v_mike_top.sv" "i_risc_v_mem_ctrl" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709538226540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_v_mike_data_memory risc_v_mike_data_memory:i_risc_v_mike_data_memory " "Elaborating entity \"risc_v_mike_data_memory\" for hierarchy \"risc_v_mike_data_memory:i_risc_v_mike_data_memory\"" {  } { { "../src/rtl/risc_v_mike_top.sv" "i_risc_v_mike_data_memory" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709538226549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_v_mike_gpio_module risc_v_mike_gpio_module:i_risc_v_mike_gpio_module " "Elaborating entity \"risc_v_mike_gpio_module\" for hierarchy \"risc_v_mike_gpio_module:i_risc_v_mike_gpio_module\"" {  } { { "../src/rtl/risc_v_mike_top.sv" "i_risc_v_mike_gpio_module" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709538226570 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 risc_v_mike_gpio_module.sv(29) " "Verilog HDL assignment warning at risc_v_mike_gpio_module.sv(29): truncated value with size 32 to match size of target (8)" {  } { { "../src/rtl/risc_v_mike_gpio_module.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709538226573 "|risc_v_mike_top|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_v_mike_instruction_memory risc_v_mike_instruction_memory:i_risc_v_mike_instruction_memory " "Elaborating entity \"risc_v_mike_instruction_memory\" for hierarchy \"risc_v_mike_instruction_memory:i_risc_v_mike_instruction_memory\"" {  } { { "../src/rtl/risc_v_mike_top.sv" "i_risc_v_mike_instruction_memory" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709538226577 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error_addr risc_v_mike_instruction_memory.sv(16) " "Verilog HDL or VHDL warning at risc_v_mike_instruction_memory.sv(16): object \"error_addr\" assigned a value but never read" {  } { { "../src/rtl/risc_v_mike_instruction_memory.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1709538226593 "|risc_v_mike_top|risc_v_mike_instruction_memory:i_risc_v_mike_instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_mem_ff\[1023..44\] 0 risc_v_mike_instruction_memory.sv(19) " "Net \"data_mem_ff\[1023..44\]\" at risc_v_mike_instruction_memory.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "../src/rtl/risc_v_mike_instruction_memory.sv" "" { Text "C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709538226593 "|risc_v_mike_top|risc_v_mike_instruction_memory:i_risc_v_mike_instruction_memory"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709538234551 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709538242973 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709538242973 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3318 " "Implemented 3318 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709538243318 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709538243318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3300 " "Implemented 3300 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709538243318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709538243318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709538243354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar  4 01:44:03 2024 " "Processing ended: Mon Mar  4 01:44:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709538243354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709538243354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709538243354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709538243354 ""}
