Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date              : Wed Apr 21 09:59:30 2021
| Host              : work2-System-Product-Name running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file zcu104_base_wrapper_timing_summary_routed.rpt -pb zcu104_base_wrapper_timing_summary_routed.pb -rpx zcu104_base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : zcu104_base_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.28 07-24-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.680        0.000                      0                72364        0.010        0.000                      0                72364        0.167        0.000                       0                 28615  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
clk_pl_0                              {0.000 5.000}        10.000          100.000         
zcu104_base_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_zcu104_base_clk_wiz_0_0    {0.000 3.333}        6.667           150.000         
  clk_out2_zcu104_base_clk_wiz_0_0    {0.000 1.667}        3.333           300.000         
  clk_out3_zcu104_base_clk_wiz_0_0    {0.000 6.667}        13.333          75.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
zcu104_base_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_zcu104_base_clk_wiz_0_0          1.531        0.000                      0                69218        0.010        0.000                      0                69218        1.833        0.000                       0                 27144  
  clk_out2_zcu104_base_clk_wiz_0_0          0.680        0.000                      0                  193        0.014        0.000                      0                  193        0.167        0.000                       0                    99  
  clk_out3_zcu104_base_clk_wiz_0_0         10.138        0.000                      0                 2523        0.020        0.000                      0                 2523        5.167        0.000                       0                  1371  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_zcu104_base_clk_wiz_0_0  clk_out1_zcu104_base_clk_wiz_0_0        3.161        0.000                      0                   58        0.065        0.000                      0                   58  
clk_out1_zcu104_base_clk_wiz_0_0  clk_out3_zcu104_base_clk_wiz_0_0        4.236        0.000                      0                   97        0.142        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out1_zcu104_base_clk_wiz_0_0  clk_out1_zcu104_base_clk_wiz_0_0        4.957        0.000                      0                  348        0.111        0.000                      0                  348  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  zcu104_base_i/clk_wiz_0/inst/clk_in1
  To Clock:  zcu104_base_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zcu104_base_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu104_base_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X1Y3  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y3  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y3  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y3  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y3  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y3  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zcu104_base_clk_wiz_0_0
  To Clock:  clk_out1_zcu104_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 1.249ns (24.935%)  route 3.760ns (75.065%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 10.549 - 6.667 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.699ns, distribution 1.298ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.635ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.997     3.458    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X62Y170        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y170        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.537 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/Q
                         net (fo=14, routed)          1.441     4.978    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817
    SLICE_X64Y15         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.103 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28/O
                         net (fo=1, routed)           0.013     5.116    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28_n_0
    SLICE_X64Y15         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.308 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15/CO[7]
                         net (fo=1, routed)           0.026     5.334    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15_n_0
    SLICE_X64Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.416 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36/O[3]
                         net (fo=2, routed)           0.231     5.647    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36_n_12
    SLICE_X65Y16         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.770 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26/O
                         net (fo=1, routed)           0.011     5.781    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26_n_0
    SLICE_X65Y16         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.936 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.962    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2_n_0
    SLICE_X65Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     6.046 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_1/CO[5]
                         net (fo=388, routed)         0.472     6.518    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_fu_394_p2[1]
    SLICE_X60Y17         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.569 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13/O
                         net (fo=119, routed)         0.638     7.207    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13_n_0
    SLICE_X64Y1          MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.077     7.284 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[18]_i_14/O
                         net (fo=1, routed)           0.388     7.672    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[18]_i_14_n_0
    SLICE_X61Y2          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     7.795 f  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[18]_i_6/O
                         net (fo=2, routed)           0.262     8.057    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[18]_i_6_n_0
    SLICE_X60Y10         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     8.092 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[9]_i_2/O
                         net (fo=3, routed)           0.202     8.294    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[9]_i_2_n_0
    SLICE_X59Y13         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.123     8.417 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[1]_i_1/O
                         net (fo=1, routed)           0.050     8.467    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[1]_i_1_n_0
    SLICE_X59Y13         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.842    10.549    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X59Y13         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[1]/C
                         clock pessimism             -0.511    10.038    
                         clock uncertainty           -0.064     9.973    
    SLICE_X59Y13         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     9.998    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[1]
  -------------------------------------------------------------------
                         required time                          9.998    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 1.176ns (23.605%)  route 3.806ns (76.395%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 10.548 - 6.667 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.699ns, distribution 1.298ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.635ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.997     3.458    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X62Y170        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y170        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.537 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/Q
                         net (fo=14, routed)          1.441     4.978    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817
    SLICE_X64Y15         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.103 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28/O
                         net (fo=1, routed)           0.013     5.116    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28_n_0
    SLICE_X64Y15         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.308 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15/CO[7]
                         net (fo=1, routed)           0.026     5.334    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15_n_0
    SLICE_X64Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.416 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36/O[3]
                         net (fo=2, routed)           0.231     5.647    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36_n_12
    SLICE_X65Y16         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.770 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26/O
                         net (fo=1, routed)           0.011     5.781    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26_n_0
    SLICE_X65Y16         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.936 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.962    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2_n_0
    SLICE_X65Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     6.046 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_1/CO[5]
                         net (fo=388, routed)         0.472     6.518    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_fu_394_p2[1]
    SLICE_X60Y17         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.569 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13/O
                         net (fo=119, routed)         0.638     7.207    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13_n_0
    SLICE_X64Y1          MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.077     7.284 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[18]_i_14/O
                         net (fo=1, routed)           0.388     7.672    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[18]_i_14_n_0
    SLICE_X61Y2          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     7.795 f  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[18]_i_6/O
                         net (fo=2, routed)           0.262     8.057    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[18]_i_6_n_0
    SLICE_X60Y10         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     8.092 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[9]_i_2/O
                         net (fo=3, routed)           0.249     8.341    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[9]_i_2_n_0
    SLICE_X59Y14         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     8.391 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[2]_i_1/O
                         net (fo=1, routed)           0.049     8.440    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[2]_i_1_n_0
    SLICE_X59Y14         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.841    10.548    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X59Y14         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[2]/C
                         clock pessimism             -0.511    10.037    
                         clock uncertainty           -0.064     9.972    
    SLICE_X59Y14         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.997    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[2]
  -------------------------------------------------------------------
                         required time                          9.997    
                         arrival time                          -8.440    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.276ns (25.767%)  route 3.676ns (74.233%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 10.541 - 6.667 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.699ns, distribution 1.298ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.635ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.997     3.458    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X62Y170        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y170        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.537 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/Q
                         net (fo=14, routed)          1.441     4.978    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817
    SLICE_X64Y15         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.103 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28/O
                         net (fo=1, routed)           0.013     5.116    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28_n_0
    SLICE_X64Y15         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.308 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15/CO[7]
                         net (fo=1, routed)           0.026     5.334    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15_n_0
    SLICE_X64Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.416 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36/O[3]
                         net (fo=2, routed)           0.231     5.647    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36_n_12
    SLICE_X65Y16         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.770 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26/O
                         net (fo=1, routed)           0.011     5.781    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26_n_0
    SLICE_X65Y16         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.936 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.962    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2_n_0
    SLICE_X65Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     6.046 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_1/CO[5]
                         net (fo=388, routed)         0.472     6.518    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_fu_394_p2[1]
    SLICE_X60Y17         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.569 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13/O
                         net (fo=119, routed)         0.638     7.207    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13_n_0
    SLICE_X64Y1          MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.077     7.284 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[18]_i_14/O
                         net (fo=1, routed)           0.388     7.672    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[18]_i_14_n_0
    SLICE_X61Y2          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     7.795 f  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[18]_i_6/O
                         net (fo=2, routed)           0.216     8.011    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[18]_i_6_n_0
    SLICE_X61Y10         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     8.048 f  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[18]_i_3/O
                         net (fo=3, routed)           0.165     8.213    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[18]_i_3_n_0
    SLICE_X60Y12         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     8.361 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[10]_i_1/O
                         net (fo=1, routed)           0.049     8.410    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[10]_i_1_n_0
    SLICE_X60Y12         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.834    10.541    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X60Y12         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[10]/C
                         clock pessimism             -0.511    10.030    
                         clock uncertainty           -0.064     9.965    
    SLICE_X60Y12         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.990    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[10]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.214ns (24.515%)  route 3.738ns (75.485%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 10.548 - 6.667 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.699ns, distribution 1.298ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.635ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.997     3.458    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X62Y170        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y170        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.537 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/Q
                         net (fo=14, routed)          1.441     4.978    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817
    SLICE_X64Y15         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.103 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28/O
                         net (fo=1, routed)           0.013     5.116    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28_n_0
    SLICE_X64Y15         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.308 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15/CO[7]
                         net (fo=1, routed)           0.026     5.334    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15_n_0
    SLICE_X64Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.416 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36/O[3]
                         net (fo=2, routed)           0.231     5.647    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36_n_12
    SLICE_X65Y16         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.770 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26/O
                         net (fo=1, routed)           0.011     5.781    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26_n_0
    SLICE_X65Y16         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.936 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.962    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2_n_0
    SLICE_X65Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     6.046 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_1/CO[5]
                         net (fo=388, routed)         0.472     6.518    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_fu_394_p2[1]
    SLICE_X60Y17         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.569 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13/O
                         net (fo=119, routed)         0.634     7.203    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13_n_0
    SLICE_X63Y1          MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.076     7.279 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[23]_i_25/O
                         net (fo=2, routed)           0.475     7.754    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[23]_i_25_n_0
    SLICE_X59Y4          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     7.877 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[23]_i_10/O
                         net (fo=2, routed)           0.138     8.015    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[23]_i_10_n_0
    SLICE_X60Y5          LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     8.050 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[22]_i_2/O
                         net (fo=4, routed)           0.222     8.272    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[22]_i_2_n_0
    SLICE_X60Y14         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     8.361 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[15]_i_1/O
                         net (fo=1, routed)           0.049     8.410    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[15]_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.841    10.548    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X60Y14         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[15]/C
                         clock pessimism             -0.511    10.037    
                         clock uncertainty           -0.064     9.972    
    SLICE_X60Y14         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.997    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[15]
  -------------------------------------------------------------------
                         required time                          9.997    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.182ns (23.922%)  route 3.759ns (76.078%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.879ns = ( 10.546 - 6.667 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.699ns, distribution 1.298ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.635ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.997     3.458    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X62Y170        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y170        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.537 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/Q
                         net (fo=14, routed)          1.441     4.978    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817
    SLICE_X64Y15         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.103 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28/O
                         net (fo=1, routed)           0.013     5.116    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28_n_0
    SLICE_X64Y15         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.308 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15/CO[7]
                         net (fo=1, routed)           0.026     5.334    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15_n_0
    SLICE_X64Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.416 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36/O[3]
                         net (fo=2, routed)           0.231     5.647    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36_n_12
    SLICE_X65Y16         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.770 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26/O
                         net (fo=1, routed)           0.011     5.781    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26_n_0
    SLICE_X65Y16         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.936 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.962    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2_n_0
    SLICE_X65Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     6.046 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_1/CO[5]
                         net (fo=388, routed)         0.472     6.518    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_fu_394_p2[1]
    SLICE_X60Y17         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.569 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13/O
                         net (fo=119, routed)         0.634     7.203    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13_n_0
    SLICE_X63Y1          MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.076     7.279 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[23]_i_25/O
                         net (fo=2, routed)           0.475     7.754    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[23]_i_25_n_0
    SLICE_X59Y4          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     7.877 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[23]_i_10/O
                         net (fo=2, routed)           0.179     8.056    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[23]_i_10_n_0
    SLICE_X61Y5          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     8.109 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[23]_i_5/O
                         net (fo=1, routed)           0.193     8.302    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[23]_i_5_n_0
    SLICE_X61Y10         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     8.341 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[23]_i_3/O
                         net (fo=1, routed)           0.058     8.399    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[23]_i_3_n_0
    SLICE_X61Y10         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.839    10.546    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X61Y10         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[23]/C
                         clock pessimism             -0.511    10.035    
                         clock uncertainty           -0.064     9.970    
    SLICE_X61Y10         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     9.995    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[23]
  -------------------------------------------------------------------
                         required time                          9.995    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.599ns  (required time - arrival time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.218ns (24.656%)  route 3.722ns (75.344%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 10.548 - 6.667 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.699ns, distribution 1.298ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.635ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.997     3.458    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X62Y170        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y170        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.537 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/Q
                         net (fo=14, routed)          1.441     4.978    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817
    SLICE_X64Y15         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.103 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28/O
                         net (fo=1, routed)           0.013     5.116    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28_n_0
    SLICE_X64Y15         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.308 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15/CO[7]
                         net (fo=1, routed)           0.026     5.334    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15_n_0
    SLICE_X64Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.416 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36/O[3]
                         net (fo=2, routed)           0.231     5.647    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36_n_12
    SLICE_X65Y16         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.770 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26/O
                         net (fo=1, routed)           0.011     5.781    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26_n_0
    SLICE_X65Y16         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.936 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.962    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2_n_0
    SLICE_X65Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     6.046 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_1/CO[5]
                         net (fo=388, routed)         0.472     6.518    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_fu_394_p2[1]
    SLICE_X60Y17         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.569 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13/O
                         net (fo=119, routed)         0.638     7.207    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13_n_0
    SLICE_X64Y1          MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.077     7.284 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[18]_i_14/O
                         net (fo=1, routed)           0.388     7.672    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[18]_i_14_n_0
    SLICE_X61Y2          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     7.795 f  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[18]_i_6/O
                         net (fo=2, routed)           0.216     8.011    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[18]_i_6_n_0
    SLICE_X61Y10         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     8.048 f  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[18]_i_3/O
                         net (fo=3, routed)           0.211     8.259    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[18]_i_3_n_0
    SLICE_X60Y14         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     8.349 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[17]_i_1/O
                         net (fo=1, routed)           0.049     8.398    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[17]_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.841    10.548    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X60Y14         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[17]/C
                         clock pessimism             -0.511    10.037    
                         clock uncertainty           -0.064     9.972    
    SLICE_X60Y14         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.997    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[17]
  -------------------------------------------------------------------
                         required time                          9.997    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                  1.599    

Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.177ns (23.821%)  route 3.764ns (76.179%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.883ns = ( 10.550 - 6.667 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.699ns, distribution 1.298ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.635ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.997     3.458    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X62Y170        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y170        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.537 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/Q
                         net (fo=14, routed)          1.441     4.978    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817
    SLICE_X64Y15         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.103 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28/O
                         net (fo=1, routed)           0.013     5.116    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28_n_0
    SLICE_X64Y15         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.308 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15/CO[7]
                         net (fo=1, routed)           0.026     5.334    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15_n_0
    SLICE_X64Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.416 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36/O[3]
                         net (fo=2, routed)           0.231     5.647    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36_n_12
    SLICE_X65Y16         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.770 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26/O
                         net (fo=1, routed)           0.011     5.781    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26_n_0
    SLICE_X65Y16         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.936 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.962    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2_n_0
    SLICE_X65Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     6.046 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_1/CO[5]
                         net (fo=388, routed)         0.472     6.518    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_fu_394_p2[1]
    SLICE_X60Y17         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.569 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13/O
                         net (fo=119, routed)         0.638     7.207    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13_n_0
    SLICE_X64Y1          MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.077     7.284 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[18]_i_14/O
                         net (fo=1, routed)           0.388     7.672    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[18]_i_14_n_0
    SLICE_X61Y2          LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.123     7.795 f  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[18]_i_6/O
                         net (fo=2, routed)           0.262     8.057    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[18]_i_6_n_0
    SLICE_X60Y10         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     8.092 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[9]_i_2/O
                         net (fo=3, routed)           0.205     8.297    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[9]_i_2_n_0
    SLICE_X59Y14         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     8.348 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[9]_i_1/O
                         net (fo=1, routed)           0.051     8.399    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[9]_i_1_n_0
    SLICE_X59Y14         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.843    10.550    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X59Y14         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[9]/C
                         clock pessimism             -0.511    10.039    
                         clock uncertainty           -0.064     9.974    
    SLICE_X59Y14         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     9.999    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[9]
  -------------------------------------------------------------------
                         required time                          9.999    
                         arrival time                          -8.399    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.608ns  (required time - arrival time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.326ns (26.869%)  route 3.609ns (73.131%))
  Logic Levels:           12  (CARRY8=4 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 10.552 - 6.667 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.699ns, distribution 1.298ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.635ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.997     3.458    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X62Y170        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y170        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.537 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/Q
                         net (fo=14, routed)          1.441     4.978    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817
    SLICE_X64Y15         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.103 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28/O
                         net (fo=1, routed)           0.013     5.116    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28_n_0
    SLICE_X64Y15         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.308 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15/CO[7]
                         net (fo=1, routed)           0.026     5.334    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15_n_0
    SLICE_X64Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.416 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36/O[3]
                         net (fo=2, routed)           0.231     5.647    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36_n_12
    SLICE_X65Y16         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.770 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26/O
                         net (fo=1, routed)           0.011     5.781    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26_n_0
    SLICE_X65Y16         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.936 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.962    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2_n_0
    SLICE_X65Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     6.046 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_1/CO[5]
                         net (fo=388, routed)         0.162     6.208    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_fu_394_p2[1]
    SLICE_X65Y14         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.244 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[23]_i_23/O
                         net (fo=275, routed)         0.602     6.846    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[23]_i_23_n_0
    SLICE_X52Y10         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     6.936 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[20]_i_30/O
                         net (fo=2, routed)           0.401     7.337    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[20]_i_30_n_0
    SLICE_X57Y18         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     7.425 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[19]_i_12/O
                         net (fo=1, routed)           0.245     7.670    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[19]_i_12_n_0
    SLICE_X57Y9          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     7.707 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[19]_i_5/O
                         net (fo=2, routed)           0.192     7.899    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[19]_i_5_n_0
    SLICE_X57Y6          LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     7.988 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[3]_i_2/O
                         net (fo=1, routed)           0.210     8.198    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[3]_i_2_n_0
    SLICE_X58Y11         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     8.344 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[3]_i_1/O
                         net (fo=1, routed)           0.049     8.393    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[3]_i_1_n_0
    SLICE_X58Y11         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.845    10.552    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X58Y11         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[3]/C
                         clock pessimism             -0.511    10.041    
                         clock uncertainty           -0.064     9.976    
    SLICE_X58Y11         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.001    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[3]
  -------------------------------------------------------------------
                         required time                         10.001    
                         arrival time                          -8.393    
  -------------------------------------------------------------------
                         slack                                  1.608    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.479ns (30.085%)  route 3.437ns (69.915%))
  Logic Levels:           12  (CARRY8=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.881ns = ( 10.548 - 6.667 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.699ns, distribution 1.298ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.635ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.997     3.458    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X62Y170        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y170        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.537 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/Q
                         net (fo=14, routed)          1.441     4.978    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817
    SLICE_X64Y15         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.103 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28/O
                         net (fo=1, routed)           0.013     5.116    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28_n_0
    SLICE_X64Y15         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.308 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15/CO[7]
                         net (fo=1, routed)           0.026     5.334    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15_n_0
    SLICE_X64Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.416 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36/O[3]
                         net (fo=2, routed)           0.231     5.647    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36_n_12
    SLICE_X65Y16         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.770 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26/O
                         net (fo=1, routed)           0.011     5.781    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26_n_0
    SLICE_X65Y16         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.936 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.962    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2_n_0
    SLICE_X65Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     6.046 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_1/CO[5]
                         net (fo=388, routed)         0.472     6.518    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_fu_394_p2[1]
    SLICE_X60Y17         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.569 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13/O
                         net (fo=119, routed)         0.475     7.044    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13_n_0
    SLICE_X62Y24         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     7.190 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[23]_i_34/O
                         net (fo=1, routed)           0.009     7.199    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[23]_i_34_n_0
    SLICE_X62Y24         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     7.262 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[23]_i_13/O
                         net (fo=2, routed)           0.409     7.671    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[23]_i_13_n_0
    SLICE_X61Y18         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     7.823 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[15]_i_2/O
                         net (fo=3, routed)           0.198     8.021    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[15]_i_2_n_0
    SLICE_X60Y16         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     8.110 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_4/O
                         net (fo=3, routed)           0.109     8.219    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_4_n_0
    SLICE_X60Y14         LUT5 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.138     8.357 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[0]_i_1/O
                         net (fo=1, routed)           0.017     8.374    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[0]_i_1_n_0
    SLICE_X60Y14         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.841    10.548    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X60Y14         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[0]/C
                         clock pessimism             -0.511    10.037    
                         clock uncertainty           -0.064     9.972    
    SLICE_X60Y14         FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025     9.997    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[0]
  -------------------------------------------------------------------
                         required time                          9.997    
                         arrival time                          -8.374    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.161ns (23.704%)  route 3.737ns (76.296%))
  Logic Levels:           11  (CARRY8=4 LUT2=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.874ns = ( 10.541 - 6.667 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    -0.511ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.997ns (routing 0.699ns, distribution 1.298ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.635ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.997     3.458    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X62Y170        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y170        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.537 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817_reg[0]/Q
                         net (fo=14, routed)          1.441     4.978    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/bLast_reg_817
    SLICE_X64Y15         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.103 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28/O
                         net (fo=1, routed)           0.013     5.116    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[9]_i_28_n_0
    SLICE_X64Y15         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.308 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15/CO[7]
                         net (fo=1, routed)           0.026     5.334    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[9]_i_15_n_0
    SLICE_X64Y16         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     5.416 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36/O[3]
                         net (fo=2, routed)           0.231     5.647    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_36_n_12
    SLICE_X65Y16         LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     5.770 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26/O
                         net (fo=1, routed)           0.011     5.781    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836[1]_i_26_n_0
    SLICE_X65Y16         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.936 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2/CO[7]
                         net (fo=1, routed)           0.026     5.962    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_2_n_0
    SLICE_X65Y17         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.084     6.046 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_reg_836_reg[1]_i_1/CO[5]
                         net (fo=388, routed)         0.472     6.518    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/sub_ln674_7_fu_394_p2[1]
    SLICE_X60Y17         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.569 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13/O
                         net (fo=119, routed)         0.634     7.203    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_reg_861[0]_i_13_n_0
    SLICE_X63Y1          MUXF7 (Prop_F7MUX_GH_SLICEM_S_O)
                                                      0.076     7.279 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[23]_i_25/O
                         net (fo=2, routed)           0.475     7.754    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[23]_i_25_n_0
    SLICE_X59Y4          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.123     7.877 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[23]_i_10/O
                         net (fo=2, routed)           0.138     8.015    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[23]_i_10_n_0
    SLICE_X60Y5          LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     8.050 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[22]_i_2/O
                         net (fo=4, routed)           0.221     8.271    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[22]_i_2_n_0
    SLICE_X60Y12         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     8.307 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[22]_i_1/O
                         net (fo=1, routed)           0.049     8.356    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841[22]_i_1_n_0
    SLICE_X60Y12         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.834    10.541    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/ap_clk
    SLICE_X60Y12         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[22]/C
                         clock pessimism             -0.511    10.030    
                         clock uncertainty           -0.064     9.965    
    SLICE_X60Y12         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.990    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/AxiStream2MatStream_U0/lshr_ln674_3_reg_841_reg[22]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -8.356    
  -------------------------------------------------------------------
                         slack                                  1.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/dout_buf_reg[385]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[385]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.059ns (30.570%)  route 0.134ns (69.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.534ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Net Delay (Source):      1.815ns (routing 0.635ns, distribution 1.180ns)
  Clock Net Delay (Destination): 2.073ns (routing 0.699ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.815     3.855    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X59Y79         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/dout_buf_reg[385]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.914 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/dout_buf_reg[385]/Q
                         net (fo=1, routed)           0.134     4.048    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/buff_wdata_n_193
    SLICE_X58Y79         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[385]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.073     3.534    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X58Y79         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[385]/C
                         clock pessimism              0.442     3.976    
    SLICE_X58Y79         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.038    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[385]
  -------------------------------------------------------------------
                         required time                         -4.038    
                         arrival time                           4.048    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/req_fifo/mem_reg[15][31]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.059ns (28.922%)  route 0.145ns (71.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Net Delay (Source):      1.803ns (routing 0.635ns, distribution 1.168ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.699ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.803     3.843    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X52Y135        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y135        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.902 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[31]/Q
                         net (fo=2, routed)           0.145     4.047    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/req_fifo/in[25]
    SLICE_X54Y137        SRL16E                                       r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/req_fifo/mem_reg[15][31]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.074     3.535    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/req_fifo/ap_clk
    SLICE_X54Y137        SRL16E                                       r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/req_fifo/mem_reg[15][31]_srl16/CLK
                         clock pessimism              0.447     3.982    
    SLICE_X54Y137        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.055     4.037    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/req_fifo/mem_reg[15][31]_srl16
  -------------------------------------------------------------------
                         required time                         -4.037    
                         arrival time                           4.047    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/din_c1_U/U_cvtcolor_bgr2hsv_fifo_w64_d2_S_ram/SRL_SIG_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/din_c1_U/U_cvtcolor_bgr2hsv_fifo_w64_d2_S_ram/SRL_SIG_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.057ns (33.529%)  route 0.113ns (66.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Net Delay (Source):      1.781ns (routing 0.635ns, distribution 1.146ns)
  Clock Net Delay (Destination): 2.011ns (routing 0.699ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.781     3.821    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/din_c1_U/U_cvtcolor_bgr2hsv_fifo_w64_d2_S_ram/ap_clk
    SLICE_X61Y152        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/din_c1_U/U_cvtcolor_bgr2hsv_fifo_w64_d2_S_ram/SRL_SIG_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y152        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.878 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/din_c1_U/U_cvtcolor_bgr2hsv_fifo_w64_d2_S_ram/SRL_SIG_reg[0][8]/Q
                         net (fo=2, routed)           0.113     3.991    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/din_c1_U/U_cvtcolor_bgr2hsv_fifo_w64_d2_S_ram/SRL_SIG_reg[0]_0[8]
    SLICE_X60Y151        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/din_c1_U/U_cvtcolor_bgr2hsv_fifo_w64_d2_S_ram/SRL_SIG_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.011     3.472    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/din_c1_U/U_cvtcolor_bgr2hsv_fifo_w64_d2_S_ram/ap_clk
    SLICE_X60Y151        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/din_c1_U/U_cvtcolor_bgr2hsv_fifo_w64_d2_S_ram/SRL_SIG_reg[1][8]/C
                         clock pessimism              0.447     3.919    
    SLICE_X60Y151        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.981    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/din_c1_U/U_cvtcolor_bgr2hsv_fifo_w64_d2_S_ram/SRL_SIG_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -3.981    
                         arrival time                           3.991    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/Axi2AxiStream_U0/gmem1_addr_read_reg_185_reg[177]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/ldata_U/U_cvtcolor_bgr2hsv_fifo_w512_d2_S_ram/SRL_SIG_reg[0][177]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.061ns (48.031%)  route 0.066ns (51.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.554ns
    Source Clock Delay      (SCD):    3.884ns
    Clock Pessimism Removal (CPR):    -0.385ns
  Clock Net Delay (Source):      1.844ns (routing 0.635ns, distribution 1.209ns)
  Clock Net Delay (Destination): 2.093ns (routing 0.699ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.844     3.884    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/Axi2AxiStream_U0/ap_clk
    SLICE_X58Y2          FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/Axi2AxiStream_U0/gmem1_addr_read_reg_185_reg[177]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y2          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.945 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/Axi2AxiStream_U0/gmem1_addr_read_reg_185_reg[177]/Q
                         net (fo=1, routed)           0.066     4.011    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/ldata_U/U_cvtcolor_bgr2hsv_fifo_w512_d2_S_ram/D[177]
    SLICE_X58Y1          FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/ldata_U/U_cvtcolor_bgr2hsv_fifo_w512_d2_S_ram/SRL_SIG_reg[0][177]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.093     3.554    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/ldata_U/U_cvtcolor_bgr2hsv_fifo_w512_d2_S_ram/ap_clk
    SLICE_X58Y1          FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/ldata_U/U_cvtcolor_bgr2hsv_fifo_w512_d2_S_ram/SRL_SIG_reg[0][177]/C
                         clock pessimism              0.385     3.939    
    SLICE_X58Y1          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.001    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/Array2xfMat_512_9_1080_1920_1_U0/grp_Axi2Mat_fu_78/ldata_U/U_cvtcolor_bgr2hsv_fifo_w512_d2_S_ram/SRL_SIG_reg[0][177]
  -------------------------------------------------------------------
                         required time                         -4.001    
                         arrival time                           4.011    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][84]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.060ns (35.714%)  route 0.108ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Net Delay (Source):      1.689ns (routing 0.635ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.952ns (routing 0.699ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.689     3.729    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X66Y68         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y68         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     3.789 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[84]/Q
                         net (fo=1, routed)           0.108     3.897    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/data_fifo/q_reg[576]_2[84]
    SLICE_X67Y69         SRL16E                                       r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][84]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.952     3.413    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/data_fifo/ap_clk
    SLICE_X67Y69         SRL16E                                       r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][84]_srl16/CLK
                         clock pessimism              0.448     3.861    
    SLICE_X67Y69         SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.026     3.887    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/data_fifo/mem_reg[15][84]_srl16
  -------------------------------------------------------------------
                         required time                         -3.887    
                         arrival time                           3.897    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.060ns (32.609%)  route 0.124ns (67.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.519ns
    Source Clock Delay      (SCD):    3.855ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Net Delay (Source):      1.815ns (routing 0.635ns, distribution 1.180ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.699ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.815     3.855    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X56Y133        FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y133        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     3.915 r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[84]/Q
                         net (fo=1, routed)           0.124     4.039    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/dout_i[84]
    SLICE_X54Y131        FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.058     3.519    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X54Y131        FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[84]/C
                         clock pessimism              0.447     3.966    
    SLICE_X54Y131        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     4.028    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[84]
  -------------------------------------------------------------------
                         required time                         -4.028    
                         arrival time                           4.039    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.060ns (48.000%)  route 0.065ns (52.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.366ns
    Source Clock Delay      (SCD):    3.713ns
    Clock Pessimism Removal (CPR):    -0.399ns
  Clock Net Delay (Source):      1.673ns (routing 0.635ns, distribution 1.038ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.699ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.673     3.713    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s_aclk
    SLICE_X69Y99         FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.773 r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/Q
                         net (fo=2, routed)           0.065     3.838    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly
    SLICE_X69Y98         FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.905     3.366    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s_aclk
    SLICE_X69Y98         FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
                         clock pessimism              0.399     3.765    
    SLICE_X69Y98         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.827    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg
  -------------------------------------------------------------------
                         required time                         -3.827    
                         arrival time                           3.838    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.313%)  route 0.070ns (54.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    3.727ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Net Delay (Source):      1.687ns (routing 0.635ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.699ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.687     3.727    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X72Y104        FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y104        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.785 r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/Q
                         net (fo=4, routed)           0.070     3.855    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus1[7]
    SLICE_X72Y105        FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.921     3.382    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X72Y105        FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.400     3.782    
    SLICE_X72Y105        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.844    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.844    
                         arrival time                           3.855    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst/aw.aw_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/rs_req/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.084ns (45.405%)  route 0.101ns (54.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.517ns
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Net Delay (Source):      1.811ns (routing 0.635ns, distribution 1.176ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.699ns, distribution 1.357ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.811     3.851    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst/aw.aw_pipe/aclk
    SLICE_X60Y125        FDRE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst/aw.aw_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y125        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.912 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_regslice/inst/aw.aw_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.079     3.991    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/rs_req/m_axi_gmem2_AWREADY
    SLICE_X58Y126        LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     4.014 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/rs_req/state[0]_i_1/O
                         net (fo=1, routed)           0.022     4.036    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/rs_req/state[0]_i_1_n_0
    SLICE_X58Y126        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/rs_req/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.056     3.517    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/rs_req/ap_clk
    SLICE_X58Y126        FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/rs_req/state_reg[0]/C
                         clock pessimism              0.447     3.964    
    SLICE_X58Y126        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.024    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/wreq_throttl/rs_req/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.024    
                         arrival time                           4.036    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/dout_buf_reg[403]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[403]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.059ns (34.706%)  route 0.111ns (65.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.515ns
    Source Clock Delay      (SCD):    3.860ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Net Delay (Source):      1.820ns (routing 0.635ns, distribution 1.185ns)
  Clock Net Delay (Destination): 2.054ns (routing 0.699ns, distribution 1.355ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.016    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.040 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.820     3.860    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X59Y78         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/dout_buf_reg[403]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.919 r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/dout_buf_reg[403]/Q
                         net (fo=1, routed)           0.111     4.030    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/buff_wdata_n_175
    SLICE_X61Y78         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[403]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.054     3.515    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/ap_clk
    SLICE_X61Y78         FDRE                                         r  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[403]/C
                         clock pessimism              0.442     3.957    
    SLICE_X61Y78         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     4.018    zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[403]
  -------------------------------------------------------------------
                         required time                         -4.018    
                         arrival time                           4.030    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zcu104_base_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         6.667       3.667      PS8_X0Y0      zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         6.667       3.667      PS8_X0Y0      zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB36_X2Y0   zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         6.667       5.098      RAMB36_X2Y0   zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB36_X2Y2   zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         6.667       5.098      RAMB36_X2Y2   zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB36_X2Y1   zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         6.667       5.098      RAMB36_X2Y1   zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         6.667       5.098      RAMB36_X1Y4   zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         6.667       5.098      RAMB36_X1Y4   zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_3/CLKBWRCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB36_X2Y0   zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB36_X2Y1   zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem1_m_axi_U/bus_read/buff_rdata/mem_reg_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB36_X1Y10  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB36_X2Y12  zcu104_base_i/cvtcolor_bgr2hsv_1/inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB36_X2Y23  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB36_X2Y18  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         3.333       1.833      PS8_X0Y0      zcu104_base_i/ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X2Y44  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB36_X1Y17  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.333       2.791      RAMB36_X1Y19  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB36_X2Y19  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB18_X2Y56  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         3.333       2.791      RAMB36_X1Y20  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zcu104_base_clk_wiz_0_0
  To Clock:  clk_out2_zcu104_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5AWVALID
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.202ns (14.306%)  route 1.210ns (85.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.557ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.090ns (routing 0.843ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.090     3.557    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X19Y255        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y255        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.636 f  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/Q
                         net (fo=10, routed)          0.167     3.803    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q
    SLICE_X19Y251        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     3.926 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           1.043     4.969    zcu104_base_i/ps_e/inst/saxigp5_awvalid
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5AWVALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5AWVALID)
                                                     -0.803     5.649    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5ARVALID
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.359ns  (logic 0.180ns (13.245%)  route 1.179ns (86.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.549ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.082ns (routing 0.843ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.082     3.549    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X20Y252        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y252        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.628 f  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q_reg/Q
                         net (fo=9, routed)           0.153     3.781    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_VALID_WRITE.buffer_Full_q
    SLICE_X21Y250        LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     3.882 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_axi_arvalid_INST_0/O
                         net (fo=1, routed)           1.026     4.908    zcu104_base_i/ps_e/inst/saxigp5_arvalid
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5ARVALID
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5RCLK_SAXIGP5ARVALID)
                                                     -0.763     5.689    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.689    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RREADY
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.080ns (6.525%)  route 1.146ns (93.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.561ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.094ns (routing 0.843ns, distribution 1.251ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.094     3.561    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg[130]_0
    SLICE_X19Y251        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y251        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.641 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg/Q
                         net (fo=3, routed)           1.146     4.787    zcu104_base_i/ps_e/inst/saxigp5_rready
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5RCLK_SAXIGP5RREADY)
                                                     -0.730     5.722    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.722    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[1]
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.079ns (7.175%)  route 1.022ns (92.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.843ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.074     3.541    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X23Y240        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y240        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     3.620 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[1]/Q
                         net (fo=2, routed)           1.022     4.642    zcu104_base_i/ps_e/inst/saxigp5_wstrb[1]
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[1])
                                                     -0.739     5.713    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.713    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[12]
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.081ns (7.149%)  route 1.052ns (92.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.843ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.070     3.537    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X22Y240        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y240        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.618 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[12]/Q
                         net (fo=2, routed)           1.052     4.670    zcu104_base_i/ps_e/inst/saxigp5_wstrb[12]
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[12])
                                                     -0.706     5.746    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.746    
                         arrival time                          -4.670    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[0]
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.076ns (6.897%)  route 1.026ns (93.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.843ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.074     3.541    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X23Y240        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y240        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.617 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]/Q
                         net (fo=2, routed)           1.026     4.643    zcu104_base_i/ps_e/inst/saxigp5_wstrb[0]
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[0])
                                                     -0.699     5.753    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.753    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[15]
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.079ns (7.376%)  route 0.992ns (92.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.843ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.070     3.537    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X22Y240        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y240        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.616 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[15]/Q
                         net (fo=2, routed)           0.992     4.608    zcu104_base_i/ps_e/inst/saxigp5_wstrb[15]
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[15])
                                                     -0.713     5.739    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.739    
                         arrival time                          -4.608    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[8]
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.079ns (7.760%)  route 0.939ns (92.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.843ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.070     3.537    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X22Y240        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y240        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.616 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[8]/Q
                         net (fo=2, routed)           0.939     4.555    zcu104_base_i/ps_e/inst/saxigp5_wstrb[8]
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[8])
                                                     -0.720     5.732    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.732    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[10]
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.076ns (7.386%)  route 0.953ns (92.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.843ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.074     3.541    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X23Y240        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y240        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.617 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[10]/Q
                         net (fo=2, routed)           0.953     4.570    zcu104_base_i/ps_e/inst/saxigp5_wstrb[10]
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[10])
                                                     -0.697     5.755    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.755    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[14]
                            (rising edge-triggered cell PS8 clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@3.333ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.080ns (7.744%)  route 0.953ns (92.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.679ns = ( 7.012 - 3.333 ) 
    Source Clock Delay      (SCD):    3.537ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.843ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.766ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          2.070     3.537    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X22Y240        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y240        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.617 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/Q
                         net (fo=2, routed)           0.953     4.570    zcu104_base_i/ps_e/inst/saxigp5_wstrb[14]
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WSTRB[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     3.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     4.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     5.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     5.354    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.378 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.634     7.012    zcu104_base_i/ps_e/inst/saxihp3_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
                         clock pessimism             -0.501     6.511    
                         clock uncertainty           -0.059     6.452    
    PS8_X0Y0             PS8 (Setup_PS8_SAXIGP5WCLK_SAXIGP5WSTRB[14])
                                                     -0.695     5.757    zcu104_base_i/ps_e/inst/PS8_i
  -------------------------------------------------------------------
                         required time                          5.757    
                         arrival time                          -4.570    
  -------------------------------------------------------------------
                         slack                                  1.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu104_base_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.111%)  route 0.097ns (53.889%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    3.783ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Net Delay (Source):      1.738ns (routing 0.766ns, distribution 0.972ns)
  Clock Net Delay (Destination): 1.977ns (routing 0.843ns, distribution 1.134ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.021    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.045 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.738     3.783    zcu104_base_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X46Y241        FDSE                                         r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y241        FDSE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.844 r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/from_sys_reg/Q
                         net (fo=11, routed)          0.075     3.919    zcu104_base_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en
    SLICE_X45Y241        LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     3.941 r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.022     3.963    zcu104_base_i/proc_sys_reset_1/U0/SEQ/pr_dec0__0
    SLICE_X45Y241        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.439    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.467 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.977     3.444    zcu104_base_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X45Y241        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.445     3.889    
    SLICE_X45Y241        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.949    zcu104_base_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.949    
                         arrival time                           3.963    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.086ns  (logic 0.039ns (45.349%)  route 0.047ns (54.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.021ns (routing 0.465ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.517ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.021     2.131    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X48Y171        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y171        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.170 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/Q
                         net (fo=2, routed)           0.047     2.217    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wstrb[6]
    SLICE_X48Y171        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.151     1.846    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X48Y171        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]/C
                         clock pessimism              0.291     2.137    
    SLICE_X48Y171        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.183    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.086ns  (logic 0.039ns (45.349%)  route 0.047ns (54.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.021ns (routing 0.465ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.151ns (routing 0.517ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.021     2.131    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X48Y170        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y170        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.170 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]/Q
                         net (fo=2, routed)           0.047     2.217    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wstrb[7]
    SLICE_X48Y170        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.151     1.846    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X48Y170        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]/C
                         clock pessimism              0.291     2.137    
    SLICE_X48Y170        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.183    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Net Delay (Source):      1.086ns (routing 0.465ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.224ns (routing 0.517ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.086     2.196    zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X45Y241        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y241        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.235 r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=4, routed)           0.025     2.260    zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X45Y241        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.275 r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.015     2.290    zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X45Y241        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.224     1.919    zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X45Y241        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism              0.283     2.202    
    SLICE_X45Y241        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.248    zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.060ns (63.158%)  route 0.035ns (36.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.871ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Net Delay (Source):      1.045ns (routing 0.465ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.176ns (routing 0.517ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.045     2.155    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y234        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y234        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.192 r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.027     2.219    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X53Y234        LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.023     2.242 r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.008     2.250    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X53Y234        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.176     1.871    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X53Y234        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.290     2.161    
    SLICE_X53Y234        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.208    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.052ns (49.057%)  route 0.054ns (50.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    -0.289ns
  Clock Net Delay (Source):      1.163ns (routing 0.465ns, distribution 0.698ns)
  Clock Net Delay (Destination): 1.306ns (routing 0.517ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.163     2.273    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[61]_1
    SLICE_X19Y250        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y250        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.311 f  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]/Q
                         net (fo=5, routed)           0.033     2.344    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg_2
    SLICE_X19Y251        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.014     2.358 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_i_2__1/O
                         net (fo=1, routed)           0.021     2.379    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_i_2__1_n_0
    SLICE_X19Y251        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.306     2.001    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg_0
    SLICE_X19Y251        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg/C
                         clock pessimism              0.289     2.290    
    SLICE_X19Y251        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.336    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    2.272ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      1.162ns (routing 0.465ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.517ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.162     2.272    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X19Y253        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y253        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.311 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]/Q
                         net (fo=7, routed)           0.031     2.342    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]
    SLICE_X19Y253        LUT5 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.021     2.363 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[2]_i_1__0/O
                         net (fo=1, routed)           0.006     2.369    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q[2]_i_1__0_n_0
    SLICE_X19Y253        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.308     2.003    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[4]_0
    SLICE_X19Y253        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]/C
                         clock pessimism              0.275     2.278    
    SLICE_X19Y253        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.325    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.060ns (61.856%)  route 0.037ns (38.144%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Net Delay (Source):      1.084ns (routing 0.465ns, distribution 0.619ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.517ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.084     2.194    zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X46Y241        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y241        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.233 r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.031     2.264    zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X46Y241        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.021     2.285 r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.006     2.291    zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X46Y241        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.222     1.917    zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X46Y241        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.283     2.200    
    SLICE_X46Y241        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.247    zcu104_base_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Net Delay (Source):      1.051ns (routing 0.465ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.517ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.051     2.161    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y236        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y236        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.199 r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.063     2.262    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/p_2_in3_in
    SLICE_X50Y236        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.182     1.877    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X50Y236        FDRE                                         r  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                         clock pessimism              0.290     2.167    
    SLICE_X50Y236        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.214    zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.604%)  route 0.061ns (60.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Net Delay (Source):      1.149ns (routing 0.465ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.517ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.093    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.110 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.149     2.259    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X22Y240        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y240        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.299 r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/Q
                         net (fo=2, routed)           0.061     2.360    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wstrb[14]
    SLICE_X22Y240        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.676    zcu104_base_i/clk_wiz_0/inst/clk_out2_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.695 r  zcu104_base_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=97, routed)          1.293     1.988    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0
    SLICE_X22Y240        FDRE                                         r  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]/C
                         clock pessimism              0.277     2.265    
    SLICE_X22Y240        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.312    zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zcu104_base_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         3.333       0.333      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP5RCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RCLK
Min Period        n/a     PS8/SAXIGP5WCLK     n/a            3.000         3.333       0.333      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         3.333       2.043      BUFGCE_X1Y92   zcu104_base_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.333       2.262      MMCM_X1Y3      zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     SRL16E/CLK          n/a            1.064         3.333       2.269      SLICE_X53Y234  zcu104_base_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X19Y251  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_valid_i_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         3.333       2.783      SLICE_X19Y251  zcu104_base_i/interconnect_axifull/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg/C
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Fast    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RCLK
High Pulse Width  Slow    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Fast    PS8/SAXIGP5WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP5RCLK     n/a            1.500         1.667       0.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/SAXIGP5RCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_zcu104_base_clk_wiz_0_0
  To Clock:  clk_out3_zcu104_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.138ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.220ns (7.131%)  route 2.865ns (92.869%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.243ns = ( 16.576 - 13.333 ) 
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.349ns (routing 0.558ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.510ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.349     2.813    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X51Y207        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y207        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.892 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.938     3.830    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X52Y203        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.920 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[1]_INST_0/O
                         net (fo=3, routed)           1.602     5.522    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/s_axi_arvalid
    SLICE_X52Y195        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     5.573 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__0/O
                         net (fo=2, routed)           0.325     5.898    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/s_axi_arvalid_0
    SLICE_X52Y195        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.201    16.576    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X52Y195        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]/C
                         clock pessimism             -0.494    16.082    
                         clock uncertainty           -0.071    16.011    
    SLICE_X52Y195        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    16.036    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.036    
                         arrival time                          -5.898    
  -------------------------------------------------------------------
                         slack                                 10.138    

Slack (MET) :             10.167ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.738ns (24.616%)  route 2.260ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 16.583 - 13.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.328ns (routing 0.558ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.510ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.328     2.792    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.431 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.866     4.297    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X22Y240        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.396 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.394     5.790    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.208    16.583    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.494    16.089    
                         clock uncertainty           -0.071    16.018    
    SLICE_X49Y194        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    15.957    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         15.957    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 10.167    

Slack (MET) :             10.167ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.738ns (24.616%)  route 2.260ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 16.583 - 13.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.328ns (routing 0.558ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.510ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.328     2.792    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.431 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.866     4.297    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X22Y240        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.396 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.394     5.790    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.208    16.583    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.494    16.089    
                         clock uncertainty           -0.071    16.018    
    SLICE_X49Y194        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    15.957    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         15.957    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 10.167    

Slack (MET) :             10.167ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.738ns (24.616%)  route 2.260ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 16.583 - 13.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.328ns (routing 0.558ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.510ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.328     2.792    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.431 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.866     4.297    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X22Y240        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.396 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.394     5.790    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.208    16.583    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]/C
                         clock pessimism             -0.494    16.089    
                         clock uncertainty           -0.071    16.018    
    SLICE_X49Y194        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    15.957    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         15.957    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 10.167    

Slack (MET) :             10.167ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.738ns (24.616%)  route 2.260ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 16.583 - 13.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.328ns (routing 0.558ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.510ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.328     2.792    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.431 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.866     4.297    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X22Y240        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.396 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.394     5.790    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.208    16.583    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/C
                         clock pessimism             -0.494    16.089    
                         clock uncertainty           -0.071    16.018    
    SLICE_X49Y194        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    15.957    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]
  -------------------------------------------------------------------
                         required time                         15.957    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 10.167    

Slack (MET) :             10.168ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.738ns (24.616%)  route 2.260ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 16.583 - 13.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.328ns (routing 0.558ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.510ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.328     2.792    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.431 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.866     4.297    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X22Y240        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.396 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.394     5.790    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.208    16.583    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.494    16.089    
                         clock uncertainty           -0.071    16.018    
    SLICE_X49Y194        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060    15.958    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         15.958    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 10.168    

Slack (MET) :             10.168ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.738ns (24.616%)  route 2.260ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 16.583 - 13.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.328ns (routing 0.558ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.510ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.328     2.792    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.431 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.866     4.297    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X22Y240        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.396 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.394     5.790    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.208    16.583    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/C
                         clock pessimism             -0.494    16.089    
                         clock uncertainty           -0.071    16.018    
    SLICE_X49Y194        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    15.958    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                         15.958    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 10.168    

Slack (MET) :             10.168ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.738ns (24.616%)  route 2.260ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 16.583 - 13.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.328ns (routing 0.558ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.510ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.328     2.792    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.431 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.866     4.297    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X22Y240        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.396 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.394     5.790    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.208    16.583    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.494    16.089    
                         clock uncertainty           -0.071    16.018    
    SLICE_X49Y194        FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    15.958    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         15.958    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 10.168    

Slack (MET) :             10.168ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.738ns (24.616%)  route 2.260ns (75.384%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 16.583 - 13.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.328ns (routing 0.558ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.510ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.328     2.792    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.431 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.866     4.297    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X22Y240        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.396 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.394     5.790    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.208    16.583    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X49Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.494    16.089    
                         clock uncertainty           -0.071    16.018    
    SLICE_X49Y194        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060    15.958    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.958    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                 10.168    

Slack (MET) :             10.245ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 0.738ns (25.274%)  route 2.182ns (74.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 16.583 - 13.333 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.328ns (routing 0.558ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.510ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.328     2.792    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2RREADY)
                                                      0.639     3.431 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2RREADY
                         net (fo=3, routed)           0.866     4.297    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_axi_rready
    SLICE_X22Y240        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.396 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[50]_i_1/O
                         net (fo=51, routed)          1.316     5.712    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in
    SLICE_X49Y193        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.208    16.583    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X49Y193        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.494    16.089    
                         clock uncertainty           -0.071    16.018    
    SLICE_X49Y193        FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    15.957    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         15.957    
                         arrival time                          -5.712    
  -------------------------------------------------------------------
                         slack                                 10.245    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.096ns (51.892%)  route 0.089ns (48.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.046ns
    Source Clock Delay      (SCD):    3.424ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Net Delay (Source):      1.382ns (routing 0.510ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.558ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.382     3.424    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X23Y244        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y244        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.485 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r_reg/Q
                         net (fo=22, routed)          0.065     3.550    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/r_push_r
    SLICE_X22Y244        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     3.585 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0/O
                         net (fo=1, routed)           0.024     3.609    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0_n_0
    SLICE_X22Y244        FDSE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.582     3.046    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X22Y244        FDSE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/C
                         clock pessimism              0.483     3.529    
    SLICE_X22Y244        FDSE (Hold_FFF_SLICEL_C_D)
                                                      0.060     3.589    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.589    
                         arrival time                           3.609    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.040ns (33.898%)  route 0.078ns (66.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.691ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    -0.323ns
  Clock Net Delay (Source):      0.861ns (routing 0.308ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.340ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.091    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.108 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        0.861     1.969    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X22Y240        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y240        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.009 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.078     2.087    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X21Y242        SRLC32E                                      r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        0.999     1.691    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X21Y242        SRLC32E                                      r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.323     2.014    
    SLICE_X21Y242        SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.046     2.060    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.060ns (32.787%)  route 0.123ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Net Delay (Source):      1.386ns (routing 0.510ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.577ns (routing 0.558ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.386     3.428    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X21Y244        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y244        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     3.488 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.123     3.611    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[1]
    SLICE_X20Y242        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.577     3.041    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X20Y242        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                         clock pessimism              0.483     3.524    
    SLICE_X20Y242        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.584    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.080ns (48.193%)  route 0.086ns (51.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    3.427ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Net Delay (Source):      1.385ns (routing 0.510ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.558ns, distribution 1.001ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.385     3.427    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X21Y248        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y248        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.485 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=5, routed)           0.064     3.549    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[0]
    SLICE_X20Y248        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     3.571 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__2/O
                         net (fo=1, routed)           0.022     3.593    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[3]_i_1__2_n_0
    SLICE_X20Y248        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.559     3.023    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X20Y248        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]/C
                         clock pessimism              0.483     3.506    
    SLICE_X20Y248        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.566    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.566    
                         arrival time                           3.593    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.080ns (46.784%)  route 0.091ns (53.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.005ns
    Source Clock Delay      (SCD):    3.404ns
    Clock Pessimism Removal (CPR):    -0.483ns
  Clock Net Delay (Source):      1.362ns (routing 0.510ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.558ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.362     3.404    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X27Y245        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y245        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.462 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[0]/Q
                         net (fo=5, routed)           0.069     3.531    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_second_len_r_reg[3]_1[0]
    SLICE_X26Y245        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     3.553 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_cnt_r[0]_i_1/O
                         net (fo=1, routed)           0.022     3.575    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[0]
    SLICE_X26Y245        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.541     3.005    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X26Y245        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]/C
                         clock pessimism              0.483     3.488    
    SLICE_X26Y245        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.548    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.548    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[18].ASYNC_GEN.intr_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[18].EDGE_DETECT_GEN.intr_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.060ns (43.478%)  route 0.078ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.868ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Net Delay (Source):      1.221ns (routing 0.510ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.404ns (routing 0.558ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.221     3.263    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X58Y198        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[18].ASYNC_GEN.intr_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y198        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.323 r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[18].ASYNC_GEN.intr_ff_reg[1]/Q
                         net (fo=2, routed)           0.078     3.401    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/intr_ff__17[1]
    SLICE_X58Y197        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[18].EDGE_DETECT_GEN.intr_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.404     2.868    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X58Y197        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[18].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism              0.446     3.314    
    SLICE_X58Y197        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.374    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[18].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.374    
                         arrival time                           3.401    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[26].ASYNC_GEN.intr_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[26].EDGE_DETECT_GEN.intr_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.060ns (43.165%)  route 0.079ns (56.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    -0.446ns
  Clock Net Delay (Source):      1.211ns (routing 0.510ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.394ns (routing 0.558ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.211     3.253    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X55Y199        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[26].ASYNC_GEN.intr_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y199        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.313 r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[26].ASYNC_GEN.intr_ff_reg[1]/Q
                         net (fo=2, routed)           0.079     3.392    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/intr_ff__25[1]
    SLICE_X55Y198        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[26].EDGE_DETECT_GEN.intr_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.394     2.858    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X55Y198        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[26].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism              0.446     3.304    
    SLICE_X55Y198        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.364    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[26].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.364    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.038ns
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    -0.431ns
  Clock Net Delay (Source):      1.359ns (routing 0.510ns, distribution 0.849ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.558ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.359     3.401    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y244        FDRE                                         r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y244        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     3.459 r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[7]/Q
                         net (fo=1, routed)           0.070     3.529    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X29Y243        SRL16E                                       r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.574     3.038    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y243        SRL16E                                       r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
                         clock pessimism              0.431     3.469    
    SLICE_X29Y243        SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     3.501    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -3.501    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.060ns (43.796%)  route 0.077ns (56.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.847ns
    Source Clock Delay      (SCD):    3.246ns
    Clock Pessimism Removal (CPR):    -0.447ns
  Clock Net Delay (Source):      1.204ns (routing 0.510ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.383ns (routing 0.558ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.204     3.246    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X51Y190        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y190        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.306 r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[1]/Q
                         net (fo=2, routed)           0.077     3.383    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/intr_ff[1]
    SLICE_X51Y191        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.383     2.847    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X51Y191        FDRE                                         r  zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism              0.447     3.294    
    SLICE_X51Y191        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.354    zcu104_base_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                         -3.354    
                         arrival time                           3.383    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.057ns (26.887%)  route 0.155ns (73.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.884ns
    Source Clock Delay      (SCD):    3.251ns
    Clock Pessimism Removal (CPR):    -0.495ns
  Clock Net Delay (Source):      1.209ns (routing 0.510ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.558ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.209     3.251    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y191        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.308 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.155     3.463    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X50Y191        SRLC32E                                      r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.420     2.884    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X50Y191        SRLC32E                                      r  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.495     3.379    
    SLICE_X50Y191        SRLC32E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.055     3.434    zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -3.434    
                         arrival time                           3.463    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_zcu104_base_clk_wiz_0_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         13.333      10.333     PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     BUFGCE/I            n/a            1.290         13.333      12.043     BUFGCE_X1Y80   zcu104_base_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         13.333      12.262     MMCM_X1Y3      zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X49Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X50Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X49Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X49Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X50Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X50Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         13.333      12.269     SLICE_X53Y194  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X49Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X49Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X49Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X53Y194  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         6.667       5.167      PS8_X0Y0       zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X49Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X49Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X49Y191  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X53Y194  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y194  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y194  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y194  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.532         6.667       6.135      SLICE_X50Y194  zcu104_base_i/interconnect_axilite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_zcu104_base_clk_wiz_0_0
  To Clock:  clk_out1_zcu104_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.178ns (4.695%)  route 3.613ns (95.305%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 10.552 - 6.667 ) 
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.357ns (routing 0.558ns, distribution 0.799ns)
  Clock Net Delay (Destination): 1.845ns (routing 0.635ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.357     2.821    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/out
    SLICE_X55Y201        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y201        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.900 f  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_reg/Q
                         net (fo=5, routed)           1.660     4.560    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/slow_aclk_div2
    SLICE_X55Y201        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     4.659 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.slow_aclk_div2_i_1/O
                         net (fo=2, routed)           1.953     6.612    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/slow_aclk_div20
    SLICE_X55Y201        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.845    10.552    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg_0
    SLICE_X55Y201        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg/C
                         clock pessimism             -0.613     9.939    
                         clock uncertainty           -0.191     9.748    
    SLICE_X55Y201        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     9.773    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.axic_sample_cycle_inst/gen_sample_cycle.posedge_finder_second_reg
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.255ns (7.183%)  route 3.295ns (92.817%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 10.560 - 6.667 ) 
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.349ns (routing 0.558ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.635ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.349     2.813    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X51Y207        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y207        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.892 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.938     3.830    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X52Y203        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.920 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_arvalid[1]_INST_0/O
                         net (fo=3, routed)           1.602     5.522    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/s_axi_arvalid
    SLICE_X52Y195        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     5.573 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1__0/O
                         net (fo=2, routed)           0.707     6.280    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_1
    SLICE_X52Y194        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     6.315 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__1/O
                         net (fo=1, routed)           0.048     6.363    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X52Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.853    10.560    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/out
    SLICE_X52Y194        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.613     9.947    
                         clock uncertainty           -0.191     9.756    
    SLICE_X52Y194        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     9.781    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -6.363    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.965ns (27.252%)  route 2.576ns (72.748%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 10.555 - 6.667 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.328ns (routing 0.558ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.635ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.328     2.792    zcu104_base_i/ps_e/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WVALID)
                                                      0.666     3.458 r  zcu104_base_i/ps_e/inst/PS8_i/MAXIGP2WVALID
                         net (fo=5, routed)           0.497     3.955    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X52Y203        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.103 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=3, routed)           0.770     4.873    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/s_axi_wvalid
    SLICE_X53Y195        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     4.973 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=2, routed)           1.260     6.233    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X52Y191        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     6.284 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.049     6.333    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X52Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.848    10.555    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X52Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.613     9.942    
                         clock uncertainty           -0.191     9.751    
    SLICE_X52Y191        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     9.776    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.359ns (10.476%)  route 3.068ns (89.524%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 10.555 - 6.667 ) 
    Source Clock Delay      (SCD):    2.813ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.349ns (routing 0.558ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.635ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.349     2.813    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X51Y207        FDRE                                         r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y207        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.892 f  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=27, routed)          0.938     3.830    zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X52Y203        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.096     3.926 r  zcu104_base_i/interconnect_axilite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_awvalid[1]_INST_0/O
                         net (fo=3, routed)           0.909     4.835    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/s_axi_awvalid
    SLICE_X52Y192        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     4.984 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2/O
                         net (fo=2, routed)           1.171     6.155    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_2_n_0
    SLICE_X52Y191        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     6.190 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1/O
                         net (fo=1, routed)           0.050     6.240    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1_n_0
    SLICE_X52Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.848    10.555    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X52Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism             -0.613     9.942    
                         clock uncertainty           -0.191     9.751    
    SLICE_X52Y191        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     9.776    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             4.397ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.081ns (3.163%)  route 2.480ns (96.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 10.565 - 6.667 ) 
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.364ns (routing 0.558ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.635ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.364     2.828    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y182        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.909 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/Q
                         net (fo=1, routed)           2.480     5.389    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[9]
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.858    10.565    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.613     9.952    
                         clock uncertainty           -0.191     9.761    
    SLICE_X55Y182        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     9.786    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  4.397    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 zcu104_base_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 0.229ns (9.626%)  route 2.150ns (90.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.888ns = ( 10.555 - 6.667 ) 
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.368ns (routing 0.558ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.848ns (routing 0.635ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.368     2.832    zcu104_base_i/proc_sys_reset_2/U0/slowest_sync_clk
    SLICE_X52Y238        FDRE                                         r  zcu104_base_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y238        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.911 r  zcu104_base_i/proc_sys_reset_2/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=213, routed)         1.647     4.558    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg_2
    SLICE_X52Y191        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     4.708 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_i_1/O
                         net (fo=2, routed)           0.503     5.211    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_i_1_n_0
    SLICE_X52Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.848    10.555    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/out
    SLICE_X52Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg/C
                         clock pessimism             -0.613     9.942    
                         clock uncertainty           -0.191     9.751    
    SLICE_X52Y191        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     9.776    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_aresetn_r_reg
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.627ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.081ns (3.475%)  route 2.250ns (96.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 10.565 - 6.667 ) 
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.364ns (routing 0.558ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.635ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.364     2.828    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y182        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.909 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/Q
                         net (fo=1, routed)           2.250     5.159    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[24]
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.858    10.565    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[24]/C
                         clock pessimism             -0.613     9.952    
                         clock uncertainty           -0.191     9.761    
    SLICE_X55Y182        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     9.786    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  4.627    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.080ns (3.586%)  route 2.151ns (96.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.898ns = ( 10.565 - 6.667 ) 
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.364ns (routing 0.558ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.635ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.364     2.828    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y182        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.908 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/Q
                         net (fo=1, routed)           2.151     5.059    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[20]
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.858    10.565    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[20]/C
                         clock pessimism             -0.613     9.952    
                         clock uncertainty           -0.191     9.761    
    SLICE_X55Y182        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     9.786    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.080ns (3.612%)  route 2.135ns (96.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 10.559 - 6.667 ) 
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.369ns (routing 0.558ns, distribution 0.811ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.635ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.369     2.833    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X53Y183        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y183        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.913 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[27]/Q
                         net (fo=1, routed)           2.135     5.048    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[23]
    SLICE_X53Y183        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.852    10.559    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X53Y183        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[23]/C
                         clock pessimism             -0.613     9.946    
                         clock uncertainty           -0.191     9.755    
    SLICE_X53Y183        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     9.780    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.080ns (3.645%)  route 2.115ns (96.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns = ( 10.556 - 6.667 ) 
    Source Clock Delay      (SCD):    2.839ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.375ns (routing 0.558ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.849ns (routing 0.635ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.247     1.436    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.464 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.375     2.839    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y183        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y183        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.919 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[34]/Q
                         net (fo=1, routed)           2.115     5.034    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[30]
    SLICE_X55Y183        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.849    10.556    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X55Y183        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.613     9.943    
                         clock uncertainty           -0.191     9.752    
    SLICE_X55Y183        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     9.777    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  4.743    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.059ns (4.820%)  route 1.165ns (95.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.198ns (routing 0.510ns, distribution 0.688ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.699ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.198     3.240    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X52Y187        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y187        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.299 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[5]/Q
                         net (fo=1, routed)           1.165     4.464    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/D[2]
    SLICE_X52Y187        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.072     3.533    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/aclk
    SLICE_X52Y187        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[2]/C
                         clock pessimism              0.613     4.146    
                         clock uncertainty            0.191     4.337    
    SLICE_X52Y187        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.399    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.399    
                         arrival time                           4.464    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.059ns (4.777%)  route 1.176ns (95.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.198ns (routing 0.510ns, distribution 0.688ns)
  Clock Net Delay (Destination): 2.065ns (routing 0.699ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.198     3.240    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X52Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y191        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.299 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.ar_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/Q
                         net (fo=1, routed)           1.176     4.475    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/ar.ar_pipe/D[1]
    SLICE_X52Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.065     3.526    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/ar.ar_pipe/aclk
    SLICE_X52Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i_reg[1]/C
                         clock pessimism              0.613     4.139    
                         clock uncertainty            0.191     4.330    
    SLICE_X52Y191        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     4.392    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/ar.ar_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           4.475    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.124ns (9.920%)  route 1.126ns (90.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.911ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.542ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.202ns (routing 0.510ns, distribution 0.692ns)
  Clock Net Delay (Destination): 2.081ns (routing 0.699ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.202     3.244    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X53Y201        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y201        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.302 f  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]/Q
                         net (fo=4, routed)           1.097     4.399    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg_n_0_[0]
    SLICE_X54Y201        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.066     4.465 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1/O
                         net (fo=1, routed)           0.029     4.494    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_i_1_n_0
    SLICE_X54Y201        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.081     3.542    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/out
    SLICE_X54Y201        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg/C
                         clock pessimism              0.613     4.155    
                         clock uncertainty            0.191     4.346    
    SLICE_X54Y201        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     4.406    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.b_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg
  -------------------------------------------------------------------
                         required time                         -4.406    
                         arrival time                           4.494    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.058ns (4.603%)  route 1.202ns (95.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.544ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.198ns (routing 0.510ns, distribution 0.688ns)
  Clock Net Delay (Destination): 2.083ns (routing 0.699ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.198     3.240    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X52Y187        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y187        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.298 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[7]/Q
                         net (fo=1, routed)           1.202     4.500    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/D[4]
    SLICE_X52Y186        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.083     3.544    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/aclk
    SLICE_X52Y186        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[4]/C
                         clock pessimism              0.613     4.157    
                         clock uncertainty            0.191     4.348    
    SLICE_X52Y186        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.410    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.410    
                         arrival time                           4.500    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.059ns (4.697%)  route 1.197ns (95.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.552ns
    Source Clock Delay      (SCD):    3.259ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.217ns (routing 0.510ns, distribution 0.707ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.699ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.217     3.259    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y187        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y187        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.318 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/Q
                         net (fo=1, routed)           1.197     4.515    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[13]
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.091     3.552    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[13]/C
                         clock pessimism              0.613     4.165    
                         clock uncertainty            0.191     4.356    
    SLICE_X55Y182        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.418    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.418    
                         arrival time                           4.515    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.058ns (4.659%)  route 1.187ns (95.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.532ns
    Source Clock Delay      (SCD):    3.250ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.208ns (routing 0.510ns, distribution 0.698ns)
  Clock Net Delay (Destination): 2.071ns (routing 0.699ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.208     3.250    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X53Y183        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y183        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.308 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[31]/Q
                         net (fo=1, routed)           1.187     4.495    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[27]
    SLICE_X53Y183        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.071     3.532    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X53Y183        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[27]/C
                         clock pessimism              0.613     4.145    
                         clock uncertainty            0.191     4.336    
    SLICE_X53Y183        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     4.398    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.398    
                         arrival time                           4.495    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.060ns (4.769%)  route 1.198ns (95.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.906ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.198ns (routing 0.510ns, distribution 0.688ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.699ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.198     3.240    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.s_aresetn_r_reg_0
    SLICE_X52Y187        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y187        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.300 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[6]/Q
                         net (fo=1, routed)           1.198     4.498    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/D[3]
    SLICE_X52Y187        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.072     3.533    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/aclk
    SLICE_X52Y187        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[3]/C
                         clock pessimism              0.613     4.146    
                         clock uncertainty            0.191     4.337    
    SLICE_X52Y187        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.399    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/aw.aw_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.399    
                         arrival time                           4.498    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.059ns (4.743%)  route 1.185ns (95.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.894ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.535ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.212ns (routing 0.510ns, distribution 0.702ns)
  Clock Net Delay (Destination): 2.074ns (routing 0.699ns, distribution 1.375ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.212     3.254    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y185        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.313 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/Q
                         net (fo=1, routed)           1.185     4.498    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[6]
    SLICE_X55Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.074     3.535    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X55Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[6]/C
                         clock pessimism              0.613     4.148    
                         clock uncertainty            0.191     4.339    
    SLICE_X55Y185        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     4.399    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.399    
                         arrival time                           4.498    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.060ns (4.789%)  route 1.193ns (95.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.900ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.541ns
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.212ns (routing 0.510ns, distribution 0.702ns)
  Clock Net Delay (Destination): 2.080ns (routing 0.699ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.212     3.254    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y185        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.314 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/Q
                         net (fo=1, routed)           1.193     4.507    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/D[7]
    SLICE_X55Y180        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.080     3.541    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X55Y180        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[7]/C
                         clock pessimism              0.613     4.154    
                         clock uncertainty            0.191     4.345    
    SLICE_X55Y180        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.407    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.407    
                         arrival time                           4.507    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out1_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.116ns (9.325%)  route 1.128ns (90.675%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    3.249ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.207ns (routing 0.510ns, distribution 0.697ns)
  Clock Net Delay (Destination): 2.065ns (routing 0.699ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     1.172    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.802 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216     2.018    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.042 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.207     3.249    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X53Y195        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y195        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.307 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state_reg[0]/Q
                         net (fo=4, routed)           0.244     3.551    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.state[0]
    SLICE_X53Y195        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.022     3.573 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/FSM_sequential_gen_sync_clock_converter.state[1]_i_1/O
                         net (fo=2, routed)           0.862     4.435    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X52Y191        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     4.471 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.aw_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_i_1__0/O
                         net (fo=1, routed)           0.022     4.493    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg_0
    SLICE_X52Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.065     3.526    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/out
    SLICE_X52Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg/C
                         clock pessimism              0.613     4.139    
                         clock uncertainty            0.191     4.330    
    SLICE_X52Y191        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.390    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tvalid_r_reg
  -------------------------------------------------------------------
                         required time                         -4.390    
                         arrival time                           4.493    
  -------------------------------------------------------------------
                         slack                                  0.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zcu104_base_clk_wiz_0_0
  To Clock:  clk_out3_zcu104_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.278ns  (logic 0.202ns (15.806%)  route 1.076ns (84.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 16.581 - 13.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 10.204 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.076ns (routing 0.699ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.510ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.076    10.204    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X52Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.283 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.226    10.509    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X53Y195        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    10.632 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.850    11.482    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.206    16.581    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]/C
                         clock pessimism             -0.613    15.968    
                         clock uncertainty           -0.191    15.778    
    SLICE_X55Y182        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    15.718    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[12]
  -------------------------------------------------------------------
                         required time                         15.718    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.279ns  (logic 0.202ns (15.794%)  route 1.077ns (84.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 16.581 - 13.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 10.204 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.076ns (routing 0.699ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.510ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.076    10.204    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X52Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.283 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.226    10.509    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X53Y195        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    10.632 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.851    11.483    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.206    16.581    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                         clock pessimism             -0.613    15.968    
                         clock uncertainty           -0.191    15.778    
    SLICE_X55Y182        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    15.719    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]
  -------------------------------------------------------------------
                         required time                         15.719    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.278ns  (logic 0.202ns (15.806%)  route 1.076ns (84.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 16.581 - 13.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 10.204 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.076ns (routing 0.699ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.510ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.076    10.204    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X52Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.283 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.226    10.509    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X53Y195        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    10.632 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.850    11.482    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.206    16.581    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]/C
                         clock pessimism             -0.613    15.968    
                         clock uncertainty           -0.191    15.778    
    SLICE_X55Y182        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    15.718    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.718    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.279ns  (logic 0.202ns (15.794%)  route 1.077ns (84.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 16.581 - 13.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 10.204 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.076ns (routing 0.699ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.510ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.076    10.204    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X52Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.283 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.226    10.509    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X53Y195        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    10.632 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.851    11.483    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.206    16.581    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]/C
                         clock pessimism             -0.613    15.968    
                         clock uncertainty           -0.191    15.778    
    SLICE_X55Y182        FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059    15.719    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[18]
  -------------------------------------------------------------------
                         required time                         15.719    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.278ns  (logic 0.202ns (15.806%)  route 1.076ns (84.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 16.581 - 13.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 10.204 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.076ns (routing 0.699ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.510ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.076    10.204    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X52Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.283 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.226    10.509    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X53Y195        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    10.632 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.850    11.482    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.206    16.581    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/C
                         clock pessimism             -0.613    15.968    
                         clock uncertainty           -0.191    15.778    
    SLICE_X55Y182        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    15.718    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]
  -------------------------------------------------------------------
                         required time                         15.718    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.279ns  (logic 0.202ns (15.794%)  route 1.077ns (84.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 16.581 - 13.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 10.204 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.076ns (routing 0.699ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.510ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.076    10.204    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X52Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.283 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.226    10.509    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X53Y195        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    10.632 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.851    11.483    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.206    16.581    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]/C
                         clock pessimism             -0.613    15.968    
                         clock uncertainty           -0.191    15.778    
    SLICE_X55Y182        FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    15.719    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[24]
  -------------------------------------------------------------------
                         required time                         15.719    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.278ns  (logic 0.202ns (15.806%)  route 1.076ns (84.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 16.581 - 13.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 10.204 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.076ns (routing 0.699ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.510ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.076    10.204    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X52Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.283 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.226    10.509    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X53Y195        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    10.632 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.850    11.482    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.206    16.581    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]/C
                         clock pessimism             -0.613    15.968    
                         clock uncertainty           -0.191    15.778    
    SLICE_X55Y182        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    15.718    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[25]
  -------------------------------------------------------------------
                         required time                         15.718    
                         arrival time                         -11.482    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.279ns  (logic 0.202ns (15.794%)  route 1.077ns (84.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.248ns = ( 16.581 - 13.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 10.204 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.076ns (routing 0.699ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.510ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.076    10.204    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X52Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.283 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.226    10.509    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X53Y195        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    10.632 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.851    11.483    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.206    16.581    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]/C
                         clock pessimism             -0.613    15.968    
                         clock uncertainty           -0.191    15.778    
    SLICE_X55Y182        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    15.719    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[28]
  -------------------------------------------------------------------
                         required time                         15.719    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.124ns  (logic 0.202ns (17.972%)  route 0.922ns (82.028%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 16.592 - 13.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 10.204 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.076ns (routing 0.699ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.510ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.076    10.204    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X52Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.283 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.226    10.509    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X53Y195        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    10.632 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.696    11.328    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X55Y187        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.217    16.592    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X55Y187        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]/C
                         clock pessimism             -0.613    15.979    
                         clock uncertainty           -0.191    15.789    
    SLICE_X55Y187        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    15.729    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[17]
  -------------------------------------------------------------------
                         required time                         15.729    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@13.333ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns)
  Data Path Delay:        1.058ns  (logic 0.202ns (19.093%)  route 0.856ns (80.907%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 16.588 - 13.333 ) 
    Source Clock Delay      (SCD):    3.537ns = ( 10.204 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.076ns (routing 0.699ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.510ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     7.983    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     7.856 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     8.100    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.128 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       2.076    10.204    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/aclk
    SLICE_X52Y190        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y190        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    10.283 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/w.w_pipe/s_ready_i_reg/Q
                         net (fo=7, routed)           0.226    10.509    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/m_axi_wready
    SLICE_X53Y195        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    10.632 r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r[35]_i_1/O
                         net (fo=36, routed)          0.630    11.262    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.load_tpayload
    SLICE_X54Y181        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                     13.333    13.333 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000    13.333 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172    14.505    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    15.135 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.216    15.351    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    15.375 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        1.213    16.588    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.s_tready_r_reg_0
    SLICE_X54Y181        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]/C
                         clock pessimism             -0.613    15.975    
                         clock uncertainty           -0.191    15.785    
    SLICE_X54Y181        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    15.724    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_write_ch.w_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.724    
                         arrival time                         -11.262    
  -------------------------------------------------------------------
                         slack                                  4.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.037ns (30.081%)  route 0.086ns (69.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.148ns (routing 0.387ns, distribution 0.761ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.340ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.148     2.255    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X54Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y182        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.292 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.086     2.378    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[19]
    SLICE_X54Y184        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        0.868     1.560    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X54Y184        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]/C
                         clock pessimism              0.438     1.998    
                         clock uncertainty            0.191     2.189    
    SLICE_X54Y184        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.236    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.040ns (32.258%)  route 0.084ns (67.742%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.560ns
    Source Clock Delay      (SCD):    2.256ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.149ns (routing 0.387ns, distribution 0.762ns)
  Clock Net Delay (Destination): 0.868ns (routing 0.340ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.149     2.256    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X54Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y182        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.296 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.084     2.380    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[4]
    SLICE_X54Y184        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        0.868     1.560    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X54Y184        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]/C
                         clock pessimism              0.438     1.998    
                         clock uncertainty            0.191     2.189    
    SLICE_X54Y184        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.236    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.142ns (routing 0.387ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.340ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.142     2.249    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X53Y186        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y186        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.288 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.090     2.378    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[3]
    SLICE_X53Y186        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        0.865     1.557    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X53Y186        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]/C
                         clock pessimism              0.438     1.995    
                         clock uncertainty            0.191     2.186    
    SLICE_X53Y186        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.233    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.231%)  route 0.092ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.142ns (routing 0.387ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.340ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.142     2.249    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X53Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y185        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.287 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.092     2.379    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[13]
    SLICE_X53Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        0.865     1.557    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X53Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]/C
                         clock pessimism              0.438     1.995    
                         clock uncertainty            0.191     2.186    
    SLICE_X53Y185        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.233    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.231%)  route 0.092ns (70.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.142ns (routing 0.387ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.340ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.142     2.249    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X53Y186        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y186        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.287 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.092     2.379    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[16]
    SLICE_X53Y186        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        0.865     1.557    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X53Y186        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]/C
                         clock pessimism              0.438     1.995    
                         clock uncertainty            0.191     2.186    
    SLICE_X53Y186        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     2.233    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.545%)  route 0.093ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.142ns (routing 0.387ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.340ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.142     2.249    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X53Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y185        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.288 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.093     2.381    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[23]
    SLICE_X53Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        0.865     1.557    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X53Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]/C
                         clock pessimism              0.438     1.995    
                         clock uncertainty            0.191     2.186    
    SLICE_X53Y185        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.233    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.146ns (routing 0.387ns, distribution 0.759ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.340ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.146     2.253    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X54Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y185        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.292 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.097     2.389    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[9]
    SLICE_X54Y186        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        0.871     1.563    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X54Y186        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]/C
                         clock pessimism              0.438     2.001    
                         clock uncertainty            0.191     2.192    
    SLICE_X54Y186        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     2.238    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.039ns (28.889%)  route 0.096ns (71.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.148ns (routing 0.387ns, distribution 0.761ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.340ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.148     2.255    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X54Y182        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y182        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.294 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.096     2.390    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[10]
    SLICE_X54Y186        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        0.871     1.563    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X54Y186        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]/C
                         clock pessimism              0.438     2.001    
                         clock uncertainty            0.191     2.192    
    SLICE_X54Y186        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.238    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.040ns (29.412%)  route 0.096ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.557ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.142ns (routing 0.387ns, distribution 0.755ns)
  Clock Net Delay (Destination): 0.865ns (routing 0.340ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.142     2.249    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X53Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y185        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.289 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.096     2.385    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[32]
    SLICE_X53Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        0.865     1.557    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X53Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]/C
                         clock pessimism              0.438     1.995    
                         clock uncertainty            0.191     2.186    
    SLICE_X53Y185        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.233    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.385    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out3_zcu104_base_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.041ns (28.082%)  route 0.105ns (71.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.146ns (routing 0.387ns, distribution 0.759ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.340ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.146     2.253    zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/aclk
    SLICE_X54Y185        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y185        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.294 r  zcu104_base_i/interconnect_axilite/m01_couplers/m01_regslice/inst/r.r_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.105     2.399    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/D[11]
    SLICE_X54Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.673    zcu104_base_i/clk_wiz_0/inst/clk_out3_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y80         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.692 r  zcu104_base_i/clk_wiz_0/inst/clkout3_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=1369, routed)        0.879     1.571    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/FSM_onehot_gen_sync_clock_converter.state_reg[0]_0
    SLICE_X54Y191        FDRE                                         r  zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]/C
                         clock pessimism              0.438     2.009    
                         clock uncertainty            0.191     2.200    
    SLICE_X54Y191        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     2.246    zcu104_base_i/interconnect_axilite/m01_couplers/auto_cc/inst/gen_clock_conv.gen_sync_conv.gen_conv_read_ch.r_sync_clock_converter/gen_sync_clock_converter.m_tpayload_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zcu104_base_clk_wiz_0_0
  To Clock:  clk_out1_zcu104_base_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.170ns (10.572%)  route 1.438ns (89.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 10.505 - 6.667 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.699ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.635ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.903     3.364    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X66Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.445 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.312     3.757    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y116        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.846 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.126     4.972    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y116        FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.798    10.505    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X62Y116        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.445    10.059    
                         clock uncertainty           -0.064     9.995    
    SLICE_X62Y116        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066     9.929    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.170ns (10.572%)  route 1.438ns (89.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 10.505 - 6.667 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.699ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.635ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.903     3.364    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X66Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.445 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.312     3.757    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y116        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.846 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.126     4.972    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y116        FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.798    10.505    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X62Y116        FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.445    10.059    
                         clock uncertainty           -0.064     9.995    
    SLICE_X62Y116        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066     9.929    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.170ns (10.572%)  route 1.438ns (89.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 10.505 - 6.667 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.699ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.635ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.903     3.364    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X66Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.445 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.312     3.757    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y116        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.846 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.126     4.972    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y116        FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.798    10.505    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X62Y116        FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.445    10.059    
                         clock uncertainty           -0.064     9.995    
    SLICE_X62Y116        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     9.929    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.608ns  (logic 0.170ns (10.572%)  route 1.438ns (89.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 10.505 - 6.667 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.699ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.635ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.903     3.364    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X66Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.445 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.312     3.757    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y116        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.846 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.126     4.972    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y116        FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.798    10.505    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X62Y116        FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.445    10.059    
                         clock uncertainty           -0.064     9.995    
    SLICE_X62Y116        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     9.929    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -4.972    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.170ns (10.579%)  route 1.437ns (89.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 10.507 - 6.667 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.699ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.635ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.903     3.364    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X66Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.445 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.312     3.757    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y116        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.846 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.125     4.971    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y116        FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.800    10.507    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X62Y116        FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.445    10.061    
                         clock uncertainty           -0.064     9.997    
    SLICE_X62Y116        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     9.931    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -4.971    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.170ns (10.579%)  route 1.437ns (89.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 10.507 - 6.667 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.699ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.635ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.903     3.364    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X66Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.445 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.312     3.757    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y116        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.846 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.125     4.971    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y116        FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.800    10.507    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X62Y116        FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.445    10.061    
                         clock uncertainty           -0.064     9.997    
    SLICE_X62Y116        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066     9.931    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -4.971    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.170ns (10.579%)  route 1.437ns (89.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 10.507 - 6.667 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.699ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.635ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.903     3.364    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X66Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.445 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.312     3.757    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y116        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.846 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.125     4.971    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y116        FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.800    10.507    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X62Y116        FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.445    10.061    
                         clock uncertainty           -0.064     9.997    
    SLICE_X62Y116        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     9.931    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -4.971    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.170ns (10.579%)  route 1.437ns (89.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 10.507 - 6.667 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.699ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.635ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.903     3.364    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X66Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.445 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.312     3.757    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y116        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.846 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.125     4.971    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y116        FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.800    10.507    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X62Y116        FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.445    10.061    
                         clock uncertainty           -0.064     9.997    
    SLICE_X62Y116        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     9.931    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -4.971    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.170ns (10.579%)  route 1.437ns (89.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 10.507 - 6.667 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.699ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.635ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.903     3.364    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X66Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.445 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.312     3.757    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y116        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.846 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.125     4.971    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y116        FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.800    10.507    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X62Y116        FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.445    10.061    
                         clock uncertainty           -0.064     9.997    
    SLICE_X62Y116        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     9.931    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -4.971    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@6.667ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.170ns (10.579%)  route 1.437ns (89.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 10.507 - 6.667 ) 
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.445ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.903ns (routing 0.699ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.635ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.316     1.316    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.189 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.433    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.461 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.903     3.364    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X66Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y117        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.445 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.312     3.757    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y116        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.846 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ram_empty_fb_i_i_2__0/O
                         net (fo=31, routed)          1.125     4.971    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X62Y116        FDCE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     6.667 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.172     7.839    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     8.469 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     8.683    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.707 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.800    10.507    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X62Y116        FDCE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.445    10.061    
                         clock uncertainty           -0.064     9.997    
    SLICE_X62Y116        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     9.931    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.931    
                         arrival time                          -4.971    
  -------------------------------------------------------------------
                         slack                                  4.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.040ns (37.037%)  route 0.068ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.053ns (routing 0.387ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.433ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.053     2.160    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X68Y109        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.200 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.068     2.268    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X68Y109        FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.195     1.886    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X68Y109        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.291     2.177    
    SLICE_X68Y109        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.157    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.040ns (37.037%)  route 0.068ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.160ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Net Delay (Source):      1.053ns (routing 0.387ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.433ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.053     2.160    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X68Y109        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.200 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.068     2.268    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X68Y109        FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.195     1.886    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X68Y109        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.291     2.177    
    SLICE_X68Y109        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.157    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Net Delay (Source):      1.132ns (routing 0.387ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.433ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.132     2.239    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X60Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.279 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.070     2.349    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X60Y117        FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.282     1.973    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X60Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.283     2.256    
    SLICE_X60Y117        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.236    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.364%)  route 0.070ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Net Delay (Source):      1.132ns (routing 0.387ns, distribution 0.745ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.433ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.132     2.239    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X60Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.279 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.070     2.349    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X60Y117        FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.282     1.973    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X60Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.283     2.256    
    SLICE_X60Y117        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.236    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Net Delay (Source):      1.116ns (routing 0.387ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.433ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.116     2.223    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X62Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.263 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.092     2.355    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X62Y118        FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.263     1.954    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X62Y118        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.290     2.244    
    SLICE_X62Y118        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.224    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.040ns (30.303%)  route 0.092ns (69.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    -0.290ns
  Clock Net Delay (Source):      1.116ns (routing 0.387ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.433ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.116     2.223    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X62Y117        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y117        FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.263 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.092     2.355    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X62Y118        FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.263     1.954    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X62Y118        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.290     2.244    
    SLICE_X62Y118        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.224    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Net Delay (Source):      1.039ns (routing 0.387ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.433ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.039     2.146    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X66Y100        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.186 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.093     2.279    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y99         FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.178     1.869    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X66Y99         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.297     2.166    
    SLICE_X66Y99         FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     2.146    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Net Delay (Source):      1.039ns (routing 0.387ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.433ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.039     2.146    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X66Y100        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.186 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.093     2.279    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y99         FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.178     1.869    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X66Y99         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.297     2.166    
    SLICE_X66Y99         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.146    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.075%)  route 0.093ns (69.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.869ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Net Delay (Source):      1.039ns (routing 0.387ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.433ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.039     2.146    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X66Y100        FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.186 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.093     2.279    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X66Y99         FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.178     1.869    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X66Y99         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.297     2.166    
    SLICE_X66Y99         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.146    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.279    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_zcu104_base_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns - clk_out1_zcu104_base_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.851%)  route 0.094ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.872ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Net Delay (Source):      1.042ns (routing 0.387ns, distribution 0.655ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.433ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.715     0.715    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.945 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.090    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.107 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.042     2.149    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X66Y99         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.189 f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.094     2.283    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X66Y98         FDPE                                         f  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zcu104_base_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y88        BUFG_PS                      0.000     0.000 r  zcu104_base_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.802     0.802    zcu104_base_i/clk_wiz_0/inst/clk_in1
    MMCM_X1Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.507 r  zcu104_base_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.672    zcu104_base_i/clk_wiz_0/inst/clk_out1_zcu104_base_clk_wiz_0_0
    BUFGCE_X1Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.691 r  zcu104_base_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y2 (CLOCK_ROOT)    net (fo=27235, routed)       1.181     1.872    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X66Y98         FDPE                                         r  zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.297     2.169    
    SLICE_X66Y98         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.149    zcu104_base_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.134    





