
LAB_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005374  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08005524  08005524  00015524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058e0  080058e0  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  080058e0  080058e0  000158e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080058e8  080058e8  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080058e8  080058e8  000158e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080058ec  080058ec  000158ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  080058f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
 10 .bss          000001f8  20000094  20000094  00020094  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000028c  2000028c  00020094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009844  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000198b  00000000  00000000  00029908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000778  00000000  00000000  0002b298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000006d0  00000000  00000000  0002ba10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022a3d  00000000  00000000  0002c0e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009d00  00000000  00000000  0004eb1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0101  00000000  00000000  0005881d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012891e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002cf8  00000000  00000000  00128970  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  0012b668  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000003c  00000000  00000000  0012b68c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000094 	.word	0x20000094
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800550c 	.word	0x0800550c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000098 	.word	0x20000098
 80001ec:	0800550c 	.word	0x0800550c

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b08a      	sub	sp, #40	; 0x28
 80005c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ca:	f107 0314 	add.w	r3, r7, #20
 80005ce:	2200      	movs	r2, #0
 80005d0:	601a      	str	r2, [r3, #0]
 80005d2:	605a      	str	r2, [r3, #4]
 80005d4:	609a      	str	r2, [r3, #8]
 80005d6:	60da      	str	r2, [r3, #12]
 80005d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	613b      	str	r3, [r7, #16]
 80005de:	4b3f      	ldr	r3, [pc, #252]	; (80006dc <MX_GPIO_Init+0x118>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	4a3e      	ldr	r2, [pc, #248]	; (80006dc <MX_GPIO_Init+0x118>)
 80005e4:	f043 0304 	orr.w	r3, r3, #4
 80005e8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ea:	4b3c      	ldr	r3, [pc, #240]	; (80006dc <MX_GPIO_Init+0x118>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	f003 0304 	and.w	r3, r3, #4
 80005f2:	613b      	str	r3, [r7, #16]
 80005f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	60fb      	str	r3, [r7, #12]
 80005fa:	4b38      	ldr	r3, [pc, #224]	; (80006dc <MX_GPIO_Init+0x118>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	4a37      	ldr	r2, [pc, #220]	; (80006dc <MX_GPIO_Init+0x118>)
 8000600:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000604:	6313      	str	r3, [r2, #48]	; 0x30
 8000606:	4b35      	ldr	r3, [pc, #212]	; (80006dc <MX_GPIO_Init+0x118>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800060e:	60fb      	str	r3, [r7, #12]
 8000610:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	60bb      	str	r3, [r7, #8]
 8000616:	4b31      	ldr	r3, [pc, #196]	; (80006dc <MX_GPIO_Init+0x118>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	4a30      	ldr	r2, [pc, #192]	; (80006dc <MX_GPIO_Init+0x118>)
 800061c:	f043 0308 	orr.w	r3, r3, #8
 8000620:	6313      	str	r3, [r2, #48]	; 0x30
 8000622:	4b2e      	ldr	r3, [pc, #184]	; (80006dc <MX_GPIO_Init+0x118>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	60bb      	str	r3, [r7, #8]
 800062c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062e:	2300      	movs	r3, #0
 8000630:	607b      	str	r3, [r7, #4]
 8000632:	4b2a      	ldr	r3, [pc, #168]	; (80006dc <MX_GPIO_Init+0x118>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000636:	4a29      	ldr	r2, [pc, #164]	; (80006dc <MX_GPIO_Init+0x118>)
 8000638:	f043 0301 	orr.w	r3, r3, #1
 800063c:	6313      	str	r3, [r2, #48]	; 0x30
 800063e:	4b27      	ldr	r3, [pc, #156]	; (80006dc <MX_GPIO_Init+0x118>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000642:	f003 0301 	and.w	r3, r3, #1
 8000646:	607b      	str	r3, [r7, #4]
 8000648:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800064a:	2300      	movs	r3, #0
 800064c:	603b      	str	r3, [r7, #0]
 800064e:	4b23      	ldr	r3, [pc, #140]	; (80006dc <MX_GPIO_Init+0x118>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000652:	4a22      	ldr	r2, [pc, #136]	; (80006dc <MX_GPIO_Init+0x118>)
 8000654:	f043 0302 	orr.w	r3, r3, #2
 8000658:	6313      	str	r3, [r2, #48]	; 0x30
 800065a:	4b20      	ldr	r3, [pc, #128]	; (80006dc <MX_GPIO_Init+0x118>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065e:	f003 0302 	and.w	r3, r3, #2
 8000662:	603b      	str	r3, [r7, #0]
 8000664:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8000666:	2200      	movs	r2, #0
 8000668:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800066c:	481c      	ldr	r0, [pc, #112]	; (80006e0 <MX_GPIO_Init+0x11c>)
 800066e:	f001 fb61 	bl	8001d34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000672:	2200      	movs	r2, #0
 8000674:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8000678:	481a      	ldr	r0, [pc, #104]	; (80006e4 <MX_GPIO_Init+0x120>)
 800067a:	f001 fb5b 	bl	8001d34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800067e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000682:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000684:	2301      	movs	r3, #1
 8000686:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000688:	2300      	movs	r3, #0
 800068a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068c:	2300      	movs	r3, #0
 800068e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000690:	f107 0314 	add.w	r3, r7, #20
 8000694:	4619      	mov	r1, r3
 8000696:	4812      	ldr	r0, [pc, #72]	; (80006e0 <MX_GPIO_Init+0x11c>)
 8000698:	f001 f87c 	bl	8001794 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800069c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80006a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006a2:	2300      	movs	r3, #0
 80006a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	2300      	movs	r3, #0
 80006a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	480b      	ldr	r0, [pc, #44]	; (80006e0 <MX_GPIO_Init+0x11c>)
 80006b2:	f001 f86f 	bl	8001794 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80006b6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80006ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006bc:	2301      	movs	r3, #1
 80006be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c0:	2300      	movs	r3, #0
 80006c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c4:	2300      	movs	r3, #0
 80006c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006c8:	f107 0314 	add.w	r3, r7, #20
 80006cc:	4619      	mov	r1, r3
 80006ce:	4805      	ldr	r0, [pc, #20]	; (80006e4 <MX_GPIO_Init+0x120>)
 80006d0:	f001 f860 	bl	8001794 <HAL_GPIO_Init>

}
 80006d4:	bf00      	nop
 80006d6:	3728      	adds	r7, #40	; 0x28
 80006d8:	46bd      	mov	sp, r7
 80006da:	bd80      	pop	{r7, pc}
 80006dc:	40023800 	.word	0x40023800
 80006e0:	40020800 	.word	0x40020800
 80006e4:	40020c00 	.word	0x40020c00

080006e8 <turnAllOff>:
  uint32_t t0 = HAL_GetTick();
  while ((HAL_GetTick() - t0) < ms) {}
}

void turnAllOff(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 80006ec:	2200      	movs	r2, #0
 80006ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006f2:	4808      	ldr	r0, [pc, #32]	; (8000714 <turnAllOff+0x2c>)
 80006f4:	f001 fb1e 	bl	8001d34 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80006f8:	2200      	movs	r2, #0
 80006fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006fe:	4805      	ldr	r0, [pc, #20]	; (8000714 <turnAllOff+0x2c>)
 8000700:	f001 fb18 	bl	8001d34 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8000704:	2200      	movs	r2, #0
 8000706:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800070a:	4802      	ldr	r0, [pc, #8]	; (8000714 <turnAllOff+0x2c>)
 800070c:	f001 fb12 	bl	8001d34 <HAL_GPIO_WritePin>
}
 8000710:	bf00      	nop
 8000712:	bd80      	pop	{r7, pc}
 8000714:	40020c00 	.word	0x40020c00

08000718 <turnSpecificLightOn>:

void turnSpecificLightOn(uint16_t light)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	80fb      	strh	r3, [r7, #6]
  turnAllOff();
 8000722:	f7ff ffe1 	bl	80006e8 <turnAllOff>
  HAL_GPIO_WritePin(GPIOD, light, GPIO_PIN_SET);
 8000726:	88fb      	ldrh	r3, [r7, #6]
 8000728:	2201      	movs	r2, #1
 800072a:	4619      	mov	r1, r3
 800072c:	4803      	ldr	r0, [pc, #12]	; (800073c <turnSpecificLightOn+0x24>)
 800072e:	f001 fb01 	bl	8001d34 <HAL_GPIO_WritePin>
}
 8000732:	bf00      	nop
 8000734:	3708      	adds	r7, #8
 8000736:	46bd      	mov	sp, r7
 8000738:	bd80      	pop	{r7, pc}
 800073a:	bf00      	nop
 800073c:	40020c00 	.word	0x40020c00

08000740 <blink>:
    wait(blinkDuration);
  }
}

static void blink(uint16_t light)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	80fb      	strh	r3, [r7, #6]
  HAL_GPIO_TogglePin(GPIOD, light);
 800074a:	88fb      	ldrh	r3, [r7, #6]
 800074c:	4619      	mov	r1, r3
 800074e:	4803      	ldr	r0, [pc, #12]	; (800075c <blink+0x1c>)
 8000750:	f001 fb09 	bl	8001d66 <HAL_GPIO_TogglePin>
}
 8000754:	bf00      	nop
 8000756:	3708      	adds	r7, #8
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}
 800075c:	40020c00 	.word	0x40020c00

08000760 <next_ptr>:
  strcpy(result, s1);
  strcat(result, s2);
  return result;
}

void next_ptr(char **pointer, char *buffer, size_t bufsize) {
 8000760:	b480      	push	{r7}
 8000762:	b085      	sub	sp, #20
 8000764:	af00      	add	r7, sp, #0
 8000766:	60f8      	str	r0, [r7, #12]
 8000768:	60b9      	str	r1, [r7, #8]
 800076a:	607a      	str	r2, [r7, #4]
  if (*pointer >= buffer + bufsize - 1){
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	681a      	ldr	r2, [r3, #0]
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	3b01      	subs	r3, #1
 8000774:	68b9      	ldr	r1, [r7, #8]
 8000776:	440b      	add	r3, r1
 8000778:	429a      	cmp	r2, r3
 800077a:	d303      	bcc.n	8000784 <next_ptr+0x24>
    *pointer = buffer;
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	68ba      	ldr	r2, [r7, #8]
 8000780:	601a      	str	r2, [r3, #0]
  } else {
    (*pointer)++;
  }
}
 8000782:	e004      	b.n	800078e <next_ptr+0x2e>
    (*pointer)++;
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	1c5a      	adds	r2, r3, #1
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	601a      	str	r2, [r3, #0]
}
 800078e:	bf00      	nop
 8000790:	3714      	adds	r7, #20
 8000792:	46bd      	mov	sp, r7
 8000794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000798:	4770      	bx	lr
	...

0800079c <write_char_to_buff>:

void write_char_to_buff(char c) {
 800079c:	b580      	push	{r7, lr}
 800079e:	b082      	sub	sp, #8
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	4603      	mov	r3, r0
 80007a4:	71fb      	strb	r3, [r7, #7]
  *write_to_pointer = c;
 80007a6:	4b06      	ldr	r3, [pc, #24]	; (80007c0 <write_char_to_buff+0x24>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	79fa      	ldrb	r2, [r7, #7]
 80007ac:	701a      	strb	r2, [r3, #0]
  next_ptr(&write_to_pointer, write_buffer, sizeof(write_buffer));
 80007ae:	2264      	movs	r2, #100	; 0x64
 80007b0:	4904      	ldr	r1, [pc, #16]	; (80007c4 <write_char_to_buff+0x28>)
 80007b2:	4803      	ldr	r0, [pc, #12]	; (80007c0 <write_char_to_buff+0x24>)
 80007b4:	f7ff ffd4 	bl	8000760 <next_ptr>
}
 80007b8:	bf00      	nop
 80007ba:	3708      	adds	r7, #8
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	20000020 	.word	0x20000020
 80007c4:	20000128 	.word	0x20000128

080007c8 <write_line>:

void write_line(const char* str) {
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b0a4      	sub	sp, #144	; 0x90
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  char tmp[128];
  snprintf(tmp, sizeof(tmp), "\r\n%.120s\r\n", str);
 80007d0:	f107 000c 	add.w	r0, r7, #12
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	4a1a      	ldr	r2, [pc, #104]	; (8000840 <write_line+0x78>)
 80007d8:	2180      	movs	r1, #128	; 0x80
 80007da:	f003 fdad 	bl	8004338 <sniprintf>
  if (interrupts_mode == 0) {
 80007de:	4b19      	ldr	r3, [pc, #100]	; (8000844 <write_line+0x7c>)
 80007e0:	781b      	ldrb	r3, [r3, #0]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d10d      	bne.n	8000802 <write_line+0x3a>
    HAL_UART_Transmit(&huart6, (uint8_t *)tmp, (uint16_t)strlen(tmp), 10);
 80007e6:	f107 030c 	add.w	r3, r7, #12
 80007ea:	4618      	mov	r0, r3
 80007ec:	f7ff fd0a 	bl	8000204 <strlen>
 80007f0:	4603      	mov	r3, r0
 80007f2:	b29a      	uxth	r2, r3
 80007f4:	f107 010c 	add.w	r1, r7, #12
 80007f8:	230a      	movs	r3, #10
 80007fa:	4813      	ldr	r0, [pc, #76]	; (8000848 <write_line+0x80>)
 80007fc:	f001 ffa2 	bl	8002744 <HAL_UART_Transmit>
  } else {
    for (size_t i = 0; tmp[i] != '\0'; i++) {
      write_char_to_buff(tmp[i]);
    }
  }
}
 8000800:	e019      	b.n	8000836 <write_line+0x6e>
    for (size_t i = 0; tmp[i] != '\0'; i++) {
 8000802:	2300      	movs	r3, #0
 8000804:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000808:	e00d      	b.n	8000826 <write_line+0x5e>
      write_char_to_buff(tmp[i]);
 800080a:	f107 020c 	add.w	r2, r7, #12
 800080e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000812:	4413      	add	r3, r2
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	4618      	mov	r0, r3
 8000818:	f7ff ffc0 	bl	800079c <write_char_to_buff>
    for (size_t i = 0; tmp[i] != '\0'; i++) {
 800081c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000820:	3301      	adds	r3, #1
 8000822:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000826:	f107 020c 	add.w	r2, r7, #12
 800082a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800082e:	4413      	add	r3, r2
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	2b00      	cmp	r3, #0
 8000834:	d1e9      	bne.n	800080a <write_line+0x42>
}
 8000836:	bf00      	nop
 8000838:	3790      	adds	r7, #144	; 0x90
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}
 800083e:	bf00      	nop
 8000840:	08005524 	.word	0x08005524
 8000844:	200000c1 	.word	0x200000c1
 8000848:	20000194 	.word	0x20000194

0800084c <write_command_not_found>:

void write_command_not_found() {
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  write_line("Command not found. Available: '?', set mode 1/2, set timeout X, set interrupts on/off");
 8000850:	4802      	ldr	r0, [pc, #8]	; (800085c <write_command_not_found+0x10>)
 8000852:	f7ff ffb9 	bl	80007c8 <write_line>
}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	08005530 	.word	0x08005530

08000860 <is_number>:

int is_number(char* str) {
 8000860:	b480      	push	{r7}
 8000862:	b085      	sub	sp, #20
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  if (!str || *str == '\0') return 0;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	2b00      	cmp	r3, #0
 800086c:	d003      	beq.n	8000876 <is_number+0x16>
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d101      	bne.n	800087a <is_number+0x1a>
 8000876:	2300      	movs	r3, #0
 8000878:	e01a      	b.n	80008b0 <is_number+0x50>
  for (size_t i = 0; str[i] != '\0'; i++) {
 800087a:	2300      	movs	r3, #0
 800087c:	60fb      	str	r3, [r7, #12]
 800087e:	e010      	b.n	80008a2 <is_number+0x42>
    if (!isdigit((unsigned char)str[i])) return 0;
 8000880:	687a      	ldr	r2, [r7, #4]
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	4413      	add	r3, r2
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	3301      	adds	r3, #1
 800088a:	4a0c      	ldr	r2, [pc, #48]	; (80008bc <is_number+0x5c>)
 800088c:	4413      	add	r3, r2
 800088e:	781b      	ldrb	r3, [r3, #0]
 8000890:	f003 0304 	and.w	r3, r3, #4
 8000894:	2b00      	cmp	r3, #0
 8000896:	d101      	bne.n	800089c <is_number+0x3c>
 8000898:	2300      	movs	r3, #0
 800089a:	e009      	b.n	80008b0 <is_number+0x50>
  for (size_t i = 0; str[i] != '\0'; i++) {
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	3301      	adds	r3, #1
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	68fb      	ldr	r3, [r7, #12]
 80008a6:	4413      	add	r3, r2
 80008a8:	781b      	ldrb	r3, [r3, #0]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d1e8      	bne.n	8000880 <is_number+0x20>
  }
  return 1;
 80008ae:	2301      	movs	r3, #1
}
 80008b0:	4618      	mov	r0, r3
 80008b2:	3714      	adds	r7, #20
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr
 80008bc:	08005694 	.word	0x08005694

080008c0 <process_symbol>:

void process_symbol() {
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b0a6      	sub	sp, #152	; 0x98
 80008c4:	af04      	add	r7, sp, #16
  if (*cur_process_char == '\r') {
 80008c6:	4b9b      	ldr	r3, [pc, #620]	; (8000b34 <process_symbol+0x274>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	781b      	ldrb	r3, [r3, #0]
 80008cc:	2b0d      	cmp	r3, #13
 80008ce:	f040 8191 	bne.w	8000bf4 <process_symbol+0x334>
    *cur_process_char = '\0';
 80008d2:	4b98      	ldr	r3, [pc, #608]	; (8000b34 <process_symbol+0x274>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	2200      	movs	r2, #0
 80008d8:	701a      	strb	r2, [r3, #0]
    char* command = strtok(read_buffer, " ");
 80008da:	4997      	ldr	r1, [pc, #604]	; (8000b38 <process_symbol+0x278>)
 80008dc:	4897      	ldr	r0, [pc, #604]	; (8000b3c <process_symbol+0x27c>)
 80008de:	f003 fda3 	bl	8004428 <strtok>
 80008e2:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
    if (command == NULL) {
 80008e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d103      	bne.n	80008f6 <process_symbol+0x36>
      cur_process_char = read_buffer;
 80008ee:	4b91      	ldr	r3, [pc, #580]	; (8000b34 <process_symbol+0x274>)
 80008f0:	4a92      	ldr	r2, [pc, #584]	; (8000b3c <process_symbol+0x27c>)
 80008f2:	601a      	str	r2, [r3, #0]
      return;
 80008f4:	e183      	b.n	8000bfe <process_symbol+0x33e>
    }
    if (strcmp(command, "?") == 0) {
 80008f6:	4992      	ldr	r1, [pc, #584]	; (8000b40 <process_symbol+0x280>)
 80008f8:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 80008fc:	f7ff fc78 	bl	80001f0 <strcmp>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d15a      	bne.n	80009bc <process_symbol+0xfc>
      char answer[100];
      const char* light = "unknown";
 8000906:	4b8f      	ldr	r3, [pc, #572]	; (8000b44 <process_symbol+0x284>)
 8000908:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      switch (current_light) {
 800090c:	4b8e      	ldr	r3, [pc, #568]	; (8000b48 <process_symbol+0x288>)
 800090e:	881b      	ldrh	r3, [r3, #0]
 8000910:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000914:	d00e      	beq.n	8000934 <process_symbol+0x74>
 8000916:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800091a:	dc1b      	bgt.n	8000954 <process_symbol+0x94>
 800091c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000920:	d00c      	beq.n	800093c <process_symbol+0x7c>
 8000922:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000926:	dc15      	bgt.n	8000954 <process_symbol+0x94>
 8000928:	2b00      	cmp	r3, #0
 800092a:	d00f      	beq.n	800094c <process_symbol+0x8c>
 800092c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000930:	d008      	beq.n	8000944 <process_symbol+0x84>
 8000932:	e00f      	b.n	8000954 <process_symbol+0x94>
        case GPIO_PIN_15: light = "red"; break;
 8000934:	4b85      	ldr	r3, [pc, #532]	; (8000b4c <process_symbol+0x28c>)
 8000936:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800093a:	e00b      	b.n	8000954 <process_symbol+0x94>
        case GPIO_PIN_14: light = "yellow"; break;
 800093c:	4b84      	ldr	r3, [pc, #528]	; (8000b50 <process_symbol+0x290>)
 800093e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000942:	e007      	b.n	8000954 <process_symbol+0x94>
        case GPIO_PIN_13: light = "green"; break;
 8000944:	4b83      	ldr	r3, [pc, #524]	; (8000b54 <process_symbol+0x294>)
 8000946:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800094a:	e003      	b.n	8000954 <process_symbol+0x94>
        case 0:           light = "blinking green"; break;
 800094c:	4b82      	ldr	r3, [pc, #520]	; (8000b58 <process_symbol+0x298>)
 800094e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000952:	bf00      	nop
      }
      uint8_t mode = (button_flag == 0 && current_light == RED) ? 1 : 2;
 8000954:	4b81      	ldr	r3, [pc, #516]	; (8000b5c <process_symbol+0x29c>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	2b00      	cmp	r3, #0
 800095a:	d107      	bne.n	800096c <process_symbol+0xac>
 800095c:	4b7a      	ldr	r3, [pc, #488]	; (8000b48 <process_symbol+0x288>)
 800095e:	881a      	ldrh	r2, [r3, #0]
 8000960:	4b7f      	ldr	r3, [pc, #508]	; (8000b60 <process_symbol+0x2a0>)
 8000962:	881b      	ldrh	r3, [r3, #0]
 8000964:	429a      	cmp	r2, r3
 8000966:	d101      	bne.n	800096c <process_symbol+0xac>
 8000968:	2301      	movs	r3, #1
 800096a:	e000      	b.n	800096e <process_symbol+0xae>
 800096c:	2302      	movs	r3, #2
 800096e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
      char interrupts = (interrupts_mode == 1) ? 'I' : 'P';
 8000972:	4b7c      	ldr	r3, [pc, #496]	; (8000b64 <process_symbol+0x2a4>)
 8000974:	781b      	ldrb	r3, [r3, #0]
 8000976:	2b01      	cmp	r3, #1
 8000978:	d101      	bne.n	800097e <process_symbol+0xbe>
 800097a:	2349      	movs	r3, #73	; 0x49
 800097c:	e000      	b.n	8000980 <process_symbol+0xc0>
 800097e:	2350      	movs	r3, #80	; 0x50
 8000980:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
      uint32_t timeout_s = (4 * duration) / 1000;
 8000984:	4b78      	ldr	r3, [pc, #480]	; (8000b68 <process_symbol+0x2a8>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	009b      	lsls	r3, r3, #2
 800098a:	4a78      	ldr	r2, [pc, #480]	; (8000b6c <process_symbol+0x2ac>)
 800098c:	fba2 2303 	umull	r2, r3, r2, r3
 8000990:	099b      	lsrs	r3, r3, #6
 8000992:	667b      	str	r3, [r7, #100]	; 0x64
      snprintf(answer, sizeof(answer), "Light: %s, Mode: %u, Timeout: %lu, Interrupts: %c",
 8000994:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8000998:	f897 206a 	ldrb.w	r2, [r7, #106]	; 0x6a
 800099c:	4638      	mov	r0, r7
 800099e:	9202      	str	r2, [sp, #8]
 80009a0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80009a2:	9201      	str	r2, [sp, #4]
 80009a4:	9300      	str	r3, [sp, #0]
 80009a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80009aa:	4a71      	ldr	r2, [pc, #452]	; (8000b70 <process_symbol+0x2b0>)
 80009ac:	2164      	movs	r1, #100	; 0x64
 80009ae:	f003 fcc3 	bl	8004338 <sniprintf>
               light, mode, (unsigned long)timeout_s, interrupts);
      write_line(answer);
 80009b2:	463b      	mov	r3, r7
 80009b4:	4618      	mov	r0, r3
 80009b6:	f7ff ff07 	bl	80007c8 <write_line>
 80009ba:	e117      	b.n	8000bec <process_symbol+0x32c>
    } else if (strcmp(command, "set") == 0) {
 80009bc:	496d      	ldr	r1, [pc, #436]	; (8000b74 <process_symbol+0x2b4>)
 80009be:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 80009c2:	f7ff fc15 	bl	80001f0 <strcmp>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	f040 810d 	bne.w	8000be8 <process_symbol+0x328>
      char* first_arg = strtok(NULL, " ");
 80009ce:	495a      	ldr	r1, [pc, #360]	; (8000b38 <process_symbol+0x278>)
 80009d0:	2000      	movs	r0, #0
 80009d2:	f003 fd29 	bl	8004428 <strtok>
 80009d6:	67f8      	str	r0, [r7, #124]	; 0x7c
      if (first_arg == NULL) {
 80009d8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d102      	bne.n	80009e4 <process_symbol+0x124>
        write_command_not_found();
 80009de:	f7ff ff35 	bl	800084c <write_command_not_found>
 80009e2:	e103      	b.n	8000bec <process_symbol+0x32c>
      } else if (strcmp(first_arg, "mode") == 0) {
 80009e4:	4964      	ldr	r1, [pc, #400]	; (8000b78 <process_symbol+0x2b8>)
 80009e6:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 80009e8:	f7ff fc02 	bl	80001f0 <strcmp>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d132      	bne.n	8000a58 <process_symbol+0x198>
        char* mode = strtok(NULL, " ");
 80009f2:	4951      	ldr	r1, [pc, #324]	; (8000b38 <process_symbol+0x278>)
 80009f4:	2000      	movs	r0, #0
 80009f6:	f003 fd17 	bl	8004428 <strtok>
 80009fa:	66f8      	str	r0, [r7, #108]	; 0x6c
        if      (mode && strcmp(mode, "1") == 0) { button_flag = 0; duration_for_red = duration * 4; write_line("Entered mode 1"); }
 80009fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d012      	beq.n	8000a28 <process_symbol+0x168>
 8000a02:	495e      	ldr	r1, [pc, #376]	; (8000b7c <process_symbol+0x2bc>)
 8000a04:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8000a06:	f7ff fbf3 	bl	80001f0 <strcmp>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d10b      	bne.n	8000a28 <process_symbol+0x168>
 8000a10:	4b52      	ldr	r3, [pc, #328]	; (8000b5c <process_symbol+0x29c>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	701a      	strb	r2, [r3, #0]
 8000a16:	4b54      	ldr	r3, [pc, #336]	; (8000b68 <process_symbol+0x2a8>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	009b      	lsls	r3, r3, #2
 8000a1c:	4a58      	ldr	r2, [pc, #352]	; (8000b80 <process_symbol+0x2c0>)
 8000a1e:	6013      	str	r3, [r2, #0]
 8000a20:	4858      	ldr	r0, [pc, #352]	; (8000b84 <process_symbol+0x2c4>)
 8000a22:	f7ff fed1 	bl	80007c8 <write_line>
 8000a26:	e0e1      	b.n	8000bec <process_symbol+0x32c>
        else if (mode && strcmp(mode, "2") == 0) { button_flag = 1; duration_for_red = duration;     write_line("Entered mode 2"); }
 8000a28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d011      	beq.n	8000a52 <process_symbol+0x192>
 8000a2e:	4956      	ldr	r1, [pc, #344]	; (8000b88 <process_symbol+0x2c8>)
 8000a30:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8000a32:	f7ff fbdd 	bl	80001f0 <strcmp>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d10a      	bne.n	8000a52 <process_symbol+0x192>
 8000a3c:	4b47      	ldr	r3, [pc, #284]	; (8000b5c <process_symbol+0x29c>)
 8000a3e:	2201      	movs	r2, #1
 8000a40:	701a      	strb	r2, [r3, #0]
 8000a42:	4b49      	ldr	r3, [pc, #292]	; (8000b68 <process_symbol+0x2a8>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4a4e      	ldr	r2, [pc, #312]	; (8000b80 <process_symbol+0x2c0>)
 8000a48:	6013      	str	r3, [r2, #0]
 8000a4a:	4850      	ldr	r0, [pc, #320]	; (8000b8c <process_symbol+0x2cc>)
 8000a4c:	f7ff febc 	bl	80007c8 <write_line>
 8000a50:	e0cc      	b.n	8000bec <process_symbol+0x32c>
        else { write_command_not_found(); }
 8000a52:	f7ff fefb 	bl	800084c <write_command_not_found>
 8000a56:	e0c9      	b.n	8000bec <process_symbol+0x32c>
      } else if (strcmp(first_arg, "timeout") == 0) {
 8000a58:	494d      	ldr	r1, [pc, #308]	; (8000b90 <process_symbol+0x2d0>)
 8000a5a:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8000a5c:	f7ff fbc8 	bl	80001f0 <strcmp>
 8000a60:	4603      	mov	r3, r0
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d13b      	bne.n	8000ade <process_symbol+0x21e>
        char* timeout = strtok(NULL, " ");
 8000a66:	4934      	ldr	r1, [pc, #208]	; (8000b38 <process_symbol+0x278>)
 8000a68:	2000      	movs	r0, #0
 8000a6a:	f003 fcdd 	bl	8004428 <strtok>
 8000a6e:	6778      	str	r0, [r7, #116]	; 0x74
        if (is_number(timeout)) {
 8000a70:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8000a72:	f7ff fef5 	bl	8000860 <is_number>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d02d      	beq.n	8000ad8 <process_symbol+0x218>
          int new_dur_ms_total = atoi(timeout) * 1000;
 8000a7c:	6f78      	ldr	r0, [r7, #116]	; 0x74
 8000a7e:	f003 fa32 	bl	8003ee6 <atoi>
 8000a82:	4603      	mov	r3, r0
 8000a84:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000a88:	fb02 f303 	mul.w	r3, r2, r3
 8000a8c:	673b      	str	r3, [r7, #112]	; 0x70
          if (duration_for_red == duration)      duration_for_red = new_dur_ms_total / 4;
 8000a8e:	4b3c      	ldr	r3, [pc, #240]	; (8000b80 <process_symbol+0x2c0>)
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	4b35      	ldr	r3, [pc, #212]	; (8000b68 <process_symbol+0x2a8>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	429a      	cmp	r2, r3
 8000a98:	d108      	bne.n	8000aac <process_symbol+0x1ec>
 8000a9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	da00      	bge.n	8000aa2 <process_symbol+0x1e2>
 8000aa0:	3303      	adds	r3, #3
 8000aa2:	109b      	asrs	r3, r3, #2
 8000aa4:	461a      	mov	r2, r3
 8000aa6:	4b36      	ldr	r3, [pc, #216]	; (8000b80 <process_symbol+0x2c0>)
 8000aa8:	601a      	str	r2, [r3, #0]
 8000aaa:	e002      	b.n	8000ab2 <process_symbol+0x1f2>
          else                                    duration_for_red = new_dur_ms_total;
 8000aac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000aae:	4a34      	ldr	r2, [pc, #208]	; (8000b80 <process_symbol+0x2c0>)
 8000ab0:	6013      	str	r3, [r2, #0]
          duration = new_dur_ms_total / 4;
 8000ab2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	da00      	bge.n	8000aba <process_symbol+0x1fa>
 8000ab8:	3303      	adds	r3, #3
 8000aba:	109b      	asrs	r3, r3, #2
 8000abc:	461a      	mov	r2, r3
 8000abe:	4b2a      	ldr	r3, [pc, #168]	; (8000b68 <process_symbol+0x2a8>)
 8000ac0:	601a      	str	r2, [r3, #0]
          char msg[64];
          snprintf(msg, sizeof(msg), "New duration is %s", timeout);
 8000ac2:	4638      	mov	r0, r7
 8000ac4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000ac6:	4a33      	ldr	r2, [pc, #204]	; (8000b94 <process_symbol+0x2d4>)
 8000ac8:	2140      	movs	r1, #64	; 0x40
 8000aca:	f003 fc35 	bl	8004338 <sniprintf>
          write_line(msg);
 8000ace:	463b      	mov	r3, r7
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f7ff fe79 	bl	80007c8 <write_line>
 8000ad6:	e089      	b.n	8000bec <process_symbol+0x32c>
        } else {
          write_command_not_found();
 8000ad8:	f7ff feb8 	bl	800084c <write_command_not_found>
 8000adc:	e086      	b.n	8000bec <process_symbol+0x32c>
        }
      } else if (strcmp(first_arg, "interrupts") == 0) {
 8000ade:	492e      	ldr	r1, [pc, #184]	; (8000b98 <process_symbol+0x2d8>)
 8000ae0:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 8000ae2:	f7ff fb85 	bl	80001f0 <strcmp>
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d17a      	bne.n	8000be2 <process_symbol+0x322>
        char* interrupts = strtok(NULL, " ");
 8000aec:	4912      	ldr	r1, [pc, #72]	; (8000b38 <process_symbol+0x278>)
 8000aee:	2000      	movs	r0, #0
 8000af0:	f003 fc9a 	bl	8004428 <strtok>
 8000af4:	67b8      	str	r0, [r7, #120]	; 0x78
        if (interrupts && strcmp(interrupts, "on") == 0) {
 8000af6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d05b      	beq.n	8000bb4 <process_symbol+0x2f4>
 8000afc:	4927      	ldr	r1, [pc, #156]	; (8000b9c <process_symbol+0x2dc>)
 8000afe:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8000b00:	f7ff fb76 	bl	80001f0 <strcmp>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d154      	bne.n	8000bb4 <process_symbol+0x2f4>
          interrupts_mode = 1;
 8000b0a:	4b16      	ldr	r3, [pc, #88]	; (8000b64 <process_symbol+0x2a4>)
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	701a      	strb	r2, [r3, #0]
          transmit_from_pointer = write_to_pointer;
 8000b10:	4b23      	ldr	r3, [pc, #140]	; (8000ba0 <process_symbol+0x2e0>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a23      	ldr	r2, [pc, #140]	; (8000ba4 <process_symbol+0x2e4>)
 8000b16:	6013      	str	r3, [r2, #0]
          cur_read_char = read_buffer;
 8000b18:	4b23      	ldr	r3, [pc, #140]	; (8000ba8 <process_symbol+0x2e8>)
 8000b1a:	4a08      	ldr	r2, [pc, #32]	; (8000b3c <process_symbol+0x27c>)
 8000b1c:	601a      	str	r2, [r3, #0]
          write_line("Interrupt mode on");
 8000b1e:	4823      	ldr	r0, [pc, #140]	; (8000bac <process_symbol+0x2ec>)
 8000b20:	f7ff fe52 	bl	80007c8 <write_line>
          HAL_UART_Receive_IT(&huart6, (uint8_t *)cur_read_char, sizeof(char));
 8000b24:	4b20      	ldr	r3, [pc, #128]	; (8000ba8 <process_symbol+0x2e8>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	2201      	movs	r2, #1
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	4820      	ldr	r0, [pc, #128]	; (8000bb0 <process_symbol+0x2f0>)
 8000b2e:	f001 ff82 	bl	8002a36 <HAL_UART_Receive_IT>
 8000b32:	e05b      	b.n	8000bec <process_symbol+0x32c>
 8000b34:	20000014 	.word	0x20000014
 8000b38:	08005588 	.word	0x08005588
 8000b3c:	200000c4 	.word	0x200000c4
 8000b40:	0800558c 	.word	0x0800558c
 8000b44:	08005590 	.word	0x08005590
 8000b48:	20000006 	.word	0x20000006
 8000b4c:	08005598 	.word	0x08005598
 8000b50:	0800559c 	.word	0x0800559c
 8000b54:	080055a4 	.word	0x080055a4
 8000b58:	080055ac 	.word	0x080055ac
 8000b5c:	200000c0 	.word	0x200000c0
 8000b60:	20000004 	.word	0x20000004
 8000b64:	200000c1 	.word	0x200000c1
 8000b68:	20000008 	.word	0x20000008
 8000b6c:	10624dd3 	.word	0x10624dd3
 8000b70:	080055bc 	.word	0x080055bc
 8000b74:	080055f0 	.word	0x080055f0
 8000b78:	080055f4 	.word	0x080055f4
 8000b7c:	080055fc 	.word	0x080055fc
 8000b80:	200000b8 	.word	0x200000b8
 8000b84:	08005600 	.word	0x08005600
 8000b88:	08005610 	.word	0x08005610
 8000b8c:	08005614 	.word	0x08005614
 8000b90:	08005624 	.word	0x08005624
 8000b94:	0800562c 	.word	0x0800562c
 8000b98:	08005640 	.word	0x08005640
 8000b9c:	0800564c 	.word	0x0800564c
 8000ba0:	20000020 	.word	0x20000020
 8000ba4:	2000001c 	.word	0x2000001c
 8000ba8:	20000018 	.word	0x20000018
 8000bac:	08005650 	.word	0x08005650
 8000bb0:	20000194 	.word	0x20000194
        } else if (interrupts && strcmp(interrupts, "off") == 0) {
 8000bb4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d010      	beq.n	8000bdc <process_symbol+0x31c>
 8000bba:	4912      	ldr	r1, [pc, #72]	; (8000c04 <process_symbol+0x344>)
 8000bbc:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 8000bbe:	f7ff fb17 	bl	80001f0 <strcmp>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d109      	bne.n	8000bdc <process_symbol+0x31c>
          interrupts_mode = 0;
 8000bc8:	4b0f      	ldr	r3, [pc, #60]	; (8000c08 <process_symbol+0x348>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	701a      	strb	r2, [r3, #0]
          HAL_UART_Abort_IT(&huart6);
 8000bce:	480f      	ldr	r0, [pc, #60]	; (8000c0c <process_symbol+0x34c>)
 8000bd0:	f001 ff62 	bl	8002a98 <HAL_UART_Abort_IT>
          write_line("Interrupt mode off");
 8000bd4:	480e      	ldr	r0, [pc, #56]	; (8000c10 <process_symbol+0x350>)
 8000bd6:	f7ff fdf7 	bl	80007c8 <write_line>
 8000bda:	e007      	b.n	8000bec <process_symbol+0x32c>
        } else {
          write_command_not_found();
 8000bdc:	f7ff fe36 	bl	800084c <write_command_not_found>
 8000be0:	e004      	b.n	8000bec <process_symbol+0x32c>
        }
      } else {
        write_command_not_found();
 8000be2:	f7ff fe33 	bl	800084c <write_command_not_found>
 8000be6:	e001      	b.n	8000bec <process_symbol+0x32c>
      }
    } else {
      write_command_not_found();
 8000be8:	f7ff fe30 	bl	800084c <write_command_not_found>
    }
    cur_process_char = read_buffer;
 8000bec:	4b09      	ldr	r3, [pc, #36]	; (8000c14 <process_symbol+0x354>)
 8000bee:	4a0a      	ldr	r2, [pc, #40]	; (8000c18 <process_symbol+0x358>)
 8000bf0:	601a      	str	r2, [r3, #0]
 8000bf2:	e004      	b.n	8000bfe <process_symbol+0x33e>
  } else {
    next_ptr(&cur_process_char, read_buffer, sizeof(read_buffer));
 8000bf4:	2264      	movs	r2, #100	; 0x64
 8000bf6:	4908      	ldr	r1, [pc, #32]	; (8000c18 <process_symbol+0x358>)
 8000bf8:	4806      	ldr	r0, [pc, #24]	; (8000c14 <process_symbol+0x354>)
 8000bfa:	f7ff fdb1 	bl	8000760 <next_ptr>
  }
}
 8000bfe:	3788      	adds	r7, #136	; 0x88
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	08005664 	.word	0x08005664
 8000c08:	200000c1 	.word	0x200000c1
 8000c0c:	20000194 	.word	0x20000194
 8000c10:	08005668 	.word	0x08005668
 8000c14:	20000014 	.word	0x20000014
 8000c18:	200000c4 	.word	0x200000c4

08000c1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 8000c20:	f000 fb70 	bl	8001304 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c24:	f000 f950 	bl	8000ec8 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c28:	f7ff fccc 	bl	80005c4 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 8000c2c:	f000 faa6 	bl	800117c <MX_USART6_UART_Init>

  /* USER CODE BEGIN 2 */
  HAL_UART_DeInit(&huart6);
 8000c30:	4890      	ldr	r0, [pc, #576]	; (8000e74 <main+0x258>)
 8000c32:	f001 fd58 	bl	80026e6 <HAL_UART_DeInit>
  huart6.Init.BaudRate = 57600;
 8000c36:	4b8f      	ldr	r3, [pc, #572]	; (8000e74 <main+0x258>)
 8000c38:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000c3c:	605a      	str	r2, [r3, #4]
  HAL_UART_Init(&huart6);
 8000c3e:	488d      	ldr	r0, [pc, #564]	; (8000e74 <main+0x258>)
 8000c40:	f001 fd04 	bl	800264c <HAL_UART_Init>

  duration_for_red = 4 * duration;
 8000c44:	4b8c      	ldr	r3, [pc, #560]	; (8000e78 <main+0x25c>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	009b      	lsls	r3, r3, #2
 8000c4a:	4a8c      	ldr	r2, [pc, #560]	; (8000e7c <main+0x260>)
 8000c4c:	6013      	str	r3, [r2, #0]
  current_light = RED;
 8000c4e:	4b8c      	ldr	r3, [pc, #560]	; (8000e80 <main+0x264>)
 8000c50:	881a      	ldrh	r2, [r3, #0]
 8000c52:	4b8c      	ldr	r3, [pc, #560]	; (8000e84 <main+0x268>)
 8000c54:	801a      	strh	r2, [r3, #0]
  turnSpecificLightOn(RED);
 8000c56:	4b8a      	ldr	r3, [pc, #552]	; (8000e80 <main+0x264>)
 8000c58:	881b      	ldrh	r3, [r3, #0]
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f7ff fd5c 	bl	8000718 <turnSpecificLightOn>
  start_time = HAL_GetTick();
 8000c60:	f000 fbb6 	bl	80013d0 <HAL_GetTick>
 8000c64:	4603      	mov	r3, r0
 8000c66:	4a88      	ldr	r2, [pc, #544]	; (8000e88 <main+0x26c>)
 8000c68:	6013      	str	r3, [r2, #0]

  if (interrupts_mode == 1) {
 8000c6a:	4b88      	ldr	r3, [pc, #544]	; (8000e8c <main+0x270>)
 8000c6c:	781b      	ldrb	r3, [r3, #0]
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d106      	bne.n	8000c80 <main+0x64>
    HAL_UART_Receive_IT(&huart6, (uint8_t *)cur_read_char, sizeof(char));
 8000c72:	4b87      	ldr	r3, [pc, #540]	; (8000e90 <main+0x274>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	2201      	movs	r2, #1
 8000c78:	4619      	mov	r1, r3
 8000c7a:	487e      	ldr	r0, [pc, #504]	; (8000e74 <main+0x258>)
 8000c7c:	f001 fedb 	bl	8002a36 <HAL_UART_Receive_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    switch (interrupts_mode) {
 8000c80:	4b82      	ldr	r3, [pc, #520]	; (8000e8c <main+0x270>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d01e      	beq.n	8000cc6 <main+0xaa>
 8000c88:	2b01      	cmp	r3, #1
 8000c8a:	d138      	bne.n	8000cfe <main+0xe2>
      case 1:
        if (cur_process_char != cur_read_char) {
 8000c8c:	4b81      	ldr	r3, [pc, #516]	; (8000e94 <main+0x278>)
 8000c8e:	681a      	ldr	r2, [r3, #0]
 8000c90:	4b7f      	ldr	r3, [pc, #508]	; (8000e90 <main+0x274>)
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	429a      	cmp	r2, r3
 8000c96:	d001      	beq.n	8000c9c <main+0x80>
          process_symbol();
 8000c98:	f7ff fe12 	bl	80008c0 <process_symbol>
        }
        if (is_writing_now == 0) {
 8000c9c:	4b7e      	ldr	r3, [pc, #504]	; (8000e98 <main+0x27c>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d129      	bne.n	8000cf8 <main+0xdc>
          if (transmit_from_pointer != write_to_pointer) {
 8000ca4:	4b7d      	ldr	r3, [pc, #500]	; (8000e9c <main+0x280>)
 8000ca6:	681a      	ldr	r2, [r3, #0]
 8000ca8:	4b7d      	ldr	r3, [pc, #500]	; (8000ea0 <main+0x284>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d023      	beq.n	8000cf8 <main+0xdc>
            is_writing_now = 1;
 8000cb0:	4b79      	ldr	r3, [pc, #484]	; (8000e98 <main+0x27c>)
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	701a      	strb	r2, [r3, #0]
            HAL_UART_Transmit_IT(&huart6, (uint8_t *)transmit_from_pointer, sizeof(char));
 8000cb6:	4b79      	ldr	r3, [pc, #484]	; (8000e9c <main+0x280>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	2201      	movs	r2, #1
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	486d      	ldr	r0, [pc, #436]	; (8000e74 <main+0x258>)
 8000cc0:	f001 fe74 	bl	80029ac <HAL_UART_Transmit_IT>
          }
        }
        break;
 8000cc4:	e018      	b.n	8000cf8 <main+0xdc>
      case 0:
        status = HAL_UART_Receive(&huart6, (uint8_t *)cur_process_char, sizeof(char), 100);
 8000cc6:	4b73      	ldr	r3, [pc, #460]	; (8000e94 <main+0x278>)
 8000cc8:	6819      	ldr	r1, [r3, #0]
 8000cca:	2364      	movs	r3, #100	; 0x64
 8000ccc:	2201      	movs	r2, #1
 8000cce:	4869      	ldr	r0, [pc, #420]	; (8000e74 <main+0x258>)
 8000cd0:	f001 fdca 	bl	8002868 <HAL_UART_Receive>
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	4b72      	ldr	r3, [pc, #456]	; (8000ea4 <main+0x288>)
 8000cda:	701a      	strb	r2, [r3, #0]
        if (status == HAL_OK) {
 8000cdc:	4b71      	ldr	r3, [pc, #452]	; (8000ea4 <main+0x288>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d10b      	bne.n	8000cfc <main+0xe0>
          HAL_UART_Transmit(&huart6, (uint8_t *)cur_process_char, sizeof(char), 10);
 8000ce4:	4b6b      	ldr	r3, [pc, #428]	; (8000e94 <main+0x278>)
 8000ce6:	6819      	ldr	r1, [r3, #0]
 8000ce8:	230a      	movs	r3, #10
 8000cea:	2201      	movs	r2, #1
 8000cec:	4861      	ldr	r0, [pc, #388]	; (8000e74 <main+0x258>)
 8000cee:	f001 fd29 	bl	8002744 <HAL_UART_Transmit>
          process_symbol();
 8000cf2:	f7ff fde5 	bl	80008c0 <process_symbol>
        }
        break;
 8000cf6:	e001      	b.n	8000cfc <main+0xe0>
        break;
 8000cf8:	bf00      	nop
 8000cfa:	e000      	b.n	8000cfe <main+0xe2>
        break;
 8000cfc:	bf00      	nop
    }

    switch(current_light) {
 8000cfe:	4b61      	ldr	r3, [pc, #388]	; (8000e84 <main+0x268>)
 8000d00:	881b      	ldrh	r3, [r3, #0]
 8000d02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000d06:	d010      	beq.n	8000d2a <main+0x10e>
 8000d08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000d0c:	f300 809b 	bgt.w	8000e46 <main+0x22a>
 8000d10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000d14:	d03d      	beq.n	8000d92 <main+0x176>
 8000d16:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000d1a:	f300 8094 	bgt.w	8000e46 <main+0x22a>
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d066      	beq.n	8000df0 <main+0x1d4>
 8000d22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000d26:	d04d      	beq.n	8000dc4 <main+0x1a8>
 8000d28:	e08d      	b.n	8000e46 <main+0x22a>
      case GPIO_PIN_15:
        if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == GPIO_PIN_RESET && button_flag == 0) {
 8000d2a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d2e:	485e      	ldr	r0, [pc, #376]	; (8000ea8 <main+0x28c>)
 8000d30:	f000 ffe8 	bl	8001d04 <HAL_GPIO_ReadPin>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d10a      	bne.n	8000d50 <main+0x134>
 8000d3a:	4b5c      	ldr	r3, [pc, #368]	; (8000eac <main+0x290>)
 8000d3c:	781b      	ldrb	r3, [r3, #0]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d106      	bne.n	8000d50 <main+0x134>
          duration_for_red = duration;
 8000d42:	4b4d      	ldr	r3, [pc, #308]	; (8000e78 <main+0x25c>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	4a4d      	ldr	r2, [pc, #308]	; (8000e7c <main+0x260>)
 8000d48:	6013      	str	r3, [r2, #0]
          button_flag = 1;
 8000d4a:	4b58      	ldr	r3, [pc, #352]	; (8000eac <main+0x290>)
 8000d4c:	2201      	movs	r2, #1
 8000d4e:	701a      	strb	r2, [r3, #0]
        }
        if ((HAL_GetTick() - start_time) >= duration_for_red) {
 8000d50:	f000 fb3e 	bl	80013d0 <HAL_GetTick>
 8000d54:	4602      	mov	r2, r0
 8000d56:	4b4c      	ldr	r3, [pc, #304]	; (8000e88 <main+0x26c>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	1ad2      	subs	r2, r2, r3
 8000d5c:	4b47      	ldr	r3, [pc, #284]	; (8000e7c <main+0x260>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d37f      	bcc.n	8000e64 <main+0x248>
          current_light = GREEN;
 8000d64:	4b52      	ldr	r3, [pc, #328]	; (8000eb0 <main+0x294>)
 8000d66:	881a      	ldrh	r2, [r3, #0]
 8000d68:	4b46      	ldr	r3, [pc, #280]	; (8000e84 <main+0x268>)
 8000d6a:	801a      	strh	r2, [r3, #0]
          duration_for_red = 4 * duration;
 8000d6c:	4b42      	ldr	r3, [pc, #264]	; (8000e78 <main+0x25c>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	009b      	lsls	r3, r3, #2
 8000d72:	4a42      	ldr	r2, [pc, #264]	; (8000e7c <main+0x260>)
 8000d74:	6013      	str	r3, [r2, #0]
          button_flag = 0;
 8000d76:	4b4d      	ldr	r3, [pc, #308]	; (8000eac <main+0x290>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	701a      	strb	r2, [r3, #0]
          turnSpecificLightOn(GREEN);
 8000d7c:	4b4c      	ldr	r3, [pc, #304]	; (8000eb0 <main+0x294>)
 8000d7e:	881b      	ldrh	r3, [r3, #0]
 8000d80:	4618      	mov	r0, r3
 8000d82:	f7ff fcc9 	bl	8000718 <turnSpecificLightOn>
          start_time = HAL_GetTick();
 8000d86:	f000 fb23 	bl	80013d0 <HAL_GetTick>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	4a3e      	ldr	r2, [pc, #248]	; (8000e88 <main+0x26c>)
 8000d8e:	6013      	str	r3, [r2, #0]
        }
        break;
 8000d90:	e068      	b.n	8000e64 <main+0x248>
      case GPIO_PIN_14:
        if ((HAL_GetTick() - start_time) >= duration_for_yellow) {
 8000d92:	f000 fb1d 	bl	80013d0 <HAL_GetTick>
 8000d96:	4602      	mov	r2, r0
 8000d98:	4b3b      	ldr	r3, [pc, #236]	; (8000e88 <main+0x26c>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	1ad2      	subs	r2, r2, r3
 8000d9e:	4b45      	ldr	r3, [pc, #276]	; (8000eb4 <main+0x298>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d360      	bcc.n	8000e68 <main+0x24c>
          current_light = RED;
 8000da6:	4b36      	ldr	r3, [pc, #216]	; (8000e80 <main+0x264>)
 8000da8:	881a      	ldrh	r2, [r3, #0]
 8000daa:	4b36      	ldr	r3, [pc, #216]	; (8000e84 <main+0x268>)
 8000dac:	801a      	strh	r2, [r3, #0]
          turnSpecificLightOn(RED);
 8000dae:	4b34      	ldr	r3, [pc, #208]	; (8000e80 <main+0x264>)
 8000db0:	881b      	ldrh	r3, [r3, #0]
 8000db2:	4618      	mov	r0, r3
 8000db4:	f7ff fcb0 	bl	8000718 <turnSpecificLightOn>
          start_time = HAL_GetTick();
 8000db8:	f000 fb0a 	bl	80013d0 <HAL_GetTick>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	4a32      	ldr	r2, [pc, #200]	; (8000e88 <main+0x26c>)
 8000dc0:	6013      	str	r3, [r2, #0]
        }
        break;
 8000dc2:	e051      	b.n	8000e68 <main+0x24c>
      case GPIO_PIN_13:
        if ((HAL_GetTick() - start_time) >= duration) {
 8000dc4:	f000 fb04 	bl	80013d0 <HAL_GetTick>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	4b2f      	ldr	r3, [pc, #188]	; (8000e88 <main+0x26c>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	1ad2      	subs	r2, r2, r3
 8000dd0:	4b29      	ldr	r3, [pc, #164]	; (8000e78 <main+0x25c>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d349      	bcc.n	8000e6c <main+0x250>
          current_light = BLINKING_GREEN;
 8000dd8:	4b37      	ldr	r3, [pc, #220]	; (8000eb8 <main+0x29c>)
 8000dda:	881a      	ldrh	r2, [r3, #0]
 8000ddc:	4b29      	ldr	r3, [pc, #164]	; (8000e84 <main+0x268>)
 8000dde:	801a      	strh	r2, [r3, #0]
          turnAllOff();
 8000de0:	f7ff fc82 	bl	80006e8 <turnAllOff>
          start_time = HAL_GetTick();
 8000de4:	f000 faf4 	bl	80013d0 <HAL_GetTick>
 8000de8:	4603      	mov	r3, r0
 8000dea:	4a27      	ldr	r2, [pc, #156]	; (8000e88 <main+0x26c>)
 8000dec:	6013      	str	r3, [r2, #0]
        }
        break;
 8000dee:	e03d      	b.n	8000e6c <main+0x250>
      case 0:
        if ((HAL_GetTick() - start_time) >= blink_duration) {
 8000df0:	f000 faee 	bl	80013d0 <HAL_GetTick>
 8000df4:	4602      	mov	r2, r0
 8000df6:	4b24      	ldr	r3, [pc, #144]	; (8000e88 <main+0x26c>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	1ad2      	subs	r2, r2, r3
 8000dfc:	4b2f      	ldr	r3, [pc, #188]	; (8000ebc <main+0x2a0>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	429a      	cmp	r2, r3
 8000e02:	d335      	bcc.n	8000e70 <main+0x254>
          blink_count++;
 8000e04:	4b2e      	ldr	r3, [pc, #184]	; (8000ec0 <main+0x2a4>)
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	4a2d      	ldr	r2, [pc, #180]	; (8000ec0 <main+0x2a4>)
 8000e0c:	6013      	str	r3, [r2, #0]
          if (blink_count < 6) {
 8000e0e:	4b2c      	ldr	r3, [pc, #176]	; (8000ec0 <main+0x2a4>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	2b05      	cmp	r3, #5
 8000e14:	d805      	bhi.n	8000e22 <main+0x206>
            blink(GREEN);
 8000e16:	4b26      	ldr	r3, [pc, #152]	; (8000eb0 <main+0x294>)
 8000e18:	881b      	ldrh	r3, [r3, #0]
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f7ff fc90 	bl	8000740 <blink>
 8000e20:	e00b      	b.n	8000e3a <main+0x21e>
          } else {
            blink_count = 0;
 8000e22:	4b27      	ldr	r3, [pc, #156]	; (8000ec0 <main+0x2a4>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
            current_light = YELLOW;
 8000e28:	4b26      	ldr	r3, [pc, #152]	; (8000ec4 <main+0x2a8>)
 8000e2a:	881a      	ldrh	r2, [r3, #0]
 8000e2c:	4b15      	ldr	r3, [pc, #84]	; (8000e84 <main+0x268>)
 8000e2e:	801a      	strh	r2, [r3, #0]
            turnSpecificLightOn(YELLOW);
 8000e30:	4b24      	ldr	r3, [pc, #144]	; (8000ec4 <main+0x2a8>)
 8000e32:	881b      	ldrh	r3, [r3, #0]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff fc6f 	bl	8000718 <turnSpecificLightOn>
          }
          start_time = HAL_GetTick();
 8000e3a:	f000 fac9 	bl	80013d0 <HAL_GetTick>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	4a11      	ldr	r2, [pc, #68]	; (8000e88 <main+0x26c>)
 8000e42:	6013      	str	r3, [r2, #0]
        }
        break;
 8000e44:	e014      	b.n	8000e70 <main+0x254>
      default:
        current_light = RED;
 8000e46:	4b0e      	ldr	r3, [pc, #56]	; (8000e80 <main+0x264>)
 8000e48:	881a      	ldrh	r2, [r3, #0]
 8000e4a:	4b0e      	ldr	r3, [pc, #56]	; (8000e84 <main+0x268>)
 8000e4c:	801a      	strh	r2, [r3, #0]
        turnSpecificLightOn(RED);
 8000e4e:	4b0c      	ldr	r3, [pc, #48]	; (8000e80 <main+0x264>)
 8000e50:	881b      	ldrh	r3, [r3, #0]
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff fc60 	bl	8000718 <turnSpecificLightOn>
        start_time = HAL_GetTick();
 8000e58:	f000 faba 	bl	80013d0 <HAL_GetTick>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	4a0a      	ldr	r2, [pc, #40]	; (8000e88 <main+0x26c>)
 8000e60:	6013      	str	r3, [r2, #0]
        break;
 8000e62:	e006      	b.n	8000e72 <main+0x256>
        break;
 8000e64:	bf00      	nop
 8000e66:	e70b      	b.n	8000c80 <main+0x64>
        break;
 8000e68:	bf00      	nop
 8000e6a:	e709      	b.n	8000c80 <main+0x64>
        break;
 8000e6c:	bf00      	nop
 8000e6e:	e707      	b.n	8000c80 <main+0x64>
        break;
 8000e70:	bf00      	nop
    switch (interrupts_mode) {
 8000e72:	e705      	b.n	8000c80 <main+0x64>
 8000e74:	20000194 	.word	0x20000194
 8000e78:	20000008 	.word	0x20000008
 8000e7c:	200000b8 	.word	0x200000b8
 8000e80:	20000004 	.word	0x20000004
 8000e84:	20000006 	.word	0x20000006
 8000e88:	200000b4 	.word	0x200000b4
 8000e8c:	200000c1 	.word	0x200000c1
 8000e90:	20000018 	.word	0x20000018
 8000e94:	20000014 	.word	0x20000014
 8000e98:	200000c2 	.word	0x200000c2
 8000e9c:	2000001c 	.word	0x2000001c
 8000ea0:	20000020 	.word	0x20000020
 8000ea4:	2000018c 	.word	0x2000018c
 8000ea8:	40020800 	.word	0x40020800
 8000eac:	200000c0 	.word	0x200000c0
 8000eb0:	20000000 	.word	0x20000000
 8000eb4:	2000000c 	.word	0x2000000c
 8000eb8:	200000b0 	.word	0x200000b0
 8000ebc:	20000010 	.word	0x20000010
 8000ec0:	200000bc 	.word	0x200000bc
 8000ec4:	20000002 	.word	0x20000002

08000ec8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b094      	sub	sp, #80	; 0x50
 8000ecc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ece:	f107 0320 	add.w	r3, r7, #32
 8000ed2:	2230      	movs	r2, #48	; 0x30
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f003 f936 	bl	8004148 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000edc:	f107 030c 	add.w	r3, r7, #12
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	601a      	str	r2, [r3, #0]
 8000ee4:	605a      	str	r2, [r3, #4]
 8000ee6:	609a      	str	r2, [r3, #8]
 8000ee8:	60da      	str	r2, [r3, #12]
 8000eea:	611a      	str	r2, [r3, #16]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eec:	2300      	movs	r3, #0
 8000eee:	60bb      	str	r3, [r7, #8]
 8000ef0:	4b23      	ldr	r3, [pc, #140]	; (8000f80 <SystemClock_Config+0xb8>)
 8000ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef4:	4a22      	ldr	r2, [pc, #136]	; (8000f80 <SystemClock_Config+0xb8>)
 8000ef6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000efa:	6413      	str	r3, [r2, #64]	; 0x40
 8000efc:	4b20      	ldr	r3, [pc, #128]	; (8000f80 <SystemClock_Config+0xb8>)
 8000efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f04:	60bb      	str	r3, [r7, #8]
 8000f06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f08:	2300      	movs	r3, #0
 8000f0a:	607b      	str	r3, [r7, #4]
 8000f0c:	4b1d      	ldr	r3, [pc, #116]	; (8000f84 <SystemClock_Config+0xbc>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f14:	4a1b      	ldr	r2, [pc, #108]	; (8000f84 <SystemClock_Config+0xbc>)
 8000f16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f1a:	6013      	str	r3, [r2, #0]
 8000f1c:	4b19      	ldr	r3, [pc, #100]	; (8000f84 <SystemClock_Config+0xbc>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f24:	607b      	str	r3, [r7, #4]
 8000f26:	687b      	ldr	r3, [r7, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f28:	2302      	movs	r3, #2
 8000f2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f30:	2310      	movs	r3, #16
 8000f32:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000f34:	2300      	movs	r3, #0
 8000f36:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f38:	f107 0320 	add.w	r3, r7, #32
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f000 ff2d 	bl	8001d9c <HAL_RCC_OscConfig>
 8000f42:	4603      	mov	r3, r0
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d001      	beq.n	8000f4c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000f48:	f000 f86e 	bl	8001028 <Error_Handler>
  }
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f4c:	230f      	movs	r3, #15
 8000f4e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f50:	2300      	movs	r3, #0
 8000f52:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f54:	2300      	movs	r3, #0
 8000f56:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f60:	f107 030c 	add.w	r3, r7, #12
 8000f64:	2100      	movs	r1, #0
 8000f66:	4618      	mov	r0, r3
 8000f68:	f001 f990 	bl	800228c <HAL_RCC_ClockConfig>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000f72:	f000 f859 	bl	8001028 <Error_Handler>
  }
}
 8000f76:	bf00      	nop
 8000f78:	3750      	adds	r7, #80	; 0x50
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}
 8000f7e:	bf00      	nop
 8000f80:	40023800 	.word	0x40023800
 8000f84:	40007000 	.word	0x40007000

08000f88 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  if (huart == &huart6) {
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	4a13      	ldr	r2, [pc, #76]	; (8000fe0 <HAL_UART_RxCpltCallback+0x58>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d11e      	bne.n	8000fd6 <HAL_UART_RxCpltCallback+0x4e>
    if (*cur_read_char == '\r'){
 8000f98:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <HAL_UART_RxCpltCallback+0x5c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2b0d      	cmp	r3, #13
 8000fa0:	d103      	bne.n	8000faa <HAL_UART_RxCpltCallback+0x22>
      cur_read_char = read_buffer;
 8000fa2:	4b10      	ldr	r3, [pc, #64]	; (8000fe4 <HAL_UART_RxCpltCallback+0x5c>)
 8000fa4:	4a10      	ldr	r2, [pc, #64]	; (8000fe8 <HAL_UART_RxCpltCallback+0x60>)
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	e00a      	b.n	8000fc0 <HAL_UART_RxCpltCallback+0x38>
    } else {
      write_char_to_buff(*cur_read_char);
 8000faa:	4b0e      	ldr	r3, [pc, #56]	; (8000fe4 <HAL_UART_RxCpltCallback+0x5c>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff fbf3 	bl	800079c <write_char_to_buff>
      next_ptr(&cur_read_char, read_buffer, sizeof(read_buffer));
 8000fb6:	2264      	movs	r2, #100	; 0x64
 8000fb8:	490b      	ldr	r1, [pc, #44]	; (8000fe8 <HAL_UART_RxCpltCallback+0x60>)
 8000fba:	480a      	ldr	r0, [pc, #40]	; (8000fe4 <HAL_UART_RxCpltCallback+0x5c>)
 8000fbc:	f7ff fbd0 	bl	8000760 <next_ptr>
    }
    if (interrupts_mode == 1)
 8000fc0:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <HAL_UART_RxCpltCallback+0x64>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d106      	bne.n	8000fd6 <HAL_UART_RxCpltCallback+0x4e>
      HAL_UART_Receive_IT(&huart6, (uint8_t *) cur_read_char, sizeof(char));
 8000fc8:	4b06      	ldr	r3, [pc, #24]	; (8000fe4 <HAL_UART_RxCpltCallback+0x5c>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2201      	movs	r2, #1
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4803      	ldr	r0, [pc, #12]	; (8000fe0 <HAL_UART_RxCpltCallback+0x58>)
 8000fd2:	f001 fd30 	bl	8002a36 <HAL_UART_Receive_IT>
  }
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000194 	.word	0x20000194
 8000fe4:	20000018 	.word	0x20000018
 8000fe8:	200000c4 	.word	0x200000c4
 8000fec:	200000c1 	.word	0x200000c1

08000ff0 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  if (huart == &huart6) {
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	4a07      	ldr	r2, [pc, #28]	; (8001018 <HAL_UART_TxCpltCallback+0x28>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d107      	bne.n	8001010 <HAL_UART_TxCpltCallback+0x20>
    is_writing_now = 0;
 8001000:	4b06      	ldr	r3, [pc, #24]	; (800101c <HAL_UART_TxCpltCallback+0x2c>)
 8001002:	2200      	movs	r2, #0
 8001004:	701a      	strb	r2, [r3, #0]
    next_ptr(&transmit_from_pointer, write_buffer, sizeof(write_buffer));
 8001006:	2264      	movs	r2, #100	; 0x64
 8001008:	4905      	ldr	r1, [pc, #20]	; (8001020 <HAL_UART_TxCpltCallback+0x30>)
 800100a:	4806      	ldr	r0, [pc, #24]	; (8001024 <HAL_UART_TxCpltCallback+0x34>)
 800100c:	f7ff fba8 	bl	8000760 <next_ptr>
  }
}
 8001010:	bf00      	nop
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	20000194 	.word	0x20000194
 800101c:	200000c2 	.word	0x200000c2
 8001020:	20000128 	.word	0x20000128
 8001024:	2000001c 	.word	0x2000001c

08001028 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800102c:	b672      	cpsid	i
}
 800102e:	bf00      	nop
  __disable_irq();
  while (1) {}
 8001030:	e7fe      	b.n	8001030 <Error_Handler+0x8>
	...

08001034 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	607b      	str	r3, [r7, #4]
 800103e:	4b10      	ldr	r3, [pc, #64]	; (8001080 <HAL_MspInit+0x4c>)
 8001040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001042:	4a0f      	ldr	r2, [pc, #60]	; (8001080 <HAL_MspInit+0x4c>)
 8001044:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001048:	6453      	str	r3, [r2, #68]	; 0x44
 800104a:	4b0d      	ldr	r3, [pc, #52]	; (8001080 <HAL_MspInit+0x4c>)
 800104c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800104e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001052:	607b      	str	r3, [r7, #4]
 8001054:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	603b      	str	r3, [r7, #0]
 800105a:	4b09      	ldr	r3, [pc, #36]	; (8001080 <HAL_MspInit+0x4c>)
 800105c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800105e:	4a08      	ldr	r2, [pc, #32]	; (8001080 <HAL_MspInit+0x4c>)
 8001060:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001064:	6413      	str	r3, [r2, #64]	; 0x40
 8001066:	4b06      	ldr	r3, [pc, #24]	; (8001080 <HAL_MspInit+0x4c>)
 8001068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800106a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800106e:	603b      	str	r3, [r7, #0]
 8001070:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001072:	bf00      	nop
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	40023800 	.word	0x40023800

08001084 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001088:	e7fe      	b.n	8001088 <NMI_Handler+0x4>

0800108a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800108a:	b480      	push	{r7}
 800108c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800108e:	e7fe      	b.n	800108e <HardFault_Handler+0x4>

08001090 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001094:	e7fe      	b.n	8001094 <MemManage_Handler+0x4>

08001096 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001096:	b480      	push	{r7}
 8001098:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800109a:	e7fe      	b.n	800109a <BusFault_Handler+0x4>

0800109c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010a0:	e7fe      	b.n	80010a0 <UsageFault_Handler+0x4>

080010a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010a2:	b480      	push	{r7}
 80010a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010a6:	bf00      	nop
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr

080010be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010be:	b480      	push	{r7}
 80010c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010c2:	bf00      	nop
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr

080010cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010d0:	f000 f96a 	bl	80013a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80010dc:	4802      	ldr	r0, [pc, #8]	; (80010e8 <USART6_IRQHandler+0x10>)
 80010de:	f001 fdef 	bl	8002cc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80010e2:	bf00      	nop
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	20000194 	.word	0x20000194

080010ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010f4:	4a14      	ldr	r2, [pc, #80]	; (8001148 <_sbrk+0x5c>)
 80010f6:	4b15      	ldr	r3, [pc, #84]	; (800114c <_sbrk+0x60>)
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001100:	4b13      	ldr	r3, [pc, #76]	; (8001150 <_sbrk+0x64>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d102      	bne.n	800110e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001108:	4b11      	ldr	r3, [pc, #68]	; (8001150 <_sbrk+0x64>)
 800110a:	4a12      	ldr	r2, [pc, #72]	; (8001154 <_sbrk+0x68>)
 800110c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800110e:	4b10      	ldr	r3, [pc, #64]	; (8001150 <_sbrk+0x64>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4413      	add	r3, r2
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	429a      	cmp	r2, r3
 800111a:	d207      	bcs.n	800112c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800111c:	f002 fee8 	bl	8003ef0 <__errno>
 8001120:	4603      	mov	r3, r0
 8001122:	220c      	movs	r2, #12
 8001124:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001126:	f04f 33ff 	mov.w	r3, #4294967295
 800112a:	e009      	b.n	8001140 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800112c:	4b08      	ldr	r3, [pc, #32]	; (8001150 <_sbrk+0x64>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001132:	4b07      	ldr	r3, [pc, #28]	; (8001150 <_sbrk+0x64>)
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4413      	add	r3, r2
 800113a:	4a05      	ldr	r2, [pc, #20]	; (8001150 <_sbrk+0x64>)
 800113c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800113e:	68fb      	ldr	r3, [r7, #12]
}
 8001140:	4618      	mov	r0, r3
 8001142:	3718      	adds	r7, #24
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20030000 	.word	0x20030000
 800114c:	00000400 	.word	0x00000400
 8001150:	20000190 	.word	0x20000190
 8001154:	20000290 	.word	0x20000290

08001158 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800115c:	4b06      	ldr	r3, [pc, #24]	; (8001178 <SystemInit+0x20>)
 800115e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001162:	4a05      	ldr	r2, [pc, #20]	; (8001178 <SystemInit+0x20>)
 8001164:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001168:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800116c:	bf00      	nop
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	e000ed00 	.word	0xe000ed00

0800117c <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001180:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <MX_USART6_UART_Init+0x4c>)
 8001182:	4a12      	ldr	r2, [pc, #72]	; (80011cc <MX_USART6_UART_Init+0x50>)
 8001184:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001186:	4b10      	ldr	r3, [pc, #64]	; (80011c8 <MX_USART6_UART_Init+0x4c>)
 8001188:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800118c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800118e:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <MX_USART6_UART_Init+0x4c>)
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001194:	4b0c      	ldr	r3, [pc, #48]	; (80011c8 <MX_USART6_UART_Init+0x4c>)
 8001196:	2200      	movs	r2, #0
 8001198:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800119a:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <MX_USART6_UART_Init+0x4c>)
 800119c:	2200      	movs	r2, #0
 800119e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80011a0:	4b09      	ldr	r3, [pc, #36]	; (80011c8 <MX_USART6_UART_Init+0x4c>)
 80011a2:	220c      	movs	r2, #12
 80011a4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011a6:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <MX_USART6_UART_Init+0x4c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <MX_USART6_UART_Init+0x4c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80011b2:	4805      	ldr	r0, [pc, #20]	; (80011c8 <MX_USART6_UART_Init+0x4c>)
 80011b4:	f001 fa4a 	bl	800264c <HAL_UART_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80011be:	f7ff ff33 	bl	8001028 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000194 	.word	0x20000194
 80011cc:	40011400 	.word	0x40011400

080011d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08a      	sub	sp, #40	; 0x28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
 80011e6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a1d      	ldr	r2, [pc, #116]	; (8001264 <HAL_UART_MspInit+0x94>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d133      	bne.n	800125a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	613b      	str	r3, [r7, #16]
 80011f6:	4b1c      	ldr	r3, [pc, #112]	; (8001268 <HAL_UART_MspInit+0x98>)
 80011f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011fa:	4a1b      	ldr	r2, [pc, #108]	; (8001268 <HAL_UART_MspInit+0x98>)
 80011fc:	f043 0320 	orr.w	r3, r3, #32
 8001200:	6453      	str	r3, [r2, #68]	; 0x44
 8001202:	4b19      	ldr	r3, [pc, #100]	; (8001268 <HAL_UART_MspInit+0x98>)
 8001204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001206:	f003 0320 	and.w	r3, r3, #32
 800120a:	613b      	str	r3, [r7, #16]
 800120c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]
 8001212:	4b15      	ldr	r3, [pc, #84]	; (8001268 <HAL_UART_MspInit+0x98>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	4a14      	ldr	r2, [pc, #80]	; (8001268 <HAL_UART_MspInit+0x98>)
 8001218:	f043 0304 	orr.w	r3, r3, #4
 800121c:	6313      	str	r3, [r2, #48]	; 0x30
 800121e:	4b12      	ldr	r3, [pc, #72]	; (8001268 <HAL_UART_MspInit+0x98>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001222:	f003 0304 	and.w	r3, r3, #4
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800122a:	23c0      	movs	r3, #192	; 0xc0
 800122c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122e:	2302      	movs	r3, #2
 8001230:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001232:	2300      	movs	r3, #0
 8001234:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001236:	2303      	movs	r3, #3
 8001238:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800123a:	2308      	movs	r3, #8
 800123c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800123e:	f107 0314 	add.w	r3, r7, #20
 8001242:	4619      	mov	r1, r3
 8001244:	4809      	ldr	r0, [pc, #36]	; (800126c <HAL_UART_MspInit+0x9c>)
 8001246:	f000 faa5 	bl	8001794 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800124a:	2200      	movs	r2, #0
 800124c:	2100      	movs	r1, #0
 800124e:	2047      	movs	r0, #71	; 0x47
 8001250:	f000 f9c9 	bl	80015e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8001254:	2047      	movs	r0, #71	; 0x47
 8001256:	f000 f9e2 	bl	800161e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800125a:	bf00      	nop
 800125c:	3728      	adds	r7, #40	; 0x28
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40011400 	.word	0x40011400
 8001268:	40023800 	.word	0x40023800
 800126c:	40020800 	.word	0x40020800

08001270 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART6)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a09      	ldr	r2, [pc, #36]	; (80012a4 <HAL_UART_MspDeInit+0x34>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d10c      	bne.n	800129c <HAL_UART_MspDeInit+0x2c>
  {
  /* USER CODE BEGIN USART6_MspDeInit 0 */

  /* USER CODE END USART6_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART6_CLK_DISABLE();
 8001282:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <HAL_UART_MspDeInit+0x38>)
 8001284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001286:	4a08      	ldr	r2, [pc, #32]	; (80012a8 <HAL_UART_MspDeInit+0x38>)
 8001288:	f023 0320 	bic.w	r3, r3, #32
 800128c:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 800128e:	21c0      	movs	r1, #192	; 0xc0
 8001290:	4806      	ldr	r0, [pc, #24]	; (80012ac <HAL_UART_MspDeInit+0x3c>)
 8001292:	f000 fc2b 	bl	8001aec <HAL_GPIO_DeInit>

    /* USART6 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART6_IRQn);
 8001296:	2047      	movs	r0, #71	; 0x47
 8001298:	f000 f9cf 	bl	800163a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART6_MspDeInit 1 */

  /* USER CODE END USART6_MspDeInit 1 */
  }
}
 800129c:	bf00      	nop
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	40011400 	.word	0x40011400
 80012a8:	40023800 	.word	0x40023800
 80012ac:	40020800 	.word	0x40020800

080012b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80012b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80012e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80012b4:	480d      	ldr	r0, [pc, #52]	; (80012ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80012b6:	490e      	ldr	r1, [pc, #56]	; (80012f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80012b8:	4a0e      	ldr	r2, [pc, #56]	; (80012f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80012ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012bc:	e002      	b.n	80012c4 <LoopCopyDataInit>

080012be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012c2:	3304      	adds	r3, #4

080012c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012c8:	d3f9      	bcc.n	80012be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012ca:	4a0b      	ldr	r2, [pc, #44]	; (80012f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80012cc:	4c0b      	ldr	r4, [pc, #44]	; (80012fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80012ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012d0:	e001      	b.n	80012d6 <LoopFillZerobss>

080012d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012d4:	3204      	adds	r2, #4

080012d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012d8:	d3fb      	bcc.n	80012d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80012da:	f7ff ff3d 	bl	8001158 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012de:	f002 ff03 	bl	80040e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012e2:	f7ff fc9b 	bl	8000c1c <main>
  bx  lr    
 80012e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012e8:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80012ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012f0:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 80012f4:	080058f0 	.word	0x080058f0
  ldr r2, =_sbss
 80012f8:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 80012fc:	2000028c 	.word	0x2000028c

08001300 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001300:	e7fe      	b.n	8001300 <ADC_IRQHandler>
	...

08001304 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001308:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <HAL_Init+0x40>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	4a0d      	ldr	r2, [pc, #52]	; (8001344 <HAL_Init+0x40>)
 800130e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001312:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001314:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <HAL_Init+0x40>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a0a      	ldr	r2, [pc, #40]	; (8001344 <HAL_Init+0x40>)
 800131a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800131e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001320:	4b08      	ldr	r3, [pc, #32]	; (8001344 <HAL_Init+0x40>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a07      	ldr	r2, [pc, #28]	; (8001344 <HAL_Init+0x40>)
 8001326:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800132a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800132c:	2003      	movs	r0, #3
 800132e:	f000 f94f 	bl	80015d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001332:	200f      	movs	r0, #15
 8001334:	f000 f808 	bl	8001348 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001338:	f7ff fe7c 	bl	8001034 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40023c00 	.word	0x40023c00

08001348 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001350:	4b12      	ldr	r3, [pc, #72]	; (800139c <HAL_InitTick+0x54>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	4b12      	ldr	r3, [pc, #72]	; (80013a0 <HAL_InitTick+0x58>)
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	4619      	mov	r1, r3
 800135a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800135e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001362:	fbb2 f3f3 	udiv	r3, r2, r3
 8001366:	4618      	mov	r0, r3
 8001368:	f000 f975 	bl	8001656 <HAL_SYSTICK_Config>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001372:	2301      	movs	r3, #1
 8001374:	e00e      	b.n	8001394 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2b0f      	cmp	r3, #15
 800137a:	d80a      	bhi.n	8001392 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800137c:	2200      	movs	r2, #0
 800137e:	6879      	ldr	r1, [r7, #4]
 8001380:	f04f 30ff 	mov.w	r0, #4294967295
 8001384:	f000 f92f 	bl	80015e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001388:	4a06      	ldr	r2, [pc, #24]	; (80013a4 <HAL_InitTick+0x5c>)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800138e:	2300      	movs	r3, #0
 8001390:	e000      	b.n	8001394 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
}
 8001394:	4618      	mov	r0, r3
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	20000024 	.word	0x20000024
 80013a0:	2000002c 	.word	0x2000002c
 80013a4:	20000028 	.word	0x20000028

080013a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013ac:	4b06      	ldr	r3, [pc, #24]	; (80013c8 <HAL_IncTick+0x20>)
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	461a      	mov	r2, r3
 80013b2:	4b06      	ldr	r3, [pc, #24]	; (80013cc <HAL_IncTick+0x24>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4413      	add	r3, r2
 80013b8:	4a04      	ldr	r2, [pc, #16]	; (80013cc <HAL_IncTick+0x24>)
 80013ba:	6013      	str	r3, [r2, #0]
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	2000002c 	.word	0x2000002c
 80013cc:	200001d8 	.word	0x200001d8

080013d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
  return uwTick;
 80013d4:	4b03      	ldr	r3, [pc, #12]	; (80013e4 <HAL_GetTick+0x14>)
 80013d6:	681b      	ldr	r3, [r3, #0]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	200001d8 	.word	0x200001d8

080013e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b085      	sub	sp, #20
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	f003 0307 	and.w	r3, r3, #7
 80013f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013f8:	4b0c      	ldr	r3, [pc, #48]	; (800142c <__NVIC_SetPriorityGrouping+0x44>)
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013fe:	68ba      	ldr	r2, [r7, #8]
 8001400:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001404:	4013      	ands	r3, r2
 8001406:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001410:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001414:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001418:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800141a:	4a04      	ldr	r2, [pc, #16]	; (800142c <__NVIC_SetPriorityGrouping+0x44>)
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	60d3      	str	r3, [r2, #12]
}
 8001420:	bf00      	nop
 8001422:	3714      	adds	r7, #20
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr
 800142c:	e000ed00 	.word	0xe000ed00

08001430 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001434:	4b04      	ldr	r3, [pc, #16]	; (8001448 <__NVIC_GetPriorityGrouping+0x18>)
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	0a1b      	lsrs	r3, r3, #8
 800143a:	f003 0307 	and.w	r3, r3, #7
}
 800143e:	4618      	mov	r0, r3
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr
 8001448:	e000ed00 	.word	0xe000ed00

0800144c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0
 8001452:	4603      	mov	r3, r0
 8001454:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800145a:	2b00      	cmp	r3, #0
 800145c:	db0b      	blt.n	8001476 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800145e:	79fb      	ldrb	r3, [r7, #7]
 8001460:	f003 021f 	and.w	r2, r3, #31
 8001464:	4907      	ldr	r1, [pc, #28]	; (8001484 <__NVIC_EnableIRQ+0x38>)
 8001466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146a:	095b      	lsrs	r3, r3, #5
 800146c:	2001      	movs	r0, #1
 800146e:	fa00 f202 	lsl.w	r2, r0, r2
 8001472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001476:	bf00      	nop
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	e000e100 	.word	0xe000e100

08001488 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001496:	2b00      	cmp	r3, #0
 8001498:	db12      	blt.n	80014c0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	f003 021f 	and.w	r2, r3, #31
 80014a0:	490a      	ldr	r1, [pc, #40]	; (80014cc <__NVIC_DisableIRQ+0x44>)
 80014a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a6:	095b      	lsrs	r3, r3, #5
 80014a8:	2001      	movs	r0, #1
 80014aa:	fa00 f202 	lsl.w	r2, r0, r2
 80014ae:	3320      	adds	r3, #32
 80014b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80014b4:	f3bf 8f4f 	dsb	sy
}
 80014b8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80014ba:	f3bf 8f6f 	isb	sy
}
 80014be:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80014c0:	bf00      	nop
 80014c2:	370c      	adds	r7, #12
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	e000e100 	.word	0xe000e100

080014d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b083      	sub	sp, #12
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	6039      	str	r1, [r7, #0]
 80014da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	db0a      	blt.n	80014fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	b2da      	uxtb	r2, r3
 80014e8:	490c      	ldr	r1, [pc, #48]	; (800151c <__NVIC_SetPriority+0x4c>)
 80014ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ee:	0112      	lsls	r2, r2, #4
 80014f0:	b2d2      	uxtb	r2, r2
 80014f2:	440b      	add	r3, r1
 80014f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014f8:	e00a      	b.n	8001510 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	b2da      	uxtb	r2, r3
 80014fe:	4908      	ldr	r1, [pc, #32]	; (8001520 <__NVIC_SetPriority+0x50>)
 8001500:	79fb      	ldrb	r3, [r7, #7]
 8001502:	f003 030f 	and.w	r3, r3, #15
 8001506:	3b04      	subs	r3, #4
 8001508:	0112      	lsls	r2, r2, #4
 800150a:	b2d2      	uxtb	r2, r2
 800150c:	440b      	add	r3, r1
 800150e:	761a      	strb	r2, [r3, #24]
}
 8001510:	bf00      	nop
 8001512:	370c      	adds	r7, #12
 8001514:	46bd      	mov	sp, r7
 8001516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151a:	4770      	bx	lr
 800151c:	e000e100 	.word	0xe000e100
 8001520:	e000ed00 	.word	0xe000ed00

08001524 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001524:	b480      	push	{r7}
 8001526:	b089      	sub	sp, #36	; 0x24
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	f003 0307 	and.w	r3, r3, #7
 8001536:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001538:	69fb      	ldr	r3, [r7, #28]
 800153a:	f1c3 0307 	rsb	r3, r3, #7
 800153e:	2b04      	cmp	r3, #4
 8001540:	bf28      	it	cs
 8001542:	2304      	movcs	r3, #4
 8001544:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	3304      	adds	r3, #4
 800154a:	2b06      	cmp	r3, #6
 800154c:	d902      	bls.n	8001554 <NVIC_EncodePriority+0x30>
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	3b03      	subs	r3, #3
 8001552:	e000      	b.n	8001556 <NVIC_EncodePriority+0x32>
 8001554:	2300      	movs	r3, #0
 8001556:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001558:	f04f 32ff 	mov.w	r2, #4294967295
 800155c:	69bb      	ldr	r3, [r7, #24]
 800155e:	fa02 f303 	lsl.w	r3, r2, r3
 8001562:	43da      	mvns	r2, r3
 8001564:	68bb      	ldr	r3, [r7, #8]
 8001566:	401a      	ands	r2, r3
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800156c:	f04f 31ff 	mov.w	r1, #4294967295
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	fa01 f303 	lsl.w	r3, r1, r3
 8001576:	43d9      	mvns	r1, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800157c:	4313      	orrs	r3, r2
         );
}
 800157e:	4618      	mov	r0, r3
 8001580:	3724      	adds	r7, #36	; 0x24
 8001582:	46bd      	mov	sp, r7
 8001584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001588:	4770      	bx	lr
	...

0800158c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	3b01      	subs	r3, #1
 8001598:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800159c:	d301      	bcc.n	80015a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800159e:	2301      	movs	r3, #1
 80015a0:	e00f      	b.n	80015c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80015a2:	4a0a      	ldr	r2, [pc, #40]	; (80015cc <SysTick_Config+0x40>)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	3b01      	subs	r3, #1
 80015a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80015aa:	210f      	movs	r1, #15
 80015ac:	f04f 30ff 	mov.w	r0, #4294967295
 80015b0:	f7ff ff8e 	bl	80014d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80015b4:	4b05      	ldr	r3, [pc, #20]	; (80015cc <SysTick_Config+0x40>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80015ba:	4b04      	ldr	r3, [pc, #16]	; (80015cc <SysTick_Config+0x40>)
 80015bc:	2207      	movs	r2, #7
 80015be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80015c0:	2300      	movs	r3, #0
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	e000e010 	.word	0xe000e010

080015d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b082      	sub	sp, #8
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f7ff ff05 	bl	80013e8 <__NVIC_SetPriorityGrouping>
}
 80015de:	bf00      	nop
 80015e0:	3708      	adds	r7, #8
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}

080015e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015e6:	b580      	push	{r7, lr}
 80015e8:	b086      	sub	sp, #24
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	4603      	mov	r3, r0
 80015ee:	60b9      	str	r1, [r7, #8]
 80015f0:	607a      	str	r2, [r7, #4]
 80015f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015f4:	2300      	movs	r3, #0
 80015f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015f8:	f7ff ff1a 	bl	8001430 <__NVIC_GetPriorityGrouping>
 80015fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	68b9      	ldr	r1, [r7, #8]
 8001602:	6978      	ldr	r0, [r7, #20]
 8001604:	f7ff ff8e 	bl	8001524 <NVIC_EncodePriority>
 8001608:	4602      	mov	r2, r0
 800160a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800160e:	4611      	mov	r1, r2
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff ff5d 	bl	80014d0 <__NVIC_SetPriority>
}
 8001616:	bf00      	nop
 8001618:	3718      	adds	r7, #24
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}

0800161e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800161e:	b580      	push	{r7, lr}
 8001620:	b082      	sub	sp, #8
 8001622:	af00      	add	r7, sp, #0
 8001624:	4603      	mov	r3, r0
 8001626:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff ff0d 	bl	800144c <__NVIC_EnableIRQ>
}
 8001632:	bf00      	nop
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}

0800163a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800163a:	b580      	push	{r7, lr}
 800163c:	b082      	sub	sp, #8
 800163e:	af00      	add	r7, sp, #0
 8001640:	4603      	mov	r3, r0
 8001642:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff ff1d 	bl	8001488 <__NVIC_DisableIRQ>
}
 800164e:	bf00      	nop
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}

08001656 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b082      	sub	sp, #8
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f7ff ff94 	bl	800158c <SysTick_Config>
 8001664:	4603      	mov	r3, r0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}

0800166e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800166e:	b580      	push	{r7, lr}
 8001670:	b084      	sub	sp, #16
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800167a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800167c:	f7ff fea8 	bl	80013d0 <HAL_GetTick>
 8001680:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001688:	b2db      	uxtb	r3, r3
 800168a:	2b02      	cmp	r3, #2
 800168c:	d008      	beq.n	80016a0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2280      	movs	r2, #128	; 0x80
 8001692:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2200      	movs	r2, #0
 8001698:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e052      	b.n	8001746 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	681a      	ldr	r2, [r3, #0]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f022 0216 	bic.w	r2, r2, #22
 80016ae:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	695a      	ldr	r2, [r3, #20]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016be:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d103      	bne.n	80016d0 <HAL_DMA_Abort+0x62>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d007      	beq.n	80016e0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f022 0208 	bic.w	r2, r2, #8
 80016de:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f022 0201 	bic.w	r2, r2, #1
 80016ee:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016f0:	e013      	b.n	800171a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80016f2:	f7ff fe6d 	bl	80013d0 <HAL_GetTick>
 80016f6:	4602      	mov	r2, r0
 80016f8:	68bb      	ldr	r3, [r7, #8]
 80016fa:	1ad3      	subs	r3, r2, r3
 80016fc:	2b05      	cmp	r3, #5
 80016fe:	d90c      	bls.n	800171a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2220      	movs	r2, #32
 8001704:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2203      	movs	r2, #3
 800170a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2200      	movs	r2, #0
 8001712:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e015      	b.n	8001746 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f003 0301 	and.w	r3, r3, #1
 8001724:	2b00      	cmp	r3, #0
 8001726:	d1e4      	bne.n	80016f2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800172c:	223f      	movs	r2, #63	; 0x3f
 800172e:	409a      	lsls	r2, r3
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2201      	movs	r2, #1
 8001738:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2200      	movs	r2, #0
 8001740:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800174e:	b480      	push	{r7}
 8001750:	b083      	sub	sp, #12
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800175c:	b2db      	uxtb	r3, r3
 800175e:	2b02      	cmp	r3, #2
 8001760:	d004      	beq.n	800176c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2280      	movs	r2, #128	; 0x80
 8001766:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e00c      	b.n	8001786 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2205      	movs	r2, #5
 8001770:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f022 0201 	bic.w	r2, r2, #1
 8001782:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001784:	2300      	movs	r3, #0
}
 8001786:	4618      	mov	r0, r3
 8001788:	370c      	adds	r7, #12
 800178a:	46bd      	mov	sp, r7
 800178c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001790:	4770      	bx	lr
	...

08001794 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001794:	b480      	push	{r7}
 8001796:	b089      	sub	sp, #36	; 0x24
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
 800179c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80017a2:	2300      	movs	r3, #0
 80017a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80017a6:	2300      	movs	r3, #0
 80017a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017aa:	2300      	movs	r3, #0
 80017ac:	61fb      	str	r3, [r7, #28]
 80017ae:	e177      	b.n	8001aa0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80017b0:	2201      	movs	r2, #1
 80017b2:	69fb      	ldr	r3, [r7, #28]
 80017b4:	fa02 f303 	lsl.w	r3, r2, r3
 80017b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	697a      	ldr	r2, [r7, #20]
 80017c0:	4013      	ands	r3, r2
 80017c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017c4:	693a      	ldr	r2, [r7, #16]
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	429a      	cmp	r2, r3
 80017ca:	f040 8166 	bne.w	8001a9a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	f003 0303 	and.w	r3, r3, #3
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d005      	beq.n	80017e6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017e2:	2b02      	cmp	r3, #2
 80017e4:	d130      	bne.n	8001848 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	2203      	movs	r2, #3
 80017f2:	fa02 f303 	lsl.w	r3, r2, r3
 80017f6:	43db      	mvns	r3, r3
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	4013      	ands	r3, r2
 80017fc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	68da      	ldr	r2, [r3, #12]
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	005b      	lsls	r3, r3, #1
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	69ba      	ldr	r2, [r7, #24]
 800180c:	4313      	orrs	r3, r2
 800180e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800181c:	2201      	movs	r2, #1
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	fa02 f303 	lsl.w	r3, r2, r3
 8001824:	43db      	mvns	r3, r3
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	4013      	ands	r3, r2
 800182a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	091b      	lsrs	r3, r3, #4
 8001832:	f003 0201 	and.w	r2, r3, #1
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	fa02 f303 	lsl.w	r3, r2, r3
 800183c:	69ba      	ldr	r2, [r7, #24]
 800183e:	4313      	orrs	r3, r2
 8001840:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f003 0303 	and.w	r3, r3, #3
 8001850:	2b03      	cmp	r3, #3
 8001852:	d017      	beq.n	8001884 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	68db      	ldr	r3, [r3, #12]
 8001858:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800185a:	69fb      	ldr	r3, [r7, #28]
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	2203      	movs	r2, #3
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	43db      	mvns	r3, r3
 8001866:	69ba      	ldr	r2, [r7, #24]
 8001868:	4013      	ands	r3, r2
 800186a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	689a      	ldr	r2, [r3, #8]
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	fa02 f303 	lsl.w	r3, r2, r3
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	4313      	orrs	r3, r2
 800187c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	69ba      	ldr	r2, [r7, #24]
 8001882:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f003 0303 	and.w	r3, r3, #3
 800188c:	2b02      	cmp	r3, #2
 800188e:	d123      	bne.n	80018d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	08da      	lsrs	r2, r3, #3
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	3208      	adds	r2, #8
 8001898:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800189c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	f003 0307 	and.w	r3, r3, #7
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	220f      	movs	r2, #15
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	43db      	mvns	r3, r3
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	4013      	ands	r3, r2
 80018b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	691a      	ldr	r2, [r3, #16]
 80018b8:	69fb      	ldr	r3, [r7, #28]
 80018ba:	f003 0307 	and.w	r3, r3, #7
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	fa02 f303 	lsl.w	r3, r2, r3
 80018c4:	69ba      	ldr	r2, [r7, #24]
 80018c6:	4313      	orrs	r3, r2
 80018c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	08da      	lsrs	r2, r3, #3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	3208      	adds	r2, #8
 80018d2:	69b9      	ldr	r1, [r7, #24]
 80018d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	2203      	movs	r2, #3
 80018e4:	fa02 f303 	lsl.w	r3, r2, r3
 80018e8:	43db      	mvns	r3, r3
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	4013      	ands	r3, r2
 80018ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f003 0203 	and.w	r2, r3, #3
 80018f8:	69fb      	ldr	r3, [r7, #28]
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001900:	69ba      	ldr	r2, [r7, #24]
 8001902:	4313      	orrs	r3, r2
 8001904:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	69ba      	ldr	r2, [r7, #24]
 800190a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	685b      	ldr	r3, [r3, #4]
 8001910:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001914:	2b00      	cmp	r3, #0
 8001916:	f000 80c0 	beq.w	8001a9a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	4b66      	ldr	r3, [pc, #408]	; (8001ab8 <HAL_GPIO_Init+0x324>)
 8001920:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001922:	4a65      	ldr	r2, [pc, #404]	; (8001ab8 <HAL_GPIO_Init+0x324>)
 8001924:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001928:	6453      	str	r3, [r2, #68]	; 0x44
 800192a:	4b63      	ldr	r3, [pc, #396]	; (8001ab8 <HAL_GPIO_Init+0x324>)
 800192c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001932:	60fb      	str	r3, [r7, #12]
 8001934:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001936:	4a61      	ldr	r2, [pc, #388]	; (8001abc <HAL_GPIO_Init+0x328>)
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	089b      	lsrs	r3, r3, #2
 800193c:	3302      	adds	r3, #2
 800193e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001942:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001944:	69fb      	ldr	r3, [r7, #28]
 8001946:	f003 0303 	and.w	r3, r3, #3
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	220f      	movs	r2, #15
 800194e:	fa02 f303 	lsl.w	r3, r2, r3
 8001952:	43db      	mvns	r3, r3
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	4013      	ands	r3, r2
 8001958:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4a58      	ldr	r2, [pc, #352]	; (8001ac0 <HAL_GPIO_Init+0x32c>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d037      	beq.n	80019d2 <HAL_GPIO_Init+0x23e>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4a57      	ldr	r2, [pc, #348]	; (8001ac4 <HAL_GPIO_Init+0x330>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d031      	beq.n	80019ce <HAL_GPIO_Init+0x23a>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4a56      	ldr	r2, [pc, #344]	; (8001ac8 <HAL_GPIO_Init+0x334>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d02b      	beq.n	80019ca <HAL_GPIO_Init+0x236>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4a55      	ldr	r2, [pc, #340]	; (8001acc <HAL_GPIO_Init+0x338>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d025      	beq.n	80019c6 <HAL_GPIO_Init+0x232>
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	4a54      	ldr	r2, [pc, #336]	; (8001ad0 <HAL_GPIO_Init+0x33c>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d01f      	beq.n	80019c2 <HAL_GPIO_Init+0x22e>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	4a53      	ldr	r2, [pc, #332]	; (8001ad4 <HAL_GPIO_Init+0x340>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d019      	beq.n	80019be <HAL_GPIO_Init+0x22a>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a52      	ldr	r2, [pc, #328]	; (8001ad8 <HAL_GPIO_Init+0x344>)
 800198e:	4293      	cmp	r3, r2
 8001990:	d013      	beq.n	80019ba <HAL_GPIO_Init+0x226>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4a51      	ldr	r2, [pc, #324]	; (8001adc <HAL_GPIO_Init+0x348>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d00d      	beq.n	80019b6 <HAL_GPIO_Init+0x222>
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4a50      	ldr	r2, [pc, #320]	; (8001ae0 <HAL_GPIO_Init+0x34c>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d007      	beq.n	80019b2 <HAL_GPIO_Init+0x21e>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4a4f      	ldr	r2, [pc, #316]	; (8001ae4 <HAL_GPIO_Init+0x350>)
 80019a6:	4293      	cmp	r3, r2
 80019a8:	d101      	bne.n	80019ae <HAL_GPIO_Init+0x21a>
 80019aa:	2309      	movs	r3, #9
 80019ac:	e012      	b.n	80019d4 <HAL_GPIO_Init+0x240>
 80019ae:	230a      	movs	r3, #10
 80019b0:	e010      	b.n	80019d4 <HAL_GPIO_Init+0x240>
 80019b2:	2308      	movs	r3, #8
 80019b4:	e00e      	b.n	80019d4 <HAL_GPIO_Init+0x240>
 80019b6:	2307      	movs	r3, #7
 80019b8:	e00c      	b.n	80019d4 <HAL_GPIO_Init+0x240>
 80019ba:	2306      	movs	r3, #6
 80019bc:	e00a      	b.n	80019d4 <HAL_GPIO_Init+0x240>
 80019be:	2305      	movs	r3, #5
 80019c0:	e008      	b.n	80019d4 <HAL_GPIO_Init+0x240>
 80019c2:	2304      	movs	r3, #4
 80019c4:	e006      	b.n	80019d4 <HAL_GPIO_Init+0x240>
 80019c6:	2303      	movs	r3, #3
 80019c8:	e004      	b.n	80019d4 <HAL_GPIO_Init+0x240>
 80019ca:	2302      	movs	r3, #2
 80019cc:	e002      	b.n	80019d4 <HAL_GPIO_Init+0x240>
 80019ce:	2301      	movs	r3, #1
 80019d0:	e000      	b.n	80019d4 <HAL_GPIO_Init+0x240>
 80019d2:	2300      	movs	r3, #0
 80019d4:	69fa      	ldr	r2, [r7, #28]
 80019d6:	f002 0203 	and.w	r2, r2, #3
 80019da:	0092      	lsls	r2, r2, #2
 80019dc:	4093      	lsls	r3, r2
 80019de:	69ba      	ldr	r2, [r7, #24]
 80019e0:	4313      	orrs	r3, r2
 80019e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019e4:	4935      	ldr	r1, [pc, #212]	; (8001abc <HAL_GPIO_Init+0x328>)
 80019e6:	69fb      	ldr	r3, [r7, #28]
 80019e8:	089b      	lsrs	r3, r3, #2
 80019ea:	3302      	adds	r3, #2
 80019ec:	69ba      	ldr	r2, [r7, #24]
 80019ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019f2:	4b3d      	ldr	r3, [pc, #244]	; (8001ae8 <HAL_GPIO_Init+0x354>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	43db      	mvns	r3, r3
 80019fc:	69ba      	ldr	r2, [r7, #24]
 80019fe:	4013      	ands	r3, r2
 8001a00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d003      	beq.n	8001a16 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001a0e:	69ba      	ldr	r2, [r7, #24]
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001a16:	4a34      	ldr	r2, [pc, #208]	; (8001ae8 <HAL_GPIO_Init+0x354>)
 8001a18:	69bb      	ldr	r3, [r7, #24]
 8001a1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001a1c:	4b32      	ldr	r3, [pc, #200]	; (8001ae8 <HAL_GPIO_Init+0x354>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	43db      	mvns	r3, r3
 8001a26:	69ba      	ldr	r2, [r7, #24]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d003      	beq.n	8001a40 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001a38:	69ba      	ldr	r2, [r7, #24]
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001a40:	4a29      	ldr	r2, [pc, #164]	; (8001ae8 <HAL_GPIO_Init+0x354>)
 8001a42:	69bb      	ldr	r3, [r7, #24]
 8001a44:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a46:	4b28      	ldr	r3, [pc, #160]	; (8001ae8 <HAL_GPIO_Init+0x354>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	69ba      	ldr	r2, [r7, #24]
 8001a52:	4013      	ands	r3, r2
 8001a54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d003      	beq.n	8001a6a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001a62:	69ba      	ldr	r2, [r7, #24]
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a6a:	4a1f      	ldr	r2, [pc, #124]	; (8001ae8 <HAL_GPIO_Init+0x354>)
 8001a6c:	69bb      	ldr	r3, [r7, #24]
 8001a6e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a70:	4b1d      	ldr	r3, [pc, #116]	; (8001ae8 <HAL_GPIO_Init+0x354>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	43db      	mvns	r3, r3
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d003      	beq.n	8001a94 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	4313      	orrs	r3, r2
 8001a92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a94:	4a14      	ldr	r2, [pc, #80]	; (8001ae8 <HAL_GPIO_Init+0x354>)
 8001a96:	69bb      	ldr	r3, [r7, #24]
 8001a98:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a9a:	69fb      	ldr	r3, [r7, #28]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	61fb      	str	r3, [r7, #28]
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	2b0f      	cmp	r3, #15
 8001aa4:	f67f ae84 	bls.w	80017b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001aa8:	bf00      	nop
 8001aaa:	bf00      	nop
 8001aac:	3724      	adds	r7, #36	; 0x24
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	40023800 	.word	0x40023800
 8001abc:	40013800 	.word	0x40013800
 8001ac0:	40020000 	.word	0x40020000
 8001ac4:	40020400 	.word	0x40020400
 8001ac8:	40020800 	.word	0x40020800
 8001acc:	40020c00 	.word	0x40020c00
 8001ad0:	40021000 	.word	0x40021000
 8001ad4:	40021400 	.word	0x40021400
 8001ad8:	40021800 	.word	0x40021800
 8001adc:	40021c00 	.word	0x40021c00
 8001ae0:	40022000 	.word	0x40022000
 8001ae4:	40022400 	.word	0x40022400
 8001ae8:	40013c00 	.word	0x40013c00

08001aec <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b087      	sub	sp, #28
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
 8001af4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001af6:	2300      	movs	r3, #0
 8001af8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8001afa:	2300      	movs	r3, #0
 8001afc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8001afe:	2300      	movs	r3, #0
 8001b00:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
 8001b06:	e0d9      	b.n	8001cbc <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b08:	2201      	movs	r2, #1
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b10:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8001b12:	683a      	ldr	r2, [r7, #0]
 8001b14:	693b      	ldr	r3, [r7, #16]
 8001b16:	4013      	ands	r3, r2
 8001b18:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8001b1a:	68fa      	ldr	r2, [r7, #12]
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	f040 80c9 	bne.w	8001cb6 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001b24:	4a6b      	ldr	r2, [pc, #428]	; (8001cd4 <HAL_GPIO_DeInit+0x1e8>)
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	089b      	lsrs	r3, r3, #2
 8001b2a:	3302      	adds	r3, #2
 8001b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b30:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	f003 0303 	and.w	r3, r3, #3
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	220f      	movs	r2, #15
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	68ba      	ldr	r2, [r7, #8]
 8001b42:	4013      	ands	r3, r2
 8001b44:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4a63      	ldr	r2, [pc, #396]	; (8001cd8 <HAL_GPIO_DeInit+0x1ec>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d037      	beq.n	8001bbe <HAL_GPIO_DeInit+0xd2>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4a62      	ldr	r2, [pc, #392]	; (8001cdc <HAL_GPIO_DeInit+0x1f0>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d031      	beq.n	8001bba <HAL_GPIO_DeInit+0xce>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4a61      	ldr	r2, [pc, #388]	; (8001ce0 <HAL_GPIO_DeInit+0x1f4>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d02b      	beq.n	8001bb6 <HAL_GPIO_DeInit+0xca>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4a60      	ldr	r2, [pc, #384]	; (8001ce4 <HAL_GPIO_DeInit+0x1f8>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d025      	beq.n	8001bb2 <HAL_GPIO_DeInit+0xc6>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	4a5f      	ldr	r2, [pc, #380]	; (8001ce8 <HAL_GPIO_DeInit+0x1fc>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d01f      	beq.n	8001bae <HAL_GPIO_DeInit+0xc2>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	4a5e      	ldr	r2, [pc, #376]	; (8001cec <HAL_GPIO_DeInit+0x200>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d019      	beq.n	8001baa <HAL_GPIO_DeInit+0xbe>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	4a5d      	ldr	r2, [pc, #372]	; (8001cf0 <HAL_GPIO_DeInit+0x204>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d013      	beq.n	8001ba6 <HAL_GPIO_DeInit+0xba>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	4a5c      	ldr	r2, [pc, #368]	; (8001cf4 <HAL_GPIO_DeInit+0x208>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d00d      	beq.n	8001ba2 <HAL_GPIO_DeInit+0xb6>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4a5b      	ldr	r2, [pc, #364]	; (8001cf8 <HAL_GPIO_DeInit+0x20c>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d007      	beq.n	8001b9e <HAL_GPIO_DeInit+0xb2>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a5a      	ldr	r2, [pc, #360]	; (8001cfc <HAL_GPIO_DeInit+0x210>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d101      	bne.n	8001b9a <HAL_GPIO_DeInit+0xae>
 8001b96:	2309      	movs	r3, #9
 8001b98:	e012      	b.n	8001bc0 <HAL_GPIO_DeInit+0xd4>
 8001b9a:	230a      	movs	r3, #10
 8001b9c:	e010      	b.n	8001bc0 <HAL_GPIO_DeInit+0xd4>
 8001b9e:	2308      	movs	r3, #8
 8001ba0:	e00e      	b.n	8001bc0 <HAL_GPIO_DeInit+0xd4>
 8001ba2:	2307      	movs	r3, #7
 8001ba4:	e00c      	b.n	8001bc0 <HAL_GPIO_DeInit+0xd4>
 8001ba6:	2306      	movs	r3, #6
 8001ba8:	e00a      	b.n	8001bc0 <HAL_GPIO_DeInit+0xd4>
 8001baa:	2305      	movs	r3, #5
 8001bac:	e008      	b.n	8001bc0 <HAL_GPIO_DeInit+0xd4>
 8001bae:	2304      	movs	r3, #4
 8001bb0:	e006      	b.n	8001bc0 <HAL_GPIO_DeInit+0xd4>
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e004      	b.n	8001bc0 <HAL_GPIO_DeInit+0xd4>
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	e002      	b.n	8001bc0 <HAL_GPIO_DeInit+0xd4>
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e000      	b.n	8001bc0 <HAL_GPIO_DeInit+0xd4>
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	697a      	ldr	r2, [r7, #20]
 8001bc2:	f002 0203 	and.w	r2, r2, #3
 8001bc6:	0092      	lsls	r2, r2, #2
 8001bc8:	4093      	lsls	r3, r2
 8001bca:	68ba      	ldr	r2, [r7, #8]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d132      	bne.n	8001c36 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001bd0:	4b4b      	ldr	r3, [pc, #300]	; (8001d00 <HAL_GPIO_DeInit+0x214>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	43db      	mvns	r3, r3
 8001bd8:	4949      	ldr	r1, [pc, #292]	; (8001d00 <HAL_GPIO_DeInit+0x214>)
 8001bda:	4013      	ands	r3, r2
 8001bdc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001bde:	4b48      	ldr	r3, [pc, #288]	; (8001d00 <HAL_GPIO_DeInit+0x214>)
 8001be0:	685a      	ldr	r2, [r3, #4]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	43db      	mvns	r3, r3
 8001be6:	4946      	ldr	r1, [pc, #280]	; (8001d00 <HAL_GPIO_DeInit+0x214>)
 8001be8:	4013      	ands	r3, r2
 8001bea:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001bec:	4b44      	ldr	r3, [pc, #272]	; (8001d00 <HAL_GPIO_DeInit+0x214>)
 8001bee:	68da      	ldr	r2, [r3, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	43db      	mvns	r3, r3
 8001bf4:	4942      	ldr	r1, [pc, #264]	; (8001d00 <HAL_GPIO_DeInit+0x214>)
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001bfa:	4b41      	ldr	r3, [pc, #260]	; (8001d00 <HAL_GPIO_DeInit+0x214>)
 8001bfc:	689a      	ldr	r2, [r3, #8]
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	43db      	mvns	r3, r3
 8001c02:	493f      	ldr	r1, [pc, #252]	; (8001d00 <HAL_GPIO_DeInit+0x214>)
 8001c04:	4013      	ands	r3, r2
 8001c06:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	f003 0303 	and.w	r3, r3, #3
 8001c0e:	009b      	lsls	r3, r3, #2
 8001c10:	220f      	movs	r2, #15
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001c18:	4a2e      	ldr	r2, [pc, #184]	; (8001cd4 <HAL_GPIO_DeInit+0x1e8>)
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	089b      	lsrs	r3, r3, #2
 8001c1e:	3302      	adds	r3, #2
 8001c20:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	43da      	mvns	r2, r3
 8001c28:	482a      	ldr	r0, [pc, #168]	; (8001cd4 <HAL_GPIO_DeInit+0x1e8>)
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	089b      	lsrs	r3, r3, #2
 8001c2e:	400a      	ands	r2, r1
 8001c30:	3302      	adds	r3, #2
 8001c32:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	697b      	ldr	r3, [r7, #20]
 8001c3c:	005b      	lsls	r3, r3, #1
 8001c3e:	2103      	movs	r1, #3
 8001c40:	fa01 f303 	lsl.w	r3, r1, r3
 8001c44:	43db      	mvns	r3, r3
 8001c46:	401a      	ands	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	08da      	lsrs	r2, r3, #3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3208      	adds	r2, #8
 8001c54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	f003 0307 	and.w	r3, r3, #7
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	220f      	movs	r2, #15
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	43db      	mvns	r3, r3
 8001c68:	697a      	ldr	r2, [r7, #20]
 8001c6a:	08d2      	lsrs	r2, r2, #3
 8001c6c:	4019      	ands	r1, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	3208      	adds	r2, #8
 8001c72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	68da      	ldr	r2, [r3, #12]
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	2103      	movs	r1, #3
 8001c80:	fa01 f303 	lsl.w	r3, r1, r3
 8001c84:	43db      	mvns	r3, r3
 8001c86:	401a      	ands	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	685a      	ldr	r2, [r3, #4]
 8001c90:	2101      	movs	r1, #1
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	fa01 f303 	lsl.w	r3, r1, r3
 8001c98:	43db      	mvns	r3, r3
 8001c9a:	401a      	ands	r2, r3
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689a      	ldr	r2, [r3, #8]
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	2103      	movs	r1, #3
 8001caa:	fa01 f303 	lsl.w	r3, r1, r3
 8001cae:	43db      	mvns	r3, r3
 8001cb0:	401a      	ands	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	617b      	str	r3, [r7, #20]
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	2b0f      	cmp	r3, #15
 8001cc0:	f67f af22 	bls.w	8001b08 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8001cc4:	bf00      	nop
 8001cc6:	bf00      	nop
 8001cc8:	371c      	adds	r7, #28
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd0:	4770      	bx	lr
 8001cd2:	bf00      	nop
 8001cd4:	40013800 	.word	0x40013800
 8001cd8:	40020000 	.word	0x40020000
 8001cdc:	40020400 	.word	0x40020400
 8001ce0:	40020800 	.word	0x40020800
 8001ce4:	40020c00 	.word	0x40020c00
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	40021400 	.word	0x40021400
 8001cf0:	40021800 	.word	0x40021800
 8001cf4:	40021c00 	.word	0x40021c00
 8001cf8:	40022000 	.word	0x40022000
 8001cfc:	40022400 	.word	0x40022400
 8001d00:	40013c00 	.word	0x40013c00

08001d04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b085      	sub	sp, #20
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	691a      	ldr	r2, [r3, #16]
 8001d14:	887b      	ldrh	r3, [r7, #2]
 8001d16:	4013      	ands	r3, r2
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d002      	beq.n	8001d22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	73fb      	strb	r3, [r7, #15]
 8001d20:	e001      	b.n	8001d26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d22:	2300      	movs	r3, #0
 8001d24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3714      	adds	r7, #20
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	460b      	mov	r3, r1
 8001d3e:	807b      	strh	r3, [r7, #2]
 8001d40:	4613      	mov	r3, r2
 8001d42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d44:	787b      	ldrb	r3, [r7, #1]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d003      	beq.n	8001d52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d4a:	887a      	ldrh	r2, [r7, #2]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d50:	e003      	b.n	8001d5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d52:	887b      	ldrh	r3, [r7, #2]
 8001d54:	041a      	lsls	r2, r3, #16
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	619a      	str	r2, [r3, #24]
}
 8001d5a:	bf00      	nop
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr

08001d66 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d66:	b480      	push	{r7}
 8001d68:	b085      	sub	sp, #20
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
 8001d6e:	460b      	mov	r3, r1
 8001d70:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	695b      	ldr	r3, [r3, #20]
 8001d76:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d78:	887a      	ldrh	r2, [r7, #2]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	041a      	lsls	r2, r3, #16
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	43d9      	mvns	r1, r3
 8001d84:	887b      	ldrh	r3, [r7, #2]
 8001d86:	400b      	ands	r3, r1
 8001d88:	431a      	orrs	r2, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	619a      	str	r2, [r3, #24]
}
 8001d8e:	bf00      	nop
 8001d90:	3714      	adds	r7, #20
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
	...

08001d9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b086      	sub	sp, #24
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d101      	bne.n	8001dae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e267      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d075      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001dba:	4b88      	ldr	r3, [pc, #544]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	f003 030c 	and.w	r3, r3, #12
 8001dc2:	2b04      	cmp	r3, #4
 8001dc4:	d00c      	beq.n	8001de0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dc6:	4b85      	ldr	r3, [pc, #532]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001dce:	2b08      	cmp	r3, #8
 8001dd0:	d112      	bne.n	8001df8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dd2:	4b82      	ldr	r3, [pc, #520]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dda:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001dde:	d10b      	bne.n	8001df8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001de0:	4b7e      	ldr	r3, [pc, #504]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d05b      	beq.n	8001ea4 <HAL_RCC_OscConfig+0x108>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d157      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	e242      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e00:	d106      	bne.n	8001e10 <HAL_RCC_OscConfig+0x74>
 8001e02:	4b76      	ldr	r3, [pc, #472]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4a75      	ldr	r2, [pc, #468]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001e08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e0c:	6013      	str	r3, [r2, #0]
 8001e0e:	e01d      	b.n	8001e4c <HAL_RCC_OscConfig+0xb0>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e18:	d10c      	bne.n	8001e34 <HAL_RCC_OscConfig+0x98>
 8001e1a:	4b70      	ldr	r3, [pc, #448]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a6f      	ldr	r2, [pc, #444]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001e20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e24:	6013      	str	r3, [r2, #0]
 8001e26:	4b6d      	ldr	r3, [pc, #436]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a6c      	ldr	r2, [pc, #432]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e30:	6013      	str	r3, [r2, #0]
 8001e32:	e00b      	b.n	8001e4c <HAL_RCC_OscConfig+0xb0>
 8001e34:	4b69      	ldr	r3, [pc, #420]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4a68      	ldr	r2, [pc, #416]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001e3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e3e:	6013      	str	r3, [r2, #0]
 8001e40:	4b66      	ldr	r3, [pc, #408]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	4a65      	ldr	r2, [pc, #404]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001e46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d013      	beq.n	8001e7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e54:	f7ff fabc 	bl	80013d0 <HAL_GetTick>
 8001e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e5a:	e008      	b.n	8001e6e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e5c:	f7ff fab8 	bl	80013d0 <HAL_GetTick>
 8001e60:	4602      	mov	r2, r0
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	1ad3      	subs	r3, r2, r3
 8001e66:	2b64      	cmp	r3, #100	; 0x64
 8001e68:	d901      	bls.n	8001e6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	e207      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e6e:	4b5b      	ldr	r3, [pc, #364]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d0f0      	beq.n	8001e5c <HAL_RCC_OscConfig+0xc0>
 8001e7a:	e014      	b.n	8001ea6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e7c:	f7ff faa8 	bl	80013d0 <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e82:	e008      	b.n	8001e96 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e84:	f7ff faa4 	bl	80013d0 <HAL_GetTick>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	2b64      	cmp	r3, #100	; 0x64
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e1f3      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e96:	4b51      	ldr	r3, [pc, #324]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d1f0      	bne.n	8001e84 <HAL_RCC_OscConfig+0xe8>
 8001ea2:	e000      	b.n	8001ea6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ea4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0302 	and.w	r3, r3, #2
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d063      	beq.n	8001f7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001eb2:	4b4a      	ldr	r3, [pc, #296]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f003 030c 	and.w	r3, r3, #12
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d00b      	beq.n	8001ed6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ebe:	4b47      	ldr	r3, [pc, #284]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ec6:	2b08      	cmp	r3, #8
 8001ec8:	d11c      	bne.n	8001f04 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001eca:	4b44      	ldr	r3, [pc, #272]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d116      	bne.n	8001f04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ed6:	4b41      	ldr	r3, [pc, #260]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f003 0302 	and.w	r3, r3, #2
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d005      	beq.n	8001eee <HAL_RCC_OscConfig+0x152>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	68db      	ldr	r3, [r3, #12]
 8001ee6:	2b01      	cmp	r3, #1
 8001ee8:	d001      	beq.n	8001eee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e1c7      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eee:	4b3b      	ldr	r3, [pc, #236]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	4937      	ldr	r1, [pc, #220]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001efe:	4313      	orrs	r3, r2
 8001f00:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f02:	e03a      	b.n	8001f7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d020      	beq.n	8001f4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f0c:	4b34      	ldr	r3, [pc, #208]	; (8001fe0 <HAL_RCC_OscConfig+0x244>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f12:	f7ff fa5d 	bl	80013d0 <HAL_GetTick>
 8001f16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f18:	e008      	b.n	8001f2c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f1a:	f7ff fa59 	bl	80013d0 <HAL_GetTick>
 8001f1e:	4602      	mov	r2, r0
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e1a8      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f2c:	4b2b      	ldr	r3, [pc, #172]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f003 0302 	and.w	r3, r3, #2
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d0f0      	beq.n	8001f1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f38:	4b28      	ldr	r3, [pc, #160]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	691b      	ldr	r3, [r3, #16]
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	4925      	ldr	r1, [pc, #148]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	600b      	str	r3, [r1, #0]
 8001f4c:	e015      	b.n	8001f7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f4e:	4b24      	ldr	r3, [pc, #144]	; (8001fe0 <HAL_RCC_OscConfig+0x244>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f54:	f7ff fa3c 	bl	80013d0 <HAL_GetTick>
 8001f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f5a:	e008      	b.n	8001f6e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f5c:	f7ff fa38 	bl	80013d0 <HAL_GetTick>
 8001f60:	4602      	mov	r2, r0
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	1ad3      	subs	r3, r2, r3
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d901      	bls.n	8001f6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	e187      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f6e:	4b1b      	ldr	r3, [pc, #108]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	f003 0302 	and.w	r3, r3, #2
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d1f0      	bne.n	8001f5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 0308 	and.w	r3, r3, #8
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d036      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	695b      	ldr	r3, [r3, #20]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d016      	beq.n	8001fbc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f8e:	4b15      	ldr	r3, [pc, #84]	; (8001fe4 <HAL_RCC_OscConfig+0x248>)
 8001f90:	2201      	movs	r2, #1
 8001f92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f94:	f7ff fa1c 	bl	80013d0 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f9a:	e008      	b.n	8001fae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f9c:	f7ff fa18 	bl	80013d0 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e167      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fae:	4b0b      	ldr	r3, [pc, #44]	; (8001fdc <HAL_RCC_OscConfig+0x240>)
 8001fb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fb2:	f003 0302 	and.w	r3, r3, #2
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d0f0      	beq.n	8001f9c <HAL_RCC_OscConfig+0x200>
 8001fba:	e01b      	b.n	8001ff4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fbc:	4b09      	ldr	r3, [pc, #36]	; (8001fe4 <HAL_RCC_OscConfig+0x248>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fc2:	f7ff fa05 	bl	80013d0 <HAL_GetTick>
 8001fc6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fc8:	e00e      	b.n	8001fe8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fca:	f7ff fa01 	bl	80013d0 <HAL_GetTick>
 8001fce:	4602      	mov	r2, r0
 8001fd0:	693b      	ldr	r3, [r7, #16]
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	2b02      	cmp	r3, #2
 8001fd6:	d907      	bls.n	8001fe8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	e150      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	42470000 	.word	0x42470000
 8001fe4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fe8:	4b88      	ldr	r3, [pc, #544]	; (800220c <HAL_RCC_OscConfig+0x470>)
 8001fea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fec:	f003 0302 	and.w	r3, r3, #2
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d1ea      	bne.n	8001fca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0304 	and.w	r3, r3, #4
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	f000 8097 	beq.w	8002130 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002002:	2300      	movs	r3, #0
 8002004:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002006:	4b81      	ldr	r3, [pc, #516]	; (800220c <HAL_RCC_OscConfig+0x470>)
 8002008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800200e:	2b00      	cmp	r3, #0
 8002010:	d10f      	bne.n	8002032 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	60bb      	str	r3, [r7, #8]
 8002016:	4b7d      	ldr	r3, [pc, #500]	; (800220c <HAL_RCC_OscConfig+0x470>)
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	4a7c      	ldr	r2, [pc, #496]	; (800220c <HAL_RCC_OscConfig+0x470>)
 800201c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002020:	6413      	str	r3, [r2, #64]	; 0x40
 8002022:	4b7a      	ldr	r3, [pc, #488]	; (800220c <HAL_RCC_OscConfig+0x470>)
 8002024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800202a:	60bb      	str	r3, [r7, #8]
 800202c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800202e:	2301      	movs	r3, #1
 8002030:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002032:	4b77      	ldr	r3, [pc, #476]	; (8002210 <HAL_RCC_OscConfig+0x474>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800203a:	2b00      	cmp	r3, #0
 800203c:	d118      	bne.n	8002070 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800203e:	4b74      	ldr	r3, [pc, #464]	; (8002210 <HAL_RCC_OscConfig+0x474>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4a73      	ldr	r2, [pc, #460]	; (8002210 <HAL_RCC_OscConfig+0x474>)
 8002044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002048:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800204a:	f7ff f9c1 	bl	80013d0 <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002050:	e008      	b.n	8002064 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002052:	f7ff f9bd 	bl	80013d0 <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	2b02      	cmp	r3, #2
 800205e:	d901      	bls.n	8002064 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	e10c      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002064:	4b6a      	ldr	r3, [pc, #424]	; (8002210 <HAL_RCC_OscConfig+0x474>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800206c:	2b00      	cmp	r3, #0
 800206e:	d0f0      	beq.n	8002052 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	2b01      	cmp	r3, #1
 8002076:	d106      	bne.n	8002086 <HAL_RCC_OscConfig+0x2ea>
 8002078:	4b64      	ldr	r3, [pc, #400]	; (800220c <HAL_RCC_OscConfig+0x470>)
 800207a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800207c:	4a63      	ldr	r2, [pc, #396]	; (800220c <HAL_RCC_OscConfig+0x470>)
 800207e:	f043 0301 	orr.w	r3, r3, #1
 8002082:	6713      	str	r3, [r2, #112]	; 0x70
 8002084:	e01c      	b.n	80020c0 <HAL_RCC_OscConfig+0x324>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	689b      	ldr	r3, [r3, #8]
 800208a:	2b05      	cmp	r3, #5
 800208c:	d10c      	bne.n	80020a8 <HAL_RCC_OscConfig+0x30c>
 800208e:	4b5f      	ldr	r3, [pc, #380]	; (800220c <HAL_RCC_OscConfig+0x470>)
 8002090:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002092:	4a5e      	ldr	r2, [pc, #376]	; (800220c <HAL_RCC_OscConfig+0x470>)
 8002094:	f043 0304 	orr.w	r3, r3, #4
 8002098:	6713      	str	r3, [r2, #112]	; 0x70
 800209a:	4b5c      	ldr	r3, [pc, #368]	; (800220c <HAL_RCC_OscConfig+0x470>)
 800209c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800209e:	4a5b      	ldr	r2, [pc, #364]	; (800220c <HAL_RCC_OscConfig+0x470>)
 80020a0:	f043 0301 	orr.w	r3, r3, #1
 80020a4:	6713      	str	r3, [r2, #112]	; 0x70
 80020a6:	e00b      	b.n	80020c0 <HAL_RCC_OscConfig+0x324>
 80020a8:	4b58      	ldr	r3, [pc, #352]	; (800220c <HAL_RCC_OscConfig+0x470>)
 80020aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020ac:	4a57      	ldr	r2, [pc, #348]	; (800220c <HAL_RCC_OscConfig+0x470>)
 80020ae:	f023 0301 	bic.w	r3, r3, #1
 80020b2:	6713      	str	r3, [r2, #112]	; 0x70
 80020b4:	4b55      	ldr	r3, [pc, #340]	; (800220c <HAL_RCC_OscConfig+0x470>)
 80020b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020b8:	4a54      	ldr	r2, [pc, #336]	; (800220c <HAL_RCC_OscConfig+0x470>)
 80020ba:	f023 0304 	bic.w	r3, r3, #4
 80020be:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d015      	beq.n	80020f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020c8:	f7ff f982 	bl	80013d0 <HAL_GetTick>
 80020cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020ce:	e00a      	b.n	80020e6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020d0:	f7ff f97e 	bl	80013d0 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	f241 3288 	movw	r2, #5000	; 0x1388
 80020de:	4293      	cmp	r3, r2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e0cb      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020e6:	4b49      	ldr	r3, [pc, #292]	; (800220c <HAL_RCC_OscConfig+0x470>)
 80020e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d0ee      	beq.n	80020d0 <HAL_RCC_OscConfig+0x334>
 80020f2:	e014      	b.n	800211e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020f4:	f7ff f96c 	bl	80013d0 <HAL_GetTick>
 80020f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020fa:	e00a      	b.n	8002112 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020fc:	f7ff f968 	bl	80013d0 <HAL_GetTick>
 8002100:	4602      	mov	r2, r0
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	1ad3      	subs	r3, r2, r3
 8002106:	f241 3288 	movw	r2, #5000	; 0x1388
 800210a:	4293      	cmp	r3, r2
 800210c:	d901      	bls.n	8002112 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800210e:	2303      	movs	r3, #3
 8002110:	e0b5      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002112:	4b3e      	ldr	r3, [pc, #248]	; (800220c <HAL_RCC_OscConfig+0x470>)
 8002114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1ee      	bne.n	80020fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800211e:	7dfb      	ldrb	r3, [r7, #23]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d105      	bne.n	8002130 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002124:	4b39      	ldr	r3, [pc, #228]	; (800220c <HAL_RCC_OscConfig+0x470>)
 8002126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002128:	4a38      	ldr	r2, [pc, #224]	; (800220c <HAL_RCC_OscConfig+0x470>)
 800212a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800212e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	699b      	ldr	r3, [r3, #24]
 8002134:	2b00      	cmp	r3, #0
 8002136:	f000 80a1 	beq.w	800227c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800213a:	4b34      	ldr	r3, [pc, #208]	; (800220c <HAL_RCC_OscConfig+0x470>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	f003 030c 	and.w	r3, r3, #12
 8002142:	2b08      	cmp	r3, #8
 8002144:	d05c      	beq.n	8002200 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	699b      	ldr	r3, [r3, #24]
 800214a:	2b02      	cmp	r3, #2
 800214c:	d141      	bne.n	80021d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800214e:	4b31      	ldr	r3, [pc, #196]	; (8002214 <HAL_RCC_OscConfig+0x478>)
 8002150:	2200      	movs	r2, #0
 8002152:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002154:	f7ff f93c 	bl	80013d0 <HAL_GetTick>
 8002158:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800215a:	e008      	b.n	800216e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800215c:	f7ff f938 	bl	80013d0 <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	2b02      	cmp	r3, #2
 8002168:	d901      	bls.n	800216e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800216a:	2303      	movs	r3, #3
 800216c:	e087      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800216e:	4b27      	ldr	r3, [pc, #156]	; (800220c <HAL_RCC_OscConfig+0x470>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002176:	2b00      	cmp	r3, #0
 8002178:	d1f0      	bne.n	800215c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	69da      	ldr	r2, [r3, #28]
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6a1b      	ldr	r3, [r3, #32]
 8002182:	431a      	orrs	r2, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002188:	019b      	lsls	r3, r3, #6
 800218a:	431a      	orrs	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002190:	085b      	lsrs	r3, r3, #1
 8002192:	3b01      	subs	r3, #1
 8002194:	041b      	lsls	r3, r3, #16
 8002196:	431a      	orrs	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800219c:	061b      	lsls	r3, r3, #24
 800219e:	491b      	ldr	r1, [pc, #108]	; (800220c <HAL_RCC_OscConfig+0x470>)
 80021a0:	4313      	orrs	r3, r2
 80021a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021a4:	4b1b      	ldr	r3, [pc, #108]	; (8002214 <HAL_RCC_OscConfig+0x478>)
 80021a6:	2201      	movs	r2, #1
 80021a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021aa:	f7ff f911 	bl	80013d0 <HAL_GetTick>
 80021ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021b0:	e008      	b.n	80021c4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021b2:	f7ff f90d 	bl	80013d0 <HAL_GetTick>
 80021b6:	4602      	mov	r2, r0
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	1ad3      	subs	r3, r2, r3
 80021bc:	2b02      	cmp	r3, #2
 80021be:	d901      	bls.n	80021c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80021c0:	2303      	movs	r3, #3
 80021c2:	e05c      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021c4:	4b11      	ldr	r3, [pc, #68]	; (800220c <HAL_RCC_OscConfig+0x470>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d0f0      	beq.n	80021b2 <HAL_RCC_OscConfig+0x416>
 80021d0:	e054      	b.n	800227c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021d2:	4b10      	ldr	r3, [pc, #64]	; (8002214 <HAL_RCC_OscConfig+0x478>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d8:	f7ff f8fa 	bl	80013d0 <HAL_GetTick>
 80021dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021de:	e008      	b.n	80021f2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021e0:	f7ff f8f6 	bl	80013d0 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d901      	bls.n	80021f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80021ee:	2303      	movs	r3, #3
 80021f0:	e045      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021f2:	4b06      	ldr	r3, [pc, #24]	; (800220c <HAL_RCC_OscConfig+0x470>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d1f0      	bne.n	80021e0 <HAL_RCC_OscConfig+0x444>
 80021fe:	e03d      	b.n	800227c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	699b      	ldr	r3, [r3, #24]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d107      	bne.n	8002218 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e038      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
 800220c:	40023800 	.word	0x40023800
 8002210:	40007000 	.word	0x40007000
 8002214:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002218:	4b1b      	ldr	r3, [pc, #108]	; (8002288 <HAL_RCC_OscConfig+0x4ec>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	699b      	ldr	r3, [r3, #24]
 8002222:	2b01      	cmp	r3, #1
 8002224:	d028      	beq.n	8002278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002230:	429a      	cmp	r2, r3
 8002232:	d121      	bne.n	8002278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800223e:	429a      	cmp	r2, r3
 8002240:	d11a      	bne.n	8002278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002242:	68fa      	ldr	r2, [r7, #12]
 8002244:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002248:	4013      	ands	r3, r2
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800224e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002250:	4293      	cmp	r3, r2
 8002252:	d111      	bne.n	8002278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800225e:	085b      	lsrs	r3, r3, #1
 8002260:	3b01      	subs	r3, #1
 8002262:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002264:	429a      	cmp	r2, r3
 8002266:	d107      	bne.n	8002278 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002272:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002274:	429a      	cmp	r2, r3
 8002276:	d001      	beq.n	800227c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002278:	2301      	movs	r3, #1
 800227a:	e000      	b.n	800227e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3718      	adds	r7, #24
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	40023800 	.word	0x40023800

0800228c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d101      	bne.n	80022a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800229c:	2301      	movs	r3, #1
 800229e:	e0cc      	b.n	800243a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022a0:	4b68      	ldr	r3, [pc, #416]	; (8002444 <HAL_RCC_ClockConfig+0x1b8>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 030f 	and.w	r3, r3, #15
 80022a8:	683a      	ldr	r2, [r7, #0]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d90c      	bls.n	80022c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022ae:	4b65      	ldr	r3, [pc, #404]	; (8002444 <HAL_RCC_ClockConfig+0x1b8>)
 80022b0:	683a      	ldr	r2, [r7, #0]
 80022b2:	b2d2      	uxtb	r2, r2
 80022b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022b6:	4b63      	ldr	r3, [pc, #396]	; (8002444 <HAL_RCC_ClockConfig+0x1b8>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 030f 	and.w	r3, r3, #15
 80022be:	683a      	ldr	r2, [r7, #0]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d001      	beq.n	80022c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e0b8      	b.n	800243a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0302 	and.w	r3, r3, #2
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d020      	beq.n	8002316 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d005      	beq.n	80022ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022e0:	4b59      	ldr	r3, [pc, #356]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	4a58      	ldr	r2, [pc, #352]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 80022e6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80022ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0308 	and.w	r3, r3, #8
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d005      	beq.n	8002304 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80022f8:	4b53      	ldr	r3, [pc, #332]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	4a52      	ldr	r2, [pc, #328]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 80022fe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002302:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002304:	4b50      	ldr	r3, [pc, #320]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	494d      	ldr	r1, [pc, #308]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 8002312:	4313      	orrs	r3, r2
 8002314:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	2b00      	cmp	r3, #0
 8002320:	d044      	beq.n	80023ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d107      	bne.n	800233a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800232a:	4b47      	ldr	r3, [pc, #284]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d119      	bne.n	800236a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e07f      	b.n	800243a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	685b      	ldr	r3, [r3, #4]
 800233e:	2b02      	cmp	r3, #2
 8002340:	d003      	beq.n	800234a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002346:	2b03      	cmp	r3, #3
 8002348:	d107      	bne.n	800235a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800234a:	4b3f      	ldr	r3, [pc, #252]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002352:	2b00      	cmp	r3, #0
 8002354:	d109      	bne.n	800236a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e06f      	b.n	800243a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800235a:	4b3b      	ldr	r3, [pc, #236]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0302 	and.w	r3, r3, #2
 8002362:	2b00      	cmp	r3, #0
 8002364:	d101      	bne.n	800236a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e067      	b.n	800243a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800236a:	4b37      	ldr	r3, [pc, #220]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f023 0203 	bic.w	r2, r3, #3
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	4934      	ldr	r1, [pc, #208]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 8002378:	4313      	orrs	r3, r2
 800237a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800237c:	f7ff f828 	bl	80013d0 <HAL_GetTick>
 8002380:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002382:	e00a      	b.n	800239a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002384:	f7ff f824 	bl	80013d0 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002392:	4293      	cmp	r3, r2
 8002394:	d901      	bls.n	800239a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e04f      	b.n	800243a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800239a:	4b2b      	ldr	r3, [pc, #172]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	f003 020c 	and.w	r2, r3, #12
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d1eb      	bne.n	8002384 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023ac:	4b25      	ldr	r3, [pc, #148]	; (8002444 <HAL_RCC_ClockConfig+0x1b8>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 030f 	and.w	r3, r3, #15
 80023b4:	683a      	ldr	r2, [r7, #0]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d20c      	bcs.n	80023d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ba:	4b22      	ldr	r3, [pc, #136]	; (8002444 <HAL_RCC_ClockConfig+0x1b8>)
 80023bc:	683a      	ldr	r2, [r7, #0]
 80023be:	b2d2      	uxtb	r2, r2
 80023c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023c2:	4b20      	ldr	r3, [pc, #128]	; (8002444 <HAL_RCC_ClockConfig+0x1b8>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f003 030f 	and.w	r3, r3, #15
 80023ca:	683a      	ldr	r2, [r7, #0]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d001      	beq.n	80023d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	e032      	b.n	800243a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0304 	and.w	r3, r3, #4
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d008      	beq.n	80023f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023e0:	4b19      	ldr	r3, [pc, #100]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	4916      	ldr	r1, [pc, #88]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 80023ee:	4313      	orrs	r3, r2
 80023f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f003 0308 	and.w	r3, r3, #8
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d009      	beq.n	8002412 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023fe:	4b12      	ldr	r3, [pc, #72]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	691b      	ldr	r3, [r3, #16]
 800240a:	00db      	lsls	r3, r3, #3
 800240c:	490e      	ldr	r1, [pc, #56]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 800240e:	4313      	orrs	r3, r2
 8002410:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002412:	f000 f821 	bl	8002458 <HAL_RCC_GetSysClockFreq>
 8002416:	4602      	mov	r2, r0
 8002418:	4b0b      	ldr	r3, [pc, #44]	; (8002448 <HAL_RCC_ClockConfig+0x1bc>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	091b      	lsrs	r3, r3, #4
 800241e:	f003 030f 	and.w	r3, r3, #15
 8002422:	490a      	ldr	r1, [pc, #40]	; (800244c <HAL_RCC_ClockConfig+0x1c0>)
 8002424:	5ccb      	ldrb	r3, [r1, r3]
 8002426:	fa22 f303 	lsr.w	r3, r2, r3
 800242a:	4a09      	ldr	r2, [pc, #36]	; (8002450 <HAL_RCC_ClockConfig+0x1c4>)
 800242c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800242e:	4b09      	ldr	r3, [pc, #36]	; (8002454 <HAL_RCC_ClockConfig+0x1c8>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f7fe ff88 	bl	8001348 <HAL_InitTick>

  return HAL_OK;
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40023c00 	.word	0x40023c00
 8002448:	40023800 	.word	0x40023800
 800244c:	0800567c 	.word	0x0800567c
 8002450:	20000024 	.word	0x20000024
 8002454:	20000028 	.word	0x20000028

08002458 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002458:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800245c:	b090      	sub	sp, #64	; 0x40
 800245e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002460:	2300      	movs	r3, #0
 8002462:	637b      	str	r3, [r7, #52]	; 0x34
 8002464:	2300      	movs	r3, #0
 8002466:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002468:	2300      	movs	r3, #0
 800246a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800246c:	2300      	movs	r3, #0
 800246e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002470:	4b59      	ldr	r3, [pc, #356]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f003 030c 	and.w	r3, r3, #12
 8002478:	2b08      	cmp	r3, #8
 800247a:	d00d      	beq.n	8002498 <HAL_RCC_GetSysClockFreq+0x40>
 800247c:	2b08      	cmp	r3, #8
 800247e:	f200 80a1 	bhi.w	80025c4 <HAL_RCC_GetSysClockFreq+0x16c>
 8002482:	2b00      	cmp	r3, #0
 8002484:	d002      	beq.n	800248c <HAL_RCC_GetSysClockFreq+0x34>
 8002486:	2b04      	cmp	r3, #4
 8002488:	d003      	beq.n	8002492 <HAL_RCC_GetSysClockFreq+0x3a>
 800248a:	e09b      	b.n	80025c4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800248c:	4b53      	ldr	r3, [pc, #332]	; (80025dc <HAL_RCC_GetSysClockFreq+0x184>)
 800248e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002490:	e09b      	b.n	80025ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002492:	4b53      	ldr	r3, [pc, #332]	; (80025e0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002494:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002496:	e098      	b.n	80025ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002498:	4b4f      	ldr	r3, [pc, #316]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x180>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024a0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024a2:	4b4d      	ldr	r3, [pc, #308]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d028      	beq.n	8002500 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024ae:	4b4a      	ldr	r3, [pc, #296]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	099b      	lsrs	r3, r3, #6
 80024b4:	2200      	movs	r2, #0
 80024b6:	623b      	str	r3, [r7, #32]
 80024b8:	627a      	str	r2, [r7, #36]	; 0x24
 80024ba:	6a3b      	ldr	r3, [r7, #32]
 80024bc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80024c0:	2100      	movs	r1, #0
 80024c2:	4b47      	ldr	r3, [pc, #284]	; (80025e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80024c4:	fb03 f201 	mul.w	r2, r3, r1
 80024c8:	2300      	movs	r3, #0
 80024ca:	fb00 f303 	mul.w	r3, r0, r3
 80024ce:	4413      	add	r3, r2
 80024d0:	4a43      	ldr	r2, [pc, #268]	; (80025e0 <HAL_RCC_GetSysClockFreq+0x188>)
 80024d2:	fba0 1202 	umull	r1, r2, r0, r2
 80024d6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80024d8:	460a      	mov	r2, r1
 80024da:	62ba      	str	r2, [r7, #40]	; 0x28
 80024dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024de:	4413      	add	r3, r2
 80024e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80024e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024e4:	2200      	movs	r2, #0
 80024e6:	61bb      	str	r3, [r7, #24]
 80024e8:	61fa      	str	r2, [r7, #28]
 80024ea:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024ee:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80024f2:	f7fd fee5 	bl	80002c0 <__aeabi_uldivmod>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	4613      	mov	r3, r2
 80024fc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024fe:	e053      	b.n	80025a8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002500:	4b35      	ldr	r3, [pc, #212]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x180>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	099b      	lsrs	r3, r3, #6
 8002506:	2200      	movs	r2, #0
 8002508:	613b      	str	r3, [r7, #16]
 800250a:	617a      	str	r2, [r7, #20]
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002512:	f04f 0b00 	mov.w	fp, #0
 8002516:	4652      	mov	r2, sl
 8002518:	465b      	mov	r3, fp
 800251a:	f04f 0000 	mov.w	r0, #0
 800251e:	f04f 0100 	mov.w	r1, #0
 8002522:	0159      	lsls	r1, r3, #5
 8002524:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002528:	0150      	lsls	r0, r2, #5
 800252a:	4602      	mov	r2, r0
 800252c:	460b      	mov	r3, r1
 800252e:	ebb2 080a 	subs.w	r8, r2, sl
 8002532:	eb63 090b 	sbc.w	r9, r3, fp
 8002536:	f04f 0200 	mov.w	r2, #0
 800253a:	f04f 0300 	mov.w	r3, #0
 800253e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002542:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002546:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800254a:	ebb2 0408 	subs.w	r4, r2, r8
 800254e:	eb63 0509 	sbc.w	r5, r3, r9
 8002552:	f04f 0200 	mov.w	r2, #0
 8002556:	f04f 0300 	mov.w	r3, #0
 800255a:	00eb      	lsls	r3, r5, #3
 800255c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002560:	00e2      	lsls	r2, r4, #3
 8002562:	4614      	mov	r4, r2
 8002564:	461d      	mov	r5, r3
 8002566:	eb14 030a 	adds.w	r3, r4, sl
 800256a:	603b      	str	r3, [r7, #0]
 800256c:	eb45 030b 	adc.w	r3, r5, fp
 8002570:	607b      	str	r3, [r7, #4]
 8002572:	f04f 0200 	mov.w	r2, #0
 8002576:	f04f 0300 	mov.w	r3, #0
 800257a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800257e:	4629      	mov	r1, r5
 8002580:	028b      	lsls	r3, r1, #10
 8002582:	4621      	mov	r1, r4
 8002584:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002588:	4621      	mov	r1, r4
 800258a:	028a      	lsls	r2, r1, #10
 800258c:	4610      	mov	r0, r2
 800258e:	4619      	mov	r1, r3
 8002590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002592:	2200      	movs	r2, #0
 8002594:	60bb      	str	r3, [r7, #8]
 8002596:	60fa      	str	r2, [r7, #12]
 8002598:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800259c:	f7fd fe90 	bl	80002c0 <__aeabi_uldivmod>
 80025a0:	4602      	mov	r2, r0
 80025a2:	460b      	mov	r3, r1
 80025a4:	4613      	mov	r3, r2
 80025a6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80025a8:	4b0b      	ldr	r3, [pc, #44]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x180>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	0c1b      	lsrs	r3, r3, #16
 80025ae:	f003 0303 	and.w	r3, r3, #3
 80025b2:	3301      	adds	r3, #1
 80025b4:	005b      	lsls	r3, r3, #1
 80025b6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80025b8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80025ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80025c2:	e002      	b.n	80025ca <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80025c4:	4b05      	ldr	r3, [pc, #20]	; (80025dc <HAL_RCC_GetSysClockFreq+0x184>)
 80025c6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80025c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	3740      	adds	r7, #64	; 0x40
 80025d0:	46bd      	mov	sp, r7
 80025d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025d6:	bf00      	nop
 80025d8:	40023800 	.word	0x40023800
 80025dc:	00f42400 	.word	0x00f42400
 80025e0:	017d7840 	.word	0x017d7840

080025e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025e8:	4b03      	ldr	r3, [pc, #12]	; (80025f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80025ea:	681b      	ldr	r3, [r3, #0]
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
 80025f6:	bf00      	nop
 80025f8:	20000024 	.word	0x20000024

080025fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002600:	f7ff fff0 	bl	80025e4 <HAL_RCC_GetHCLKFreq>
 8002604:	4602      	mov	r2, r0
 8002606:	4b05      	ldr	r3, [pc, #20]	; (800261c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	0a9b      	lsrs	r3, r3, #10
 800260c:	f003 0307 	and.w	r3, r3, #7
 8002610:	4903      	ldr	r1, [pc, #12]	; (8002620 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002612:	5ccb      	ldrb	r3, [r1, r3]
 8002614:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002618:	4618      	mov	r0, r3
 800261a:	bd80      	pop	{r7, pc}
 800261c:	40023800 	.word	0x40023800
 8002620:	0800568c 	.word	0x0800568c

08002624 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002628:	f7ff ffdc 	bl	80025e4 <HAL_RCC_GetHCLKFreq>
 800262c:	4602      	mov	r2, r0
 800262e:	4b05      	ldr	r3, [pc, #20]	; (8002644 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	0b5b      	lsrs	r3, r3, #13
 8002634:	f003 0307 	and.w	r3, r3, #7
 8002638:	4903      	ldr	r1, [pc, #12]	; (8002648 <HAL_RCC_GetPCLK2Freq+0x24>)
 800263a:	5ccb      	ldrb	r3, [r1, r3]
 800263c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002640:	4618      	mov	r0, r3
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40023800 	.word	0x40023800
 8002648:	0800568c 	.word	0x0800568c

0800264c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e03f      	b.n	80026de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002664:	b2db      	uxtb	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d106      	bne.n	8002678 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f7fe fdac 	bl	80011d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2224      	movs	r2, #36	; 0x24
 800267c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68da      	ldr	r2, [r3, #12]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800268e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f001 f869 	bl	8003768 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	691a      	ldr	r2, [r3, #16]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80026a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	695a      	ldr	r2, [r3, #20]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80026b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	68da      	ldr	r2, [r3, #12]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80026c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2220      	movs	r2, #32
 80026d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2220      	movs	r2, #32
 80026d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b082      	sub	sp, #8
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d101      	bne.n	80026f8 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e021      	b.n	800273c <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2224      	movs	r2, #36	; 0x24
 80026fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	68da      	ldr	r2, [r3, #12]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800270e:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f7fe fdad 	bl	8001270 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2200      	movs	r2, #0
 8002730:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800273a:	2300      	movs	r3, #0
}
 800273c:	4618      	mov	r0, r3
 800273e:	3708      	adds	r7, #8
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b08a      	sub	sp, #40	; 0x28
 8002748:	af02      	add	r7, sp, #8
 800274a:	60f8      	str	r0, [r7, #12]
 800274c:	60b9      	str	r1, [r7, #8]
 800274e:	603b      	str	r3, [r7, #0]
 8002750:	4613      	mov	r3, r2
 8002752:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002754:	2300      	movs	r3, #0
 8002756:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b20      	cmp	r3, #32
 8002762:	d17c      	bne.n	800285e <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d002      	beq.n	8002770 <HAL_UART_Transmit+0x2c>
 800276a:	88fb      	ldrh	r3, [r7, #6]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d101      	bne.n	8002774 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e075      	b.n	8002860 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800277a:	2b01      	cmp	r3, #1
 800277c:	d101      	bne.n	8002782 <HAL_UART_Transmit+0x3e>
 800277e:	2302      	movs	r3, #2
 8002780:	e06e      	b.n	8002860 <HAL_UART_Transmit+0x11c>
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2201      	movs	r2, #1
 8002786:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2200      	movs	r2, #0
 800278e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2221      	movs	r2, #33	; 0x21
 8002794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002798:	f7fe fe1a 	bl	80013d0 <HAL_GetTick>
 800279c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	88fa      	ldrh	r2, [r7, #6]
 80027a2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	88fa      	ldrh	r2, [r7, #6]
 80027a8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	689b      	ldr	r3, [r3, #8]
 80027ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027b2:	d108      	bne.n	80027c6 <HAL_UART_Transmit+0x82>
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	691b      	ldr	r3, [r3, #16]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d104      	bne.n	80027c6 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80027bc:	2300      	movs	r3, #0
 80027be:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	61bb      	str	r3, [r7, #24]
 80027c4:	e003      	b.n	80027ce <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80027ca:	2300      	movs	r3, #0
 80027cc:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80027d6:	e02a      	b.n	800282e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	9300      	str	r3, [sp, #0]
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	2200      	movs	r2, #0
 80027e0:	2180      	movs	r1, #128	; 0x80
 80027e2:	68f8      	ldr	r0, [r7, #12]
 80027e4:	f000 fd1a 	bl	800321c <UART_WaitOnFlagUntilTimeout>
 80027e8:	4603      	mov	r3, r0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d001      	beq.n	80027f2 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e036      	b.n	8002860 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d10b      	bne.n	8002810 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	881b      	ldrh	r3, [r3, #0]
 80027fc:	461a      	mov	r2, r3
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002806:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	3302      	adds	r3, #2
 800280c:	61bb      	str	r3, [r7, #24]
 800280e:	e007      	b.n	8002820 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	781a      	ldrb	r2, [r3, #0]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	3301      	adds	r3, #1
 800281e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002824:	b29b      	uxth	r3, r3
 8002826:	3b01      	subs	r3, #1
 8002828:	b29a      	uxth	r2, r3
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002832:	b29b      	uxth	r3, r3
 8002834:	2b00      	cmp	r3, #0
 8002836:	d1cf      	bne.n	80027d8 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	2200      	movs	r2, #0
 8002840:	2140      	movs	r1, #64	; 0x40
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f000 fcea 	bl	800321c <UART_WaitOnFlagUntilTimeout>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e006      	b.n	8002860 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2220      	movs	r2, #32
 8002856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800285a:	2300      	movs	r3, #0
 800285c:	e000      	b.n	8002860 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800285e:	2302      	movs	r3, #2
  }
}
 8002860:	4618      	mov	r0, r3
 8002862:	3720      	adds	r7, #32
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}

08002868 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b08a      	sub	sp, #40	; 0x28
 800286c:	af02      	add	r7, sp, #8
 800286e:	60f8      	str	r0, [r7, #12]
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	603b      	str	r3, [r7, #0]
 8002874:	4613      	mov	r3, r2
 8002876:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002878:	2300      	movs	r3, #0
 800287a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002882:	b2db      	uxtb	r3, r3
 8002884:	2b20      	cmp	r3, #32
 8002886:	f040 808c 	bne.w	80029a2 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d002      	beq.n	8002896 <HAL_UART_Receive+0x2e>
 8002890:	88fb      	ldrh	r3, [r7, #6]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d101      	bne.n	800289a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8002896:	2301      	movs	r3, #1
 8002898:	e084      	b.n	80029a4 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d101      	bne.n	80028a8 <HAL_UART_Receive+0x40>
 80028a4:	2302      	movs	r3, #2
 80028a6:	e07d      	b.n	80029a4 <HAL_UART_Receive+0x13c>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2201      	movs	r2, #1
 80028ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2200      	movs	r2, #0
 80028b4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2222      	movs	r2, #34	; 0x22
 80028ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2200      	movs	r2, #0
 80028c2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80028c4:	f7fe fd84 	bl	80013d0 <HAL_GetTick>
 80028c8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	88fa      	ldrh	r2, [r7, #6]
 80028ce:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	88fa      	ldrh	r2, [r7, #6]
 80028d4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028de:	d108      	bne.n	80028f2 <HAL_UART_Receive+0x8a>
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d104      	bne.n	80028f2 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	61bb      	str	r3, [r7, #24]
 80028f0:	e003      	b.n	80028fa <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002902:	e043      	b.n	800298c <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	697b      	ldr	r3, [r7, #20]
 800290a:	2200      	movs	r2, #0
 800290c:	2120      	movs	r1, #32
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f000 fc84 	bl	800321c <UART_WaitOnFlagUntilTimeout>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e042      	b.n	80029a4 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d10c      	bne.n	800293e <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	b29b      	uxth	r3, r3
 800292c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002930:	b29a      	uxth	r2, r3
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	3302      	adds	r3, #2
 800293a:	61bb      	str	r3, [r7, #24]
 800293c:	e01f      	b.n	800297e <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002946:	d007      	beq.n	8002958 <HAL_UART_Receive+0xf0>
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	689b      	ldr	r3, [r3, #8]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10a      	bne.n	8002966 <HAL_UART_Receive+0xfe>
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	691b      	ldr	r3, [r3, #16]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d106      	bne.n	8002966 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	b2da      	uxtb	r2, r3
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	701a      	strb	r2, [r3, #0]
 8002964:	e008      	b.n	8002978 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	b2db      	uxtb	r3, r3
 800296e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002972:	b2da      	uxtb	r2, r3
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	3301      	adds	r3, #1
 800297c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002982:	b29b      	uxth	r3, r3
 8002984:	3b01      	subs	r3, #1
 8002986:	b29a      	uxth	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002990:	b29b      	uxth	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1b6      	bne.n	8002904 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2220      	movs	r2, #32
 800299a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800299e:	2300      	movs	r3, #0
 80029a0:	e000      	b.n	80029a4 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80029a2:	2302      	movs	r3, #2
  }
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	3720      	adds	r7, #32
 80029a8:	46bd      	mov	sp, r7
 80029aa:	bd80      	pop	{r7, pc}

080029ac <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b085      	sub	sp, #20
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	4613      	mov	r3, r2
 80029b8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	2b20      	cmp	r3, #32
 80029c4:	d130      	bne.n	8002a28 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d002      	beq.n	80029d2 <HAL_UART_Transmit_IT+0x26>
 80029cc:	88fb      	ldrh	r3, [r7, #6]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e029      	b.n	8002a2a <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029dc:	2b01      	cmp	r3, #1
 80029de:	d101      	bne.n	80029e4 <HAL_UART_Transmit_IT+0x38>
 80029e0:	2302      	movs	r3, #2
 80029e2:	e022      	b.n	8002a2a <HAL_UART_Transmit_IT+0x7e>
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	68ba      	ldr	r2, [r7, #8]
 80029f0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	88fa      	ldrh	r2, [r7, #6]
 80029f6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	88fa      	ldrh	r2, [r7, #6]
 80029fc:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2200      	movs	r2, #0
 8002a02:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2221      	movs	r2, #33	; 0x21
 8002a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	68da      	ldr	r2, [r3, #12]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002a22:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002a24:	2300      	movs	r3, #0
 8002a26:	e000      	b.n	8002a2a <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8002a28:	2302      	movs	r3, #2
  }
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3714      	adds	r7, #20
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr

08002a36 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b084      	sub	sp, #16
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	60f8      	str	r0, [r7, #12]
 8002a3e:	60b9      	str	r1, [r7, #8]
 8002a40:	4613      	mov	r3, r2
 8002a42:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	2b20      	cmp	r3, #32
 8002a4e:	d11d      	bne.n	8002a8c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d002      	beq.n	8002a5c <HAL_UART_Receive_IT+0x26>
 8002a56:	88fb      	ldrh	r3, [r7, #6]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d101      	bne.n	8002a60 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002a5c:	2301      	movs	r3, #1
 8002a5e:	e016      	b.n	8002a8e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d101      	bne.n	8002a6e <HAL_UART_Receive_IT+0x38>
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	e00f      	b.n	8002a8e <HAL_UART_Receive_IT+0x58>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2201      	movs	r2, #1
 8002a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002a7c:	88fb      	ldrh	r3, [r7, #6]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	68b9      	ldr	r1, [r7, #8]
 8002a82:	68f8      	ldr	r0, [r7, #12]
 8002a84:	f000 fc38 	bl	80032f8 <UART_Start_Receive_IT>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	e000      	b.n	8002a8e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002a8c:	2302      	movs	r3, #2
  }
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}
	...

08002a98 <HAL_UART_Abort_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b0a2      	sub	sp, #136	; 0x88
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint32_t AbortCplt = 0x01U;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	330c      	adds	r3, #12
 8002aac:	663b      	str	r3, [r7, #96]	; 0x60
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002ab0:	e853 3f00 	ldrex	r3, [r3]
 8002ab4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002ab6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ab8:	f423 73f0 	bic.w	r3, r3, #480	; 0x1e0
 8002abc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	330c      	adds	r3, #12
 8002ac6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002aca:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002acc:	66bb      	str	r3, [r7, #104]	; 0x68
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ace:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002ad0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002ad2:	e841 2300 	strex	r3, r2, [r1]
 8002ad6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002ad8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d1e3      	bne.n	8002aa6 <HAL_UART_Abort_IT+0xe>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	3314      	adds	r3, #20
 8002ae4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ae6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002ae8:	e853 3f00 	ldrex	r3, [r3]
 8002aec:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002aee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002af0:	f023 0301 	bic.w	r3, r3, #1
 8002af4:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	3314      	adds	r3, #20
 8002afc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002afe:	65ba      	str	r2, [r7, #88]	; 0x58
 8002b00:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b02:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002b04:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002b06:	e841 2300 	strex	r3, r2, [r1]
 8002b0a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002b0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1e5      	bne.n	8002ade <HAL_UART_Abort_IT+0x46>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d119      	bne.n	8002b4e <HAL_UART_Abort_IT+0xb6>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	330c      	adds	r3, #12
 8002b20:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b24:	e853 3f00 	ldrex	r3, [r3]
 8002b28:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002b2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b2c:	f023 0310 	bic.w	r3, r3, #16
 8002b30:	67bb      	str	r3, [r7, #120]	; 0x78
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	330c      	adds	r3, #12
 8002b38:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8002b3a:	647a      	str	r2, [r7, #68]	; 0x44
 8002b3c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b3e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002b40:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002b42:	e841 2300 	strex	r3, r2, [r1]
 8002b46:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002b48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1e5      	bne.n	8002b1a <HAL_UART_Abort_IT+0x82>
  }

  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
     before any call to DMA Abort functions */
  /* DMA Tx Handle is valid */
  if (huart->hdmatx != NULL)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d00f      	beq.n	8002b76 <HAL_UART_Abort_IT+0xde>
  {
    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	695b      	ldr	r3, [r3, #20]
 8002b5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b60:	2b80      	cmp	r3, #128	; 0x80
 8002b62:	d104      	bne.n	8002b6e <HAL_UART_Abort_IT+0xd6>
    {
      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b68:	4a53      	ldr	r2, [pc, #332]	; (8002cb8 <HAL_UART_Abort_IT+0x220>)
 8002b6a:	651a      	str	r2, [r3, #80]	; 0x50
 8002b6c:	e003      	b.n	8002b76 <HAL_UART_Abort_IT+0xde>
    }
    else
    {
      huart->hdmatx->XferAbortCallback = NULL;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b72:	2200      	movs	r2, #0
 8002b74:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }
  /* DMA Rx Handle is valid */
  if (huart->hdmarx != NULL)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d00f      	beq.n	8002b9e <HAL_UART_Abort_IT+0x106>
  {
    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
       Otherwise, set it to NULL */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	695b      	ldr	r3, [r3, #20]
 8002b84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b88:	2b40      	cmp	r3, #64	; 0x40
 8002b8a:	d104      	bne.n	8002b96 <HAL_UART_Abort_IT+0xfe>
    {
      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b90:	4a4a      	ldr	r2, [pc, #296]	; (8002cbc <HAL_UART_Abort_IT+0x224>)
 8002b92:	651a      	str	r2, [r3, #80]	; 0x50
 8002b94:	e003      	b.n	8002b9e <HAL_UART_Abort_IT+0x106>
    }
    else
    {
      huart->hdmarx->XferAbortCallback = NULL;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	651a      	str	r2, [r3, #80]	; 0x50
    }
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	695b      	ldr	r3, [r3, #20]
 8002ba4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ba8:	2b80      	cmp	r3, #128	; 0x80
 8002baa:	d12d      	bne.n	8002c08 <HAL_UART_Abort_IT+0x170>
  {
    /* Disable DMA Tx at UART level */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	3314      	adds	r3, #20
 8002bb2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb6:	e853 3f00 	ldrex	r3, [r3]
 8002bba:	623b      	str	r3, [r7, #32]
   return(result);
 8002bbc:	6a3b      	ldr	r3, [r7, #32]
 8002bbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002bc2:	677b      	str	r3, [r7, #116]	; 0x74
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	3314      	adds	r3, #20
 8002bca:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002bcc:	633a      	str	r2, [r7, #48]	; 0x30
 8002bce:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002bd2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002bd4:	e841 2300 	strex	r3, r2, [r1]
 8002bd8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002bda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1e5      	bne.n	8002bac <HAL_UART_Abort_IT+0x114>

    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmatx != NULL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00f      	beq.n	8002c08 <HAL_UART_Abort_IT+0x170>
    {
      /* UART Tx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7fe fdae 	bl	800174e <HAL_DMA_Abort_IT>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d004      	beq.n	8002c02 <HAL_UART_Abort_IT+0x16a>
      {
        huart->hdmatx->XferAbortCallback = NULL;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	651a      	str	r2, [r3, #80]	; 0x50
 8002c00:	e002      	b.n	8002c08 <HAL_UART_Abort_IT+0x170>
      }
      else
      {
        AbortCplt = 0x00U;
 8002c02:	2300      	movs	r3, #0
 8002c04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c12:	2b40      	cmp	r3, #64	; 0x40
 8002c14:	d130      	bne.n	8002c78 <HAL_UART_Abort_IT+0x1e0>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	3314      	adds	r3, #20
 8002c1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c1e:	693b      	ldr	r3, [r7, #16]
 8002c20:	e853 3f00 	ldrex	r3, [r3]
 8002c24:	60fb      	str	r3, [r7, #12]
   return(result);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c2c:	673b      	str	r3, [r7, #112]	; 0x70
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	3314      	adds	r3, #20
 8002c34:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8002c36:	61fa      	str	r2, [r7, #28]
 8002c38:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c3a:	69b9      	ldr	r1, [r7, #24]
 8002c3c:	69fa      	ldr	r2, [r7, #28]
 8002c3e:	e841 2300 	strex	r3, r2, [r1]
 8002c42:	617b      	str	r3, [r7, #20]
   return(result);
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1e5      	bne.n	8002c16 <HAL_UART_Abort_IT+0x17e>

    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d012      	beq.n	8002c78 <HAL_UART_Abort_IT+0x1e0>
    {
      /* UART Rx DMA Abort callback has already been initialised :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7fe fd79 	bl	800174e <HAL_DMA_Abort_IT>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d007      	beq.n	8002c72 <HAL_UART_Abort_IT+0x1da>
      {
        huart->hdmarx->XferAbortCallback = NULL;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c66:	2200      	movs	r2, #0
 8002c68:	651a      	str	r2, [r3, #80]	; 0x50
        AbortCplt = 0x01U;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002c70:	e002      	b.n	8002c78 <HAL_UART_Abort_IT+0x1e0>
      }
      else
      {
        AbortCplt = 0x00U;
 8002c72:	2300      	movs	r3, #0
 8002c74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
      }
    }
  }

  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
  if (AbortCplt == 0x01U)
 8002c78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d116      	bne.n	8002cae <HAL_UART_Abort_IT+0x216>
  {
    /* Reset Tx and Rx transfer counters */
    huart->TxXferCount = 0x00U;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	84da      	strh	r2, [r3, #38]	; 0x26
    huart->RxXferCount = 0x00U;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Reset ErrorCode */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	641a      	str	r2, [r3, #64]	; 0x40

    /* Restore huart->gState and huart->RxState to Ready */
    huart->gState  = HAL_UART_STATE_READY;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2220      	movs	r2, #32
 8002c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    huart->RxState = HAL_UART_STATE_READY;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2220      	movs	r2, #32
 8002c9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort complete callback */
    huart->AbortCpltCallback(huart);
#else
    /* Call legacy weak Abort complete callback */
    HAL_UART_AbortCpltCallback(huart);
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f000 faa1 	bl	80031f0 <HAL_UART_AbortCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8002cae:	2300      	movs	r3, #0
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3788      	adds	r7, #136	; 0x88
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	08003463 	.word	0x08003463
 8002cbc:	080034c3 	.word	0x080034c3

08002cc0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b0ba      	sub	sp, #232	; 0xe8
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002cec:	2300      	movs	r3, #0
 8002cee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002cf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cf6:	f003 030f 	and.w	r3, r3, #15
 8002cfa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002cfe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d10f      	bne.n	8002d26 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d0a:	f003 0320 	and.w	r3, r3, #32
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d009      	beq.n	8002d26 <HAL_UART_IRQHandler+0x66>
 8002d12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d16:	f003 0320 	and.w	r3, r3, #32
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d003      	beq.n	8002d26 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f000 fc67 	bl	80035f2 <UART_Receive_IT>
      return;
 8002d24:	e256      	b.n	80031d4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002d26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f000 80de 	beq.w	8002eec <HAL_UART_IRQHandler+0x22c>
 8002d30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d34:	f003 0301 	and.w	r3, r3, #1
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d106      	bne.n	8002d4a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002d3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d40:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	f000 80d1 	beq.w	8002eec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002d4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00b      	beq.n	8002d6e <HAL_UART_IRQHandler+0xae>
 8002d56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d005      	beq.n	8002d6e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d66:	f043 0201 	orr.w	r2, r3, #1
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d72:	f003 0304 	and.w	r3, r3, #4
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d00b      	beq.n	8002d92 <HAL_UART_IRQHandler+0xd2>
 8002d7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002d7e:	f003 0301 	and.w	r3, r3, #1
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d005      	beq.n	8002d92 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8a:	f043 0202 	orr.w	r2, r3, #2
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002d96:	f003 0302 	and.w	r3, r3, #2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d00b      	beq.n	8002db6 <HAL_UART_IRQHandler+0xf6>
 8002d9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002da2:	f003 0301 	and.w	r3, r3, #1
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d005      	beq.n	8002db6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dae:	f043 0204 	orr.w	r2, r3, #4
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002dba:	f003 0308 	and.w	r3, r3, #8
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d011      	beq.n	8002de6 <HAL_UART_IRQHandler+0x126>
 8002dc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002dc6:	f003 0320 	and.w	r3, r3, #32
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d105      	bne.n	8002dda <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002dce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d005      	beq.n	8002de6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dde:	f043 0208 	orr.w	r2, r3, #8
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 81ed 	beq.w	80031ca <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002df0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002df4:	f003 0320 	and.w	r3, r3, #32
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d008      	beq.n	8002e0e <HAL_UART_IRQHandler+0x14e>
 8002dfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002e00:	f003 0320 	and.w	r3, r3, #32
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d002      	beq.n	8002e0e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f000 fbf2 	bl	80035f2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	695b      	ldr	r3, [r3, #20]
 8002e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e18:	2b40      	cmp	r3, #64	; 0x40
 8002e1a:	bf0c      	ite	eq
 8002e1c:	2301      	moveq	r3, #1
 8002e1e:	2300      	movne	r3, #0
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2a:	f003 0308 	and.w	r3, r3, #8
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d103      	bne.n	8002e3a <HAL_UART_IRQHandler+0x17a>
 8002e32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d04f      	beq.n	8002eda <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f000 fa9a 	bl	8003374 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	695b      	ldr	r3, [r3, #20]
 8002e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e4a:	2b40      	cmp	r3, #64	; 0x40
 8002e4c:	d141      	bne.n	8002ed2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	3314      	adds	r3, #20
 8002e54:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e58:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002e5c:	e853 3f00 	ldrex	r3, [r3]
 8002e60:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002e64:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002e68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	3314      	adds	r3, #20
 8002e76:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002e7a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002e7e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e82:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002e86:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002e8a:	e841 2300 	strex	r3, r2, [r1]
 8002e8e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002e92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d1d9      	bne.n	8002e4e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d013      	beq.n	8002eca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ea6:	4a7d      	ldr	r2, [pc, #500]	; (800309c <HAL_UART_IRQHandler+0x3dc>)
 8002ea8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7fe fc4d 	bl	800174e <HAL_DMA_Abort_IT>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d016      	beq.n	8002ee8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ebe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002ec4:	4610      	mov	r0, r2
 8002ec6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ec8:	e00e      	b.n	8002ee8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f000 f986 	bl	80031dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ed0:	e00a      	b.n	8002ee8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002ed2:	6878      	ldr	r0, [r7, #4]
 8002ed4:	f000 f982 	bl	80031dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ed8:	e006      	b.n	8002ee8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f000 f97e 	bl	80031dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002ee6:	e170      	b.n	80031ca <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002ee8:	bf00      	nop
    return;
 8002eea:	e16e      	b.n	80031ca <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	f040 814a 	bne.w	800318a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002efa:	f003 0310 	and.w	r3, r3, #16
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	f000 8143 	beq.w	800318a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002f04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002f08:	f003 0310 	and.w	r3, r3, #16
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	f000 813c 	beq.w	800318a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f12:	2300      	movs	r3, #0
 8002f14:	60bb      	str	r3, [r7, #8]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	60bb      	str	r3, [r7, #8]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	60bb      	str	r3, [r7, #8]
 8002f26:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	695b      	ldr	r3, [r3, #20]
 8002f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f32:	2b40      	cmp	r3, #64	; 0x40
 8002f34:	f040 80b4 	bne.w	80030a0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002f44:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	f000 8140 	beq.w	80031ce <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002f52:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002f56:	429a      	cmp	r2, r3
 8002f58:	f080 8139 	bcs.w	80031ce <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002f62:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f68:	69db      	ldr	r3, [r3, #28]
 8002f6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f6e:	f000 8088 	beq.w	8003082 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	330c      	adds	r3, #12
 8002f78:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002f80:	e853 3f00 	ldrex	r3, [r3]
 8002f84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002f88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002f8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f90:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	330c      	adds	r3, #12
 8002f9a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002f9e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002fa2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fa6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002faa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002fae:	e841 2300 	strex	r3, r2, [r1]
 8002fb2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002fb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d1d9      	bne.n	8002f72 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	3314      	adds	r3, #20
 8002fc4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002fc8:	e853 3f00 	ldrex	r3, [r3]
 8002fcc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002fce:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002fd0:	f023 0301 	bic.w	r3, r3, #1
 8002fd4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	3314      	adds	r3, #20
 8002fde:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002fe2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002fe6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fe8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002fea:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002fee:	e841 2300 	strex	r3, r2, [r1]
 8002ff2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002ff4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d1e1      	bne.n	8002fbe <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	3314      	adds	r3, #20
 8003000:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003002:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003004:	e853 3f00 	ldrex	r3, [r3]
 8003008:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800300a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800300c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003010:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	3314      	adds	r3, #20
 800301a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800301e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003020:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003022:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003024:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003026:	e841 2300 	strex	r3, r2, [r1]
 800302a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800302c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1e3      	bne.n	8002ffa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2220      	movs	r2, #32
 8003036:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	330c      	adds	r3, #12
 8003046:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003048:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800304a:	e853 3f00 	ldrex	r3, [r3]
 800304e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003050:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003052:	f023 0310 	bic.w	r3, r3, #16
 8003056:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	330c      	adds	r3, #12
 8003060:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003064:	65ba      	str	r2, [r7, #88]	; 0x58
 8003066:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003068:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800306a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800306c:	e841 2300 	strex	r3, r2, [r1]
 8003070:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003072:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003074:	2b00      	cmp	r3, #0
 8003076:	d1e3      	bne.n	8003040 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800307c:	4618      	mov	r0, r3
 800307e:	f7fe faf6 	bl	800166e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800308a:	b29b      	uxth	r3, r3
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	b29b      	uxth	r3, r3
 8003090:	4619      	mov	r1, r3
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f000 f8b6 	bl	8003204 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003098:	e099      	b.n	80031ce <HAL_UART_IRQHandler+0x50e>
 800309a:	bf00      	nop
 800309c:	0800343b 	.word	0x0800343b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80030a8:	b29b      	uxth	r3, r3
 80030aa:	1ad3      	subs	r3, r2, r3
 80030ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	f000 808b 	beq.w	80031d2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80030bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f000 8086 	beq.w	80031d2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	330c      	adds	r3, #12
 80030cc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030d0:	e853 3f00 	ldrex	r3, [r3]
 80030d4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80030d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030d8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80030dc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	330c      	adds	r3, #12
 80030e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80030ea:	647a      	str	r2, [r7, #68]	; 0x44
 80030ec:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ee:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80030f0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80030f2:	e841 2300 	strex	r3, r2, [r1]
 80030f6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80030f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d1e3      	bne.n	80030c6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	3314      	adds	r3, #20
 8003104:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003108:	e853 3f00 	ldrex	r3, [r3]
 800310c:	623b      	str	r3, [r7, #32]
   return(result);
 800310e:	6a3b      	ldr	r3, [r7, #32]
 8003110:	f023 0301 	bic.w	r3, r3, #1
 8003114:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	3314      	adds	r3, #20
 800311e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003122:	633a      	str	r2, [r7, #48]	; 0x30
 8003124:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003126:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003128:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800312a:	e841 2300 	strex	r3, r2, [r1]
 800312e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003132:	2b00      	cmp	r3, #0
 8003134:	d1e3      	bne.n	80030fe <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2220      	movs	r2, #32
 800313a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	330c      	adds	r3, #12
 800314a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	e853 3f00 	ldrex	r3, [r3]
 8003152:	60fb      	str	r3, [r7, #12]
   return(result);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	f023 0310 	bic.w	r3, r3, #16
 800315a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	330c      	adds	r3, #12
 8003164:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003168:	61fa      	str	r2, [r7, #28]
 800316a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800316c:	69b9      	ldr	r1, [r7, #24]
 800316e:	69fa      	ldr	r2, [r7, #28]
 8003170:	e841 2300 	strex	r3, r2, [r1]
 8003174:	617b      	str	r3, [r7, #20]
   return(result);
 8003176:	697b      	ldr	r3, [r7, #20]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d1e3      	bne.n	8003144 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800317c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003180:	4619      	mov	r1, r3
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f000 f83e 	bl	8003204 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003188:	e023      	b.n	80031d2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800318a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800318e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003192:	2b00      	cmp	r3, #0
 8003194:	d009      	beq.n	80031aa <HAL_UART_IRQHandler+0x4ea>
 8003196:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800319a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d003      	beq.n	80031aa <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 f9bd 	bl	8003522 <UART_Transmit_IT>
    return;
 80031a8:	e014      	b.n	80031d4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80031aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80031ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d00e      	beq.n	80031d4 <HAL_UART_IRQHandler+0x514>
 80031b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80031ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d008      	beq.n	80031d4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80031c2:	6878      	ldr	r0, [r7, #4]
 80031c4:	f000 f9fd 	bl	80035c2 <UART_EndTransmit_IT>
    return;
 80031c8:	e004      	b.n	80031d4 <HAL_UART_IRQHandler+0x514>
    return;
 80031ca:	bf00      	nop
 80031cc:	e002      	b.n	80031d4 <HAL_UART_IRQHandler+0x514>
      return;
 80031ce:	bf00      	nop
 80031d0:	e000      	b.n	80031d4 <HAL_UART_IRQHandler+0x514>
      return;
 80031d2:	bf00      	nop
  }
}
 80031d4:	37e8      	adds	r7, #232	; 0xe8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop

080031dc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80031dc:	b480      	push	{r7}
 80031de:	b083      	sub	sp, #12
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80031e4:	bf00      	nop
 80031e6:	370c      	adds	r7, #12
 80031e8:	46bd      	mov	sp, r7
 80031ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ee:	4770      	bx	lr

080031f0 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80031f8:	bf00      	nop
 80031fa:	370c      	adds	r7, #12
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
 800320c:	460b      	mov	r3, r1
 800320e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003210:	bf00      	nop
 8003212:	370c      	adds	r7, #12
 8003214:	46bd      	mov	sp, r7
 8003216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321a:	4770      	bx	lr

0800321c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b090      	sub	sp, #64	; 0x40
 8003220:	af00      	add	r7, sp, #0
 8003222:	60f8      	str	r0, [r7, #12]
 8003224:	60b9      	str	r1, [r7, #8]
 8003226:	603b      	str	r3, [r7, #0]
 8003228:	4613      	mov	r3, r2
 800322a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800322c:	e050      	b.n	80032d0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800322e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003234:	d04c      	beq.n	80032d0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003236:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003238:	2b00      	cmp	r3, #0
 800323a:	d007      	beq.n	800324c <UART_WaitOnFlagUntilTimeout+0x30>
 800323c:	f7fe f8c8 	bl	80013d0 <HAL_GetTick>
 8003240:	4602      	mov	r2, r0
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	1ad3      	subs	r3, r2, r3
 8003246:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003248:	429a      	cmp	r2, r3
 800324a:	d241      	bcs.n	80032d0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	330c      	adds	r3, #12
 8003252:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003254:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003256:	e853 3f00 	ldrex	r3, [r3]
 800325a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800325c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003262:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	330c      	adds	r3, #12
 800326a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800326c:	637a      	str	r2, [r7, #52]	; 0x34
 800326e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003270:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003272:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003274:	e841 2300 	strex	r3, r2, [r1]
 8003278:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800327a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800327c:	2b00      	cmp	r3, #0
 800327e:	d1e5      	bne.n	800324c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	3314      	adds	r3, #20
 8003286:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	e853 3f00 	ldrex	r3, [r3]
 800328e:	613b      	str	r3, [r7, #16]
   return(result);
 8003290:	693b      	ldr	r3, [r7, #16]
 8003292:	f023 0301 	bic.w	r3, r3, #1
 8003296:	63bb      	str	r3, [r7, #56]	; 0x38
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	3314      	adds	r3, #20
 800329e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80032a0:	623a      	str	r2, [r7, #32]
 80032a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032a4:	69f9      	ldr	r1, [r7, #28]
 80032a6:	6a3a      	ldr	r2, [r7, #32]
 80032a8:	e841 2300 	strex	r3, r2, [r1]
 80032ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d1e5      	bne.n	8003280 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	2220      	movs	r2, #32
 80032b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	2220      	movs	r2, #32
 80032c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e00f      	b.n	80032f0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	4013      	ands	r3, r2
 80032da:	68ba      	ldr	r2, [r7, #8]
 80032dc:	429a      	cmp	r2, r3
 80032de:	bf0c      	ite	eq
 80032e0:	2301      	moveq	r3, #1
 80032e2:	2300      	movne	r3, #0
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	461a      	mov	r2, r3
 80032e8:	79fb      	ldrb	r3, [r7, #7]
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d09f      	beq.n	800322e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3740      	adds	r7, #64	; 0x40
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}

080032f8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b085      	sub	sp, #20
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	4613      	mov	r3, r2
 8003304:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	68ba      	ldr	r2, [r7, #8]
 800330a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	88fa      	ldrh	r2, [r7, #6]
 8003310:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	88fa      	ldrh	r2, [r7, #6]
 8003316:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	2222      	movs	r2, #34	; 0x22
 8003322:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	691b      	ldr	r3, [r3, #16]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d007      	beq.n	8003346 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	68da      	ldr	r2, [r3, #12]
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003344:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	695a      	ldr	r2, [r3, #20]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f042 0201 	orr.w	r2, r2, #1
 8003354:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	68da      	ldr	r2, [r3, #12]
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f042 0220 	orr.w	r2, r2, #32
 8003364:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3714      	adds	r7, #20
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003374:	b480      	push	{r7}
 8003376:	b095      	sub	sp, #84	; 0x54
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	330c      	adds	r3, #12
 8003382:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003384:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003386:	e853 3f00 	ldrex	r3, [r3]
 800338a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800338c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800338e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003392:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	330c      	adds	r3, #12
 800339a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800339c:	643a      	str	r2, [r7, #64]	; 0x40
 800339e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80033a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80033a4:	e841 2300 	strex	r3, r2, [r1]
 80033a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80033aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d1e5      	bne.n	800337c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	3314      	adds	r3, #20
 80033b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b8:	6a3b      	ldr	r3, [r7, #32]
 80033ba:	e853 3f00 	ldrex	r3, [r3]
 80033be:	61fb      	str	r3, [r7, #28]
   return(result);
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	f023 0301 	bic.w	r3, r3, #1
 80033c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	3314      	adds	r3, #20
 80033ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80033d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80033d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80033d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80033d8:	e841 2300 	strex	r3, r2, [r1]
 80033dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80033de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d1e5      	bne.n	80033b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d119      	bne.n	8003420 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	330c      	adds	r3, #12
 80033f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	e853 3f00 	ldrex	r3, [r3]
 80033fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	f023 0310 	bic.w	r3, r3, #16
 8003402:	647b      	str	r3, [r7, #68]	; 0x44
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	330c      	adds	r3, #12
 800340a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800340c:	61ba      	str	r2, [r7, #24]
 800340e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003410:	6979      	ldr	r1, [r7, #20]
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	e841 2300 	strex	r3, r2, [r1]
 8003418:	613b      	str	r3, [r7, #16]
   return(result);
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d1e5      	bne.n	80033ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2220      	movs	r2, #32
 8003424:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800342e:	bf00      	nop
 8003430:	3754      	adds	r7, #84	; 0x54
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr

0800343a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b084      	sub	sp, #16
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003446:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003454:	68f8      	ldr	r0, [r7, #12]
 8003456:	f7ff fec1 	bl	80031dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800345a:	bf00      	nop
 800345c:	3710      	adds	r7, #16
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}

08003462 <UART_DMATxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
{
 8003462:	b580      	push	{r7, lr}
 8003464:	b084      	sub	sp, #16
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800346e:	60fb      	str	r3, [r7, #12]

  huart->hdmatx->XferAbortCallback = NULL;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003474:	2200      	movs	r2, #0
 8003476:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmarx != NULL)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800347c:	2b00      	cmp	r3, #0
 800347e:	d004      	beq.n	800348a <UART_DMATxAbortCallback+0x28>
  {
    if (huart->hdmarx->XferAbortCallback != NULL)
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003484:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003486:	2b00      	cmp	r3, #0
 8003488:	d117      	bne.n	80034ba <UART_DMATxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	2200      	movs	r2, #0
 800349a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2220      	movs	r2, #32
 80034a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	2220      	movs	r2, #32
 80034a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2200      	movs	r2, #0
 80034b0:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	f7ff fe9c 	bl	80031f0 <HAL_UART_AbortCpltCallback>
 80034b8:	e000      	b.n	80034bc <UART_DMATxAbortCallback+0x5a>
      return;
 80034ba:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80034bc:	3710      	adds	r7, #16
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}

080034c2 <UART_DMARxAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
{
 80034c2:	b580      	push	{r7, lr}
 80034c4:	b084      	sub	sp, #16
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ce:	60fb      	str	r3, [r7, #12]

  huart->hdmarx->XferAbortCallback = NULL;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034d4:	2200      	movs	r2, #0
 80034d6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Check if an Abort process is still ongoing */
  if (huart->hdmatx != NULL)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d004      	beq.n	80034ea <UART_DMARxAbortCallback+0x28>
  {
    if (huart->hdmatx->XferAbortCallback != NULL)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d117      	bne.n	800351a <UART_DMARxAbortCallback+0x58>
      return;
    }
  }

  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
  huart->TxXferCount = 0x00U;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	84da      	strh	r2, [r3, #38]	; 0x26
  huart->RxXferCount = 0x00U;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2220      	movs	r2, #32
 8003500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	2220      	movs	r2, #32
 8003508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2200      	movs	r2, #0
 8003510:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort complete callback */
  huart->AbortCpltCallback(huart);
#else
  /* Call legacy weak Abort complete callback */
  HAL_UART_AbortCpltCallback(huart);
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f7ff fe6c 	bl	80031f0 <HAL_UART_AbortCpltCallback>
 8003518:	e000      	b.n	800351c <UART_DMARxAbortCallback+0x5a>
      return;
 800351a:	bf00      	nop
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800351c:	3710      	adds	r7, #16
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003522:	b480      	push	{r7}
 8003524:	b085      	sub	sp, #20
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003530:	b2db      	uxtb	r3, r3
 8003532:	2b21      	cmp	r3, #33	; 0x21
 8003534:	d13e      	bne.n	80035b4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800353e:	d114      	bne.n	800356a <UART_Transmit_IT+0x48>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	691b      	ldr	r3, [r3, #16]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d110      	bne.n	800356a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a1b      	ldr	r3, [r3, #32]
 800354c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	881b      	ldrh	r3, [r3, #0]
 8003552:	461a      	mov	r2, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800355c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a1b      	ldr	r3, [r3, #32]
 8003562:	1c9a      	adds	r2, r3, #2
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	621a      	str	r2, [r3, #32]
 8003568:	e008      	b.n	800357c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6a1b      	ldr	r3, [r3, #32]
 800356e:	1c59      	adds	r1, r3, #1
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	6211      	str	r1, [r2, #32]
 8003574:	781a      	ldrb	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003580:	b29b      	uxth	r3, r3
 8003582:	3b01      	subs	r3, #1
 8003584:	b29b      	uxth	r3, r3
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	4619      	mov	r1, r3
 800358a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800358c:	2b00      	cmp	r3, #0
 800358e:	d10f      	bne.n	80035b0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	68da      	ldr	r2, [r3, #12]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800359e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	68da      	ldr	r2, [r3, #12]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035ae:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80035b0:	2300      	movs	r3, #0
 80035b2:	e000      	b.n	80035b6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80035b4:	2302      	movs	r3, #2
  }
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3714      	adds	r7, #20
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr

080035c2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80035c2:	b580      	push	{r7, lr}
 80035c4:	b082      	sub	sp, #8
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	68da      	ldr	r2, [r3, #12]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035d8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2220      	movs	r2, #32
 80035de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	f7fd fd04 	bl	8000ff0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80035e8:	2300      	movs	r3, #0
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}

080035f2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80035f2:	b580      	push	{r7, lr}
 80035f4:	b08c      	sub	sp, #48	; 0x30
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b22      	cmp	r3, #34	; 0x22
 8003604:	f040 80ab 	bne.w	800375e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003610:	d117      	bne.n	8003642 <UART_Receive_IT+0x50>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	691b      	ldr	r3, [r3, #16]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d113      	bne.n	8003642 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800361a:	2300      	movs	r3, #0
 800361c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003622:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	b29b      	uxth	r3, r3
 800362c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003630:	b29a      	uxth	r2, r3
 8003632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003634:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800363a:	1c9a      	adds	r2, r3, #2
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	629a      	str	r2, [r3, #40]	; 0x28
 8003640:	e026      	b.n	8003690 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003646:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003648:	2300      	movs	r3, #0
 800364a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003654:	d007      	beq.n	8003666 <UART_Receive_IT+0x74>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d10a      	bne.n	8003674 <UART_Receive_IT+0x82>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d106      	bne.n	8003674 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	b2da      	uxtb	r2, r3
 800366e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003670:	701a      	strb	r2, [r3, #0]
 8003672:	e008      	b.n	8003686 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	b2db      	uxtb	r3, r3
 800367c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003680:	b2da      	uxtb	r2, r3
 8003682:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003684:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800368a:	1c5a      	adds	r2, r3, #1
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003694:	b29b      	uxth	r3, r3
 8003696:	3b01      	subs	r3, #1
 8003698:	b29b      	uxth	r3, r3
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	4619      	mov	r1, r3
 800369e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d15a      	bne.n	800375a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68da      	ldr	r2, [r3, #12]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f022 0220 	bic.w	r2, r2, #32
 80036b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68da      	ldr	r2, [r3, #12]
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80036c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	695a      	ldr	r2, [r3, #20]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f022 0201 	bic.w	r2, r2, #1
 80036d2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2220      	movs	r2, #32
 80036d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d135      	bne.n	8003750 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	330c      	adds	r3, #12
 80036f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	e853 3f00 	ldrex	r3, [r3]
 80036f8:	613b      	str	r3, [r7, #16]
   return(result);
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	f023 0310 	bic.w	r3, r3, #16
 8003700:	627b      	str	r3, [r7, #36]	; 0x24
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	330c      	adds	r3, #12
 8003708:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800370a:	623a      	str	r2, [r7, #32]
 800370c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800370e:	69f9      	ldr	r1, [r7, #28]
 8003710:	6a3a      	ldr	r2, [r7, #32]
 8003712:	e841 2300 	strex	r3, r2, [r1]
 8003716:	61bb      	str	r3, [r7, #24]
   return(result);
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d1e5      	bne.n	80036ea <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0310 	and.w	r3, r3, #16
 8003728:	2b10      	cmp	r3, #16
 800372a:	d10a      	bne.n	8003742 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800372c:	2300      	movs	r3, #0
 800372e:	60fb      	str	r3, [r7, #12]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	60fb      	str	r3, [r7, #12]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	60fb      	str	r3, [r7, #12]
 8003740:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003746:	4619      	mov	r1, r3
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f7ff fd5b 	bl	8003204 <HAL_UARTEx_RxEventCallback>
 800374e:	e002      	b.n	8003756 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003750:	6878      	ldr	r0, [r7, #4]
 8003752:	f7fd fc19 	bl	8000f88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003756:	2300      	movs	r3, #0
 8003758:	e002      	b.n	8003760 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800375a:	2300      	movs	r3, #0
 800375c:	e000      	b.n	8003760 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800375e:	2302      	movs	r3, #2
  }
}
 8003760:	4618      	mov	r0, r3
 8003762:	3730      	adds	r7, #48	; 0x30
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}

08003768 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003768:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800376c:	b0c0      	sub	sp, #256	; 0x100
 800376e:	af00      	add	r7, sp, #0
 8003770:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003784:	68d9      	ldr	r1, [r3, #12]
 8003786:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	ea40 0301 	orr.w	r3, r0, r1
 8003790:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003796:	689a      	ldr	r2, [r3, #8]
 8003798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	431a      	orrs	r2, r3
 80037a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037a4:	695b      	ldr	r3, [r3, #20]
 80037a6:	431a      	orrs	r2, r3
 80037a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	4313      	orrs	r3, r2
 80037b0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80037b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	68db      	ldr	r3, [r3, #12]
 80037bc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80037c0:	f021 010c 	bic.w	r1, r1, #12
 80037c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80037ce:	430b      	orrs	r3, r1
 80037d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80037de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037e2:	6999      	ldr	r1, [r3, #24]
 80037e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	ea40 0301 	orr.w	r3, r0, r1
 80037ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80037f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	4b8f      	ldr	r3, [pc, #572]	; (8003a34 <UART_SetConfig+0x2cc>)
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d005      	beq.n	8003808 <UART_SetConfig+0xa0>
 80037fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	4b8d      	ldr	r3, [pc, #564]	; (8003a38 <UART_SetConfig+0x2d0>)
 8003804:	429a      	cmp	r2, r3
 8003806:	d104      	bne.n	8003812 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003808:	f7fe ff0c 	bl	8002624 <HAL_RCC_GetPCLK2Freq>
 800380c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003810:	e003      	b.n	800381a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003812:	f7fe fef3 	bl	80025fc <HAL_RCC_GetPCLK1Freq>
 8003816:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800381a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800381e:	69db      	ldr	r3, [r3, #28]
 8003820:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003824:	f040 810c 	bne.w	8003a40 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003828:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800382c:	2200      	movs	r2, #0
 800382e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003832:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003836:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800383a:	4622      	mov	r2, r4
 800383c:	462b      	mov	r3, r5
 800383e:	1891      	adds	r1, r2, r2
 8003840:	65b9      	str	r1, [r7, #88]	; 0x58
 8003842:	415b      	adcs	r3, r3
 8003844:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003846:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800384a:	4621      	mov	r1, r4
 800384c:	eb12 0801 	adds.w	r8, r2, r1
 8003850:	4629      	mov	r1, r5
 8003852:	eb43 0901 	adc.w	r9, r3, r1
 8003856:	f04f 0200 	mov.w	r2, #0
 800385a:	f04f 0300 	mov.w	r3, #0
 800385e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003862:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003866:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800386a:	4690      	mov	r8, r2
 800386c:	4699      	mov	r9, r3
 800386e:	4623      	mov	r3, r4
 8003870:	eb18 0303 	adds.w	r3, r8, r3
 8003874:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003878:	462b      	mov	r3, r5
 800387a:	eb49 0303 	adc.w	r3, r9, r3
 800387e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003882:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800388e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003892:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003896:	460b      	mov	r3, r1
 8003898:	18db      	adds	r3, r3, r3
 800389a:	653b      	str	r3, [r7, #80]	; 0x50
 800389c:	4613      	mov	r3, r2
 800389e:	eb42 0303 	adc.w	r3, r2, r3
 80038a2:	657b      	str	r3, [r7, #84]	; 0x54
 80038a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80038a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80038ac:	f7fc fd08 	bl	80002c0 <__aeabi_uldivmod>
 80038b0:	4602      	mov	r2, r0
 80038b2:	460b      	mov	r3, r1
 80038b4:	4b61      	ldr	r3, [pc, #388]	; (8003a3c <UART_SetConfig+0x2d4>)
 80038b6:	fba3 2302 	umull	r2, r3, r3, r2
 80038ba:	095b      	lsrs	r3, r3, #5
 80038bc:	011c      	lsls	r4, r3, #4
 80038be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80038c2:	2200      	movs	r2, #0
 80038c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80038c8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80038cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80038d0:	4642      	mov	r2, r8
 80038d2:	464b      	mov	r3, r9
 80038d4:	1891      	adds	r1, r2, r2
 80038d6:	64b9      	str	r1, [r7, #72]	; 0x48
 80038d8:	415b      	adcs	r3, r3
 80038da:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80038e0:	4641      	mov	r1, r8
 80038e2:	eb12 0a01 	adds.w	sl, r2, r1
 80038e6:	4649      	mov	r1, r9
 80038e8:	eb43 0b01 	adc.w	fp, r3, r1
 80038ec:	f04f 0200 	mov.w	r2, #0
 80038f0:	f04f 0300 	mov.w	r3, #0
 80038f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80038f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80038fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003900:	4692      	mov	sl, r2
 8003902:	469b      	mov	fp, r3
 8003904:	4643      	mov	r3, r8
 8003906:	eb1a 0303 	adds.w	r3, sl, r3
 800390a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800390e:	464b      	mov	r3, r9
 8003910:	eb4b 0303 	adc.w	r3, fp, r3
 8003914:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003918:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	2200      	movs	r2, #0
 8003920:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003924:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003928:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800392c:	460b      	mov	r3, r1
 800392e:	18db      	adds	r3, r3, r3
 8003930:	643b      	str	r3, [r7, #64]	; 0x40
 8003932:	4613      	mov	r3, r2
 8003934:	eb42 0303 	adc.w	r3, r2, r3
 8003938:	647b      	str	r3, [r7, #68]	; 0x44
 800393a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800393e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003942:	f7fc fcbd 	bl	80002c0 <__aeabi_uldivmod>
 8003946:	4602      	mov	r2, r0
 8003948:	460b      	mov	r3, r1
 800394a:	4611      	mov	r1, r2
 800394c:	4b3b      	ldr	r3, [pc, #236]	; (8003a3c <UART_SetConfig+0x2d4>)
 800394e:	fba3 2301 	umull	r2, r3, r3, r1
 8003952:	095b      	lsrs	r3, r3, #5
 8003954:	2264      	movs	r2, #100	; 0x64
 8003956:	fb02 f303 	mul.w	r3, r2, r3
 800395a:	1acb      	subs	r3, r1, r3
 800395c:	00db      	lsls	r3, r3, #3
 800395e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003962:	4b36      	ldr	r3, [pc, #216]	; (8003a3c <UART_SetConfig+0x2d4>)
 8003964:	fba3 2302 	umull	r2, r3, r3, r2
 8003968:	095b      	lsrs	r3, r3, #5
 800396a:	005b      	lsls	r3, r3, #1
 800396c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003970:	441c      	add	r4, r3
 8003972:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003976:	2200      	movs	r2, #0
 8003978:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800397c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003980:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003984:	4642      	mov	r2, r8
 8003986:	464b      	mov	r3, r9
 8003988:	1891      	adds	r1, r2, r2
 800398a:	63b9      	str	r1, [r7, #56]	; 0x38
 800398c:	415b      	adcs	r3, r3
 800398e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003990:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003994:	4641      	mov	r1, r8
 8003996:	1851      	adds	r1, r2, r1
 8003998:	6339      	str	r1, [r7, #48]	; 0x30
 800399a:	4649      	mov	r1, r9
 800399c:	414b      	adcs	r3, r1
 800399e:	637b      	str	r3, [r7, #52]	; 0x34
 80039a0:	f04f 0200 	mov.w	r2, #0
 80039a4:	f04f 0300 	mov.w	r3, #0
 80039a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80039ac:	4659      	mov	r1, fp
 80039ae:	00cb      	lsls	r3, r1, #3
 80039b0:	4651      	mov	r1, sl
 80039b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039b6:	4651      	mov	r1, sl
 80039b8:	00ca      	lsls	r2, r1, #3
 80039ba:	4610      	mov	r0, r2
 80039bc:	4619      	mov	r1, r3
 80039be:	4603      	mov	r3, r0
 80039c0:	4642      	mov	r2, r8
 80039c2:	189b      	adds	r3, r3, r2
 80039c4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80039c8:	464b      	mov	r3, r9
 80039ca:	460a      	mov	r2, r1
 80039cc:	eb42 0303 	adc.w	r3, r2, r3
 80039d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80039d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80039e0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80039e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80039e8:	460b      	mov	r3, r1
 80039ea:	18db      	adds	r3, r3, r3
 80039ec:	62bb      	str	r3, [r7, #40]	; 0x28
 80039ee:	4613      	mov	r3, r2
 80039f0:	eb42 0303 	adc.w	r3, r2, r3
 80039f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80039fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80039fe:	f7fc fc5f 	bl	80002c0 <__aeabi_uldivmod>
 8003a02:	4602      	mov	r2, r0
 8003a04:	460b      	mov	r3, r1
 8003a06:	4b0d      	ldr	r3, [pc, #52]	; (8003a3c <UART_SetConfig+0x2d4>)
 8003a08:	fba3 1302 	umull	r1, r3, r3, r2
 8003a0c:	095b      	lsrs	r3, r3, #5
 8003a0e:	2164      	movs	r1, #100	; 0x64
 8003a10:	fb01 f303 	mul.w	r3, r1, r3
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	00db      	lsls	r3, r3, #3
 8003a18:	3332      	adds	r3, #50	; 0x32
 8003a1a:	4a08      	ldr	r2, [pc, #32]	; (8003a3c <UART_SetConfig+0x2d4>)
 8003a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a20:	095b      	lsrs	r3, r3, #5
 8003a22:	f003 0207 	and.w	r2, r3, #7
 8003a26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4422      	add	r2, r4
 8003a2e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003a30:	e105      	b.n	8003c3e <UART_SetConfig+0x4d6>
 8003a32:	bf00      	nop
 8003a34:	40011000 	.word	0x40011000
 8003a38:	40011400 	.word	0x40011400
 8003a3c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a40:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003a44:	2200      	movs	r2, #0
 8003a46:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003a4a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003a4e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003a52:	4642      	mov	r2, r8
 8003a54:	464b      	mov	r3, r9
 8003a56:	1891      	adds	r1, r2, r2
 8003a58:	6239      	str	r1, [r7, #32]
 8003a5a:	415b      	adcs	r3, r3
 8003a5c:	627b      	str	r3, [r7, #36]	; 0x24
 8003a5e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a62:	4641      	mov	r1, r8
 8003a64:	1854      	adds	r4, r2, r1
 8003a66:	4649      	mov	r1, r9
 8003a68:	eb43 0501 	adc.w	r5, r3, r1
 8003a6c:	f04f 0200 	mov.w	r2, #0
 8003a70:	f04f 0300 	mov.w	r3, #0
 8003a74:	00eb      	lsls	r3, r5, #3
 8003a76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a7a:	00e2      	lsls	r2, r4, #3
 8003a7c:	4614      	mov	r4, r2
 8003a7e:	461d      	mov	r5, r3
 8003a80:	4643      	mov	r3, r8
 8003a82:	18e3      	adds	r3, r4, r3
 8003a84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003a88:	464b      	mov	r3, r9
 8003a8a:	eb45 0303 	adc.w	r3, r5, r3
 8003a8e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003a92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003a9e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003aa2:	f04f 0200 	mov.w	r2, #0
 8003aa6:	f04f 0300 	mov.w	r3, #0
 8003aaa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003aae:	4629      	mov	r1, r5
 8003ab0:	008b      	lsls	r3, r1, #2
 8003ab2:	4621      	mov	r1, r4
 8003ab4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003ab8:	4621      	mov	r1, r4
 8003aba:	008a      	lsls	r2, r1, #2
 8003abc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003ac0:	f7fc fbfe 	bl	80002c0 <__aeabi_uldivmod>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	460b      	mov	r3, r1
 8003ac8:	4b60      	ldr	r3, [pc, #384]	; (8003c4c <UART_SetConfig+0x4e4>)
 8003aca:	fba3 2302 	umull	r2, r3, r3, r2
 8003ace:	095b      	lsrs	r3, r3, #5
 8003ad0:	011c      	lsls	r4, r3, #4
 8003ad2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003adc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003ae0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003ae4:	4642      	mov	r2, r8
 8003ae6:	464b      	mov	r3, r9
 8003ae8:	1891      	adds	r1, r2, r2
 8003aea:	61b9      	str	r1, [r7, #24]
 8003aec:	415b      	adcs	r3, r3
 8003aee:	61fb      	str	r3, [r7, #28]
 8003af0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003af4:	4641      	mov	r1, r8
 8003af6:	1851      	adds	r1, r2, r1
 8003af8:	6139      	str	r1, [r7, #16]
 8003afa:	4649      	mov	r1, r9
 8003afc:	414b      	adcs	r3, r1
 8003afe:	617b      	str	r3, [r7, #20]
 8003b00:	f04f 0200 	mov.w	r2, #0
 8003b04:	f04f 0300 	mov.w	r3, #0
 8003b08:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b0c:	4659      	mov	r1, fp
 8003b0e:	00cb      	lsls	r3, r1, #3
 8003b10:	4651      	mov	r1, sl
 8003b12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b16:	4651      	mov	r1, sl
 8003b18:	00ca      	lsls	r2, r1, #3
 8003b1a:	4610      	mov	r0, r2
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4603      	mov	r3, r0
 8003b20:	4642      	mov	r2, r8
 8003b22:	189b      	adds	r3, r3, r2
 8003b24:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003b28:	464b      	mov	r3, r9
 8003b2a:	460a      	mov	r2, r1
 8003b2c:	eb42 0303 	adc.w	r3, r2, r3
 8003b30:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	67bb      	str	r3, [r7, #120]	; 0x78
 8003b3e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003b40:	f04f 0200 	mov.w	r2, #0
 8003b44:	f04f 0300 	mov.w	r3, #0
 8003b48:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003b4c:	4649      	mov	r1, r9
 8003b4e:	008b      	lsls	r3, r1, #2
 8003b50:	4641      	mov	r1, r8
 8003b52:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b56:	4641      	mov	r1, r8
 8003b58:	008a      	lsls	r2, r1, #2
 8003b5a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003b5e:	f7fc fbaf 	bl	80002c0 <__aeabi_uldivmod>
 8003b62:	4602      	mov	r2, r0
 8003b64:	460b      	mov	r3, r1
 8003b66:	4b39      	ldr	r3, [pc, #228]	; (8003c4c <UART_SetConfig+0x4e4>)
 8003b68:	fba3 1302 	umull	r1, r3, r3, r2
 8003b6c:	095b      	lsrs	r3, r3, #5
 8003b6e:	2164      	movs	r1, #100	; 0x64
 8003b70:	fb01 f303 	mul.w	r3, r1, r3
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	011b      	lsls	r3, r3, #4
 8003b78:	3332      	adds	r3, #50	; 0x32
 8003b7a:	4a34      	ldr	r2, [pc, #208]	; (8003c4c <UART_SetConfig+0x4e4>)
 8003b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b80:	095b      	lsrs	r3, r3, #5
 8003b82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b86:	441c      	add	r4, r3
 8003b88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	673b      	str	r3, [r7, #112]	; 0x70
 8003b90:	677a      	str	r2, [r7, #116]	; 0x74
 8003b92:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003b96:	4642      	mov	r2, r8
 8003b98:	464b      	mov	r3, r9
 8003b9a:	1891      	adds	r1, r2, r2
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	415b      	adcs	r3, r3
 8003ba0:	60fb      	str	r3, [r7, #12]
 8003ba2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ba6:	4641      	mov	r1, r8
 8003ba8:	1851      	adds	r1, r2, r1
 8003baa:	6039      	str	r1, [r7, #0]
 8003bac:	4649      	mov	r1, r9
 8003bae:	414b      	adcs	r3, r1
 8003bb0:	607b      	str	r3, [r7, #4]
 8003bb2:	f04f 0200 	mov.w	r2, #0
 8003bb6:	f04f 0300 	mov.w	r3, #0
 8003bba:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003bbe:	4659      	mov	r1, fp
 8003bc0:	00cb      	lsls	r3, r1, #3
 8003bc2:	4651      	mov	r1, sl
 8003bc4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bc8:	4651      	mov	r1, sl
 8003bca:	00ca      	lsls	r2, r1, #3
 8003bcc:	4610      	mov	r0, r2
 8003bce:	4619      	mov	r1, r3
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	4642      	mov	r2, r8
 8003bd4:	189b      	adds	r3, r3, r2
 8003bd6:	66bb      	str	r3, [r7, #104]	; 0x68
 8003bd8:	464b      	mov	r3, r9
 8003bda:	460a      	mov	r2, r1
 8003bdc:	eb42 0303 	adc.w	r3, r2, r3
 8003be0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	663b      	str	r3, [r7, #96]	; 0x60
 8003bec:	667a      	str	r2, [r7, #100]	; 0x64
 8003bee:	f04f 0200 	mov.w	r2, #0
 8003bf2:	f04f 0300 	mov.w	r3, #0
 8003bf6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003bfa:	4649      	mov	r1, r9
 8003bfc:	008b      	lsls	r3, r1, #2
 8003bfe:	4641      	mov	r1, r8
 8003c00:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c04:	4641      	mov	r1, r8
 8003c06:	008a      	lsls	r2, r1, #2
 8003c08:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003c0c:	f7fc fb58 	bl	80002c0 <__aeabi_uldivmod>
 8003c10:	4602      	mov	r2, r0
 8003c12:	460b      	mov	r3, r1
 8003c14:	4b0d      	ldr	r3, [pc, #52]	; (8003c4c <UART_SetConfig+0x4e4>)
 8003c16:	fba3 1302 	umull	r1, r3, r3, r2
 8003c1a:	095b      	lsrs	r3, r3, #5
 8003c1c:	2164      	movs	r1, #100	; 0x64
 8003c1e:	fb01 f303 	mul.w	r3, r1, r3
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	011b      	lsls	r3, r3, #4
 8003c26:	3332      	adds	r3, #50	; 0x32
 8003c28:	4a08      	ldr	r2, [pc, #32]	; (8003c4c <UART_SetConfig+0x4e4>)
 8003c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c2e:	095b      	lsrs	r3, r3, #5
 8003c30:	f003 020f 	and.w	r2, r3, #15
 8003c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4422      	add	r2, r4
 8003c3c:	609a      	str	r2, [r3, #8]
}
 8003c3e:	bf00      	nop
 8003c40:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003c44:	46bd      	mov	sp, r7
 8003c46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c4a:	bf00      	nop
 8003c4c:	51eb851f 	.word	0x51eb851f

08003c50 <findslot>:
 8003c50:	4b0a      	ldr	r3, [pc, #40]	; (8003c7c <findslot+0x2c>)
 8003c52:	b510      	push	{r4, lr}
 8003c54:	4604      	mov	r4, r0
 8003c56:	6818      	ldr	r0, [r3, #0]
 8003c58:	b118      	cbz	r0, 8003c62 <findslot+0x12>
 8003c5a:	6983      	ldr	r3, [r0, #24]
 8003c5c:	b90b      	cbnz	r3, 8003c62 <findslot+0x12>
 8003c5e:	f000 f9a5 	bl	8003fac <__sinit>
 8003c62:	2c13      	cmp	r4, #19
 8003c64:	d807      	bhi.n	8003c76 <findslot+0x26>
 8003c66:	4806      	ldr	r0, [pc, #24]	; (8003c80 <findslot+0x30>)
 8003c68:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8003c6c:	3201      	adds	r2, #1
 8003c6e:	d002      	beq.n	8003c76 <findslot+0x26>
 8003c70:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8003c74:	bd10      	pop	{r4, pc}
 8003c76:	2000      	movs	r0, #0
 8003c78:	e7fc      	b.n	8003c74 <findslot+0x24>
 8003c7a:	bf00      	nop
 8003c7c:	20000030 	.word	0x20000030
 8003c80:	200001dc 	.word	0x200001dc

08003c84 <error>:
 8003c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c86:	4604      	mov	r4, r0
 8003c88:	f000 f932 	bl	8003ef0 <__errno>
 8003c8c:	2613      	movs	r6, #19
 8003c8e:	4605      	mov	r5, r0
 8003c90:	2700      	movs	r7, #0
 8003c92:	4630      	mov	r0, r6
 8003c94:	4639      	mov	r1, r7
 8003c96:	beab      	bkpt	0x00ab
 8003c98:	4606      	mov	r6, r0
 8003c9a:	602e      	str	r6, [r5, #0]
 8003c9c:	4620      	mov	r0, r4
 8003c9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003ca0 <checkerror>:
 8003ca0:	1c43      	adds	r3, r0, #1
 8003ca2:	d101      	bne.n	8003ca8 <checkerror+0x8>
 8003ca4:	f7ff bfee 	b.w	8003c84 <error>
 8003ca8:	4770      	bx	lr

08003caa <_swiread>:
 8003caa:	b530      	push	{r4, r5, lr}
 8003cac:	b085      	sub	sp, #20
 8003cae:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8003cb2:	9203      	str	r2, [sp, #12]
 8003cb4:	2406      	movs	r4, #6
 8003cb6:	ad01      	add	r5, sp, #4
 8003cb8:	4620      	mov	r0, r4
 8003cba:	4629      	mov	r1, r5
 8003cbc:	beab      	bkpt	0x00ab
 8003cbe:	4604      	mov	r4, r0
 8003cc0:	4620      	mov	r0, r4
 8003cc2:	f7ff ffed 	bl	8003ca0 <checkerror>
 8003cc6:	b005      	add	sp, #20
 8003cc8:	bd30      	pop	{r4, r5, pc}

08003cca <_read>:
 8003cca:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003ccc:	4615      	mov	r5, r2
 8003cce:	9101      	str	r1, [sp, #4]
 8003cd0:	f7ff ffbe 	bl	8003c50 <findslot>
 8003cd4:	9901      	ldr	r1, [sp, #4]
 8003cd6:	4604      	mov	r4, r0
 8003cd8:	b938      	cbnz	r0, 8003cea <_read+0x20>
 8003cda:	f000 f909 	bl	8003ef0 <__errno>
 8003cde:	2309      	movs	r3, #9
 8003ce0:	6003      	str	r3, [r0, #0]
 8003ce2:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce6:	b003      	add	sp, #12
 8003ce8:	bd30      	pop	{r4, r5, pc}
 8003cea:	6800      	ldr	r0, [r0, #0]
 8003cec:	462a      	mov	r2, r5
 8003cee:	f7ff ffdc 	bl	8003caa <_swiread>
 8003cf2:	1c43      	adds	r3, r0, #1
 8003cf4:	d0f7      	beq.n	8003ce6 <_read+0x1c>
 8003cf6:	6863      	ldr	r3, [r4, #4]
 8003cf8:	1a2a      	subs	r2, r5, r0
 8003cfa:	4413      	add	r3, r2
 8003cfc:	6063      	str	r3, [r4, #4]
 8003cfe:	4610      	mov	r0, r2
 8003d00:	e7f1      	b.n	8003ce6 <_read+0x1c>

08003d02 <_swilseek>:
 8003d02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d04:	460c      	mov	r4, r1
 8003d06:	4616      	mov	r6, r2
 8003d08:	f7ff ffa2 	bl	8003c50 <findslot>
 8003d0c:	4605      	mov	r5, r0
 8003d0e:	b940      	cbnz	r0, 8003d22 <_swilseek+0x20>
 8003d10:	f000 f8ee 	bl	8003ef0 <__errno>
 8003d14:	2309      	movs	r3, #9
 8003d16:	6003      	str	r3, [r0, #0]
 8003d18:	f04f 34ff 	mov.w	r4, #4294967295
 8003d1c:	4620      	mov	r0, r4
 8003d1e:	b003      	add	sp, #12
 8003d20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d22:	2e02      	cmp	r6, #2
 8003d24:	d903      	bls.n	8003d2e <_swilseek+0x2c>
 8003d26:	f000 f8e3 	bl	8003ef0 <__errno>
 8003d2a:	2316      	movs	r3, #22
 8003d2c:	e7f3      	b.n	8003d16 <_swilseek+0x14>
 8003d2e:	2e01      	cmp	r6, #1
 8003d30:	d112      	bne.n	8003d58 <_swilseek+0x56>
 8003d32:	6843      	ldr	r3, [r0, #4]
 8003d34:	18e4      	adds	r4, r4, r3
 8003d36:	d4f6      	bmi.n	8003d26 <_swilseek+0x24>
 8003d38:	682b      	ldr	r3, [r5, #0]
 8003d3a:	260a      	movs	r6, #10
 8003d3c:	e9cd 3400 	strd	r3, r4, [sp]
 8003d40:	466f      	mov	r7, sp
 8003d42:	4630      	mov	r0, r6
 8003d44:	4639      	mov	r1, r7
 8003d46:	beab      	bkpt	0x00ab
 8003d48:	4606      	mov	r6, r0
 8003d4a:	4630      	mov	r0, r6
 8003d4c:	f7ff ffa8 	bl	8003ca0 <checkerror>
 8003d50:	2800      	cmp	r0, #0
 8003d52:	dbe1      	blt.n	8003d18 <_swilseek+0x16>
 8003d54:	606c      	str	r4, [r5, #4]
 8003d56:	e7e1      	b.n	8003d1c <_swilseek+0x1a>
 8003d58:	2e02      	cmp	r6, #2
 8003d5a:	d1ed      	bne.n	8003d38 <_swilseek+0x36>
 8003d5c:	6803      	ldr	r3, [r0, #0]
 8003d5e:	9300      	str	r3, [sp, #0]
 8003d60:	260c      	movs	r6, #12
 8003d62:	466f      	mov	r7, sp
 8003d64:	4630      	mov	r0, r6
 8003d66:	4639      	mov	r1, r7
 8003d68:	beab      	bkpt	0x00ab
 8003d6a:	4606      	mov	r6, r0
 8003d6c:	4630      	mov	r0, r6
 8003d6e:	f7ff ff97 	bl	8003ca0 <checkerror>
 8003d72:	1c43      	adds	r3, r0, #1
 8003d74:	d0d0      	beq.n	8003d18 <_swilseek+0x16>
 8003d76:	4404      	add	r4, r0
 8003d78:	e7de      	b.n	8003d38 <_swilseek+0x36>

08003d7a <_lseek>:
 8003d7a:	f7ff bfc2 	b.w	8003d02 <_swilseek>

08003d7e <_swiwrite>:
 8003d7e:	b530      	push	{r4, r5, lr}
 8003d80:	b085      	sub	sp, #20
 8003d82:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8003d86:	9203      	str	r2, [sp, #12]
 8003d88:	2405      	movs	r4, #5
 8003d8a:	ad01      	add	r5, sp, #4
 8003d8c:	4620      	mov	r0, r4
 8003d8e:	4629      	mov	r1, r5
 8003d90:	beab      	bkpt	0x00ab
 8003d92:	4604      	mov	r4, r0
 8003d94:	4620      	mov	r0, r4
 8003d96:	f7ff ff83 	bl	8003ca0 <checkerror>
 8003d9a:	b005      	add	sp, #20
 8003d9c:	bd30      	pop	{r4, r5, pc}

08003d9e <_write>:
 8003d9e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003da0:	4615      	mov	r5, r2
 8003da2:	9101      	str	r1, [sp, #4]
 8003da4:	f7ff ff54 	bl	8003c50 <findslot>
 8003da8:	9901      	ldr	r1, [sp, #4]
 8003daa:	4604      	mov	r4, r0
 8003dac:	b930      	cbnz	r0, 8003dbc <_write+0x1e>
 8003dae:	f000 f89f 	bl	8003ef0 <__errno>
 8003db2:	2309      	movs	r3, #9
 8003db4:	6003      	str	r3, [r0, #0]
 8003db6:	f04f 30ff 	mov.w	r0, #4294967295
 8003dba:	e012      	b.n	8003de2 <_write+0x44>
 8003dbc:	6800      	ldr	r0, [r0, #0]
 8003dbe:	462a      	mov	r2, r5
 8003dc0:	f7ff ffdd 	bl	8003d7e <_swiwrite>
 8003dc4:	2800      	cmp	r0, #0
 8003dc6:	dbf6      	blt.n	8003db6 <_write+0x18>
 8003dc8:	6862      	ldr	r2, [r4, #4]
 8003dca:	1a2b      	subs	r3, r5, r0
 8003dcc:	441a      	add	r2, r3
 8003dce:	42a8      	cmp	r0, r5
 8003dd0:	6062      	str	r2, [r4, #4]
 8003dd2:	d105      	bne.n	8003de0 <_write+0x42>
 8003dd4:	2000      	movs	r0, #0
 8003dd6:	b003      	add	sp, #12
 8003dd8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003ddc:	f7ff bf52 	b.w	8003c84 <error>
 8003de0:	4618      	mov	r0, r3
 8003de2:	b003      	add	sp, #12
 8003de4:	bd30      	pop	{r4, r5, pc}

08003de6 <_swiclose>:
 8003de6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003de8:	2402      	movs	r4, #2
 8003dea:	9001      	str	r0, [sp, #4]
 8003dec:	ad01      	add	r5, sp, #4
 8003dee:	4620      	mov	r0, r4
 8003df0:	4629      	mov	r1, r5
 8003df2:	beab      	bkpt	0x00ab
 8003df4:	4604      	mov	r4, r0
 8003df6:	4620      	mov	r0, r4
 8003df8:	f7ff ff52 	bl	8003ca0 <checkerror>
 8003dfc:	b003      	add	sp, #12
 8003dfe:	bd30      	pop	{r4, r5, pc}

08003e00 <_close>:
 8003e00:	b538      	push	{r3, r4, r5, lr}
 8003e02:	4605      	mov	r5, r0
 8003e04:	f7ff ff24 	bl	8003c50 <findslot>
 8003e08:	4604      	mov	r4, r0
 8003e0a:	b930      	cbnz	r0, 8003e1a <_close+0x1a>
 8003e0c:	f000 f870 	bl	8003ef0 <__errno>
 8003e10:	2309      	movs	r3, #9
 8003e12:	6003      	str	r3, [r0, #0]
 8003e14:	f04f 30ff 	mov.w	r0, #4294967295
 8003e18:	bd38      	pop	{r3, r4, r5, pc}
 8003e1a:	3d01      	subs	r5, #1
 8003e1c:	2d01      	cmp	r5, #1
 8003e1e:	d809      	bhi.n	8003e34 <_close+0x34>
 8003e20:	4b09      	ldr	r3, [pc, #36]	; (8003e48 <_close+0x48>)
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d104      	bne.n	8003e34 <_close+0x34>
 8003e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e2e:	6003      	str	r3, [r0, #0]
 8003e30:	2000      	movs	r0, #0
 8003e32:	e7f1      	b.n	8003e18 <_close+0x18>
 8003e34:	6820      	ldr	r0, [r4, #0]
 8003e36:	f7ff ffd6 	bl	8003de6 <_swiclose>
 8003e3a:	2800      	cmp	r0, #0
 8003e3c:	d1ec      	bne.n	8003e18 <_close+0x18>
 8003e3e:	f04f 33ff 	mov.w	r3, #4294967295
 8003e42:	6023      	str	r3, [r4, #0]
 8003e44:	e7e8      	b.n	8003e18 <_close+0x18>
 8003e46:	bf00      	nop
 8003e48:	200001dc 	.word	0x200001dc

08003e4c <_getpid>:
 8003e4c:	2001      	movs	r0, #1
 8003e4e:	4770      	bx	lr

08003e50 <_swistat>:
 8003e50:	b570      	push	{r4, r5, r6, lr}
 8003e52:	460c      	mov	r4, r1
 8003e54:	f7ff fefc 	bl	8003c50 <findslot>
 8003e58:	4605      	mov	r5, r0
 8003e5a:	b930      	cbnz	r0, 8003e6a <_swistat+0x1a>
 8003e5c:	f000 f848 	bl	8003ef0 <__errno>
 8003e60:	2309      	movs	r3, #9
 8003e62:	6003      	str	r3, [r0, #0]
 8003e64:	f04f 30ff 	mov.w	r0, #4294967295
 8003e68:	bd70      	pop	{r4, r5, r6, pc}
 8003e6a:	6863      	ldr	r3, [r4, #4]
 8003e6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003e70:	6063      	str	r3, [r4, #4]
 8003e72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003e76:	64a3      	str	r3, [r4, #72]	; 0x48
 8003e78:	260c      	movs	r6, #12
 8003e7a:	4630      	mov	r0, r6
 8003e7c:	4629      	mov	r1, r5
 8003e7e:	beab      	bkpt	0x00ab
 8003e80:	4605      	mov	r5, r0
 8003e82:	4628      	mov	r0, r5
 8003e84:	f7ff ff0c 	bl	8003ca0 <checkerror>
 8003e88:	1c43      	adds	r3, r0, #1
 8003e8a:	bf1c      	itt	ne
 8003e8c:	6120      	strne	r0, [r4, #16]
 8003e8e:	2000      	movne	r0, #0
 8003e90:	e7ea      	b.n	8003e68 <_swistat+0x18>

08003e92 <_fstat>:
 8003e92:	460b      	mov	r3, r1
 8003e94:	b510      	push	{r4, lr}
 8003e96:	2100      	movs	r1, #0
 8003e98:	4604      	mov	r4, r0
 8003e9a:	2258      	movs	r2, #88	; 0x58
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f000 f953 	bl	8004148 <memset>
 8003ea2:	4601      	mov	r1, r0
 8003ea4:	4620      	mov	r0, r4
 8003ea6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003eaa:	f7ff bfd1 	b.w	8003e50 <_swistat>

08003eae <_isatty>:
 8003eae:	b570      	push	{r4, r5, r6, lr}
 8003eb0:	f7ff fece 	bl	8003c50 <findslot>
 8003eb4:	2509      	movs	r5, #9
 8003eb6:	4604      	mov	r4, r0
 8003eb8:	b920      	cbnz	r0, 8003ec4 <_isatty+0x16>
 8003eba:	f000 f819 	bl	8003ef0 <__errno>
 8003ebe:	6005      	str	r5, [r0, #0]
 8003ec0:	4620      	mov	r0, r4
 8003ec2:	bd70      	pop	{r4, r5, r6, pc}
 8003ec4:	4628      	mov	r0, r5
 8003ec6:	4621      	mov	r1, r4
 8003ec8:	beab      	bkpt	0x00ab
 8003eca:	4604      	mov	r4, r0
 8003ecc:	2c01      	cmp	r4, #1
 8003ece:	d0f7      	beq.n	8003ec0 <_isatty+0x12>
 8003ed0:	f000 f80e 	bl	8003ef0 <__errno>
 8003ed4:	2400      	movs	r4, #0
 8003ed6:	4605      	mov	r5, r0
 8003ed8:	2613      	movs	r6, #19
 8003eda:	4630      	mov	r0, r6
 8003edc:	4621      	mov	r1, r4
 8003ede:	beab      	bkpt	0x00ab
 8003ee0:	4606      	mov	r6, r0
 8003ee2:	602e      	str	r6, [r5, #0]
 8003ee4:	e7ec      	b.n	8003ec0 <_isatty+0x12>

08003ee6 <atoi>:
 8003ee6:	220a      	movs	r2, #10
 8003ee8:	2100      	movs	r1, #0
 8003eea:	f000 bb7b 	b.w	80045e4 <strtol>
	...

08003ef0 <__errno>:
 8003ef0:	4b01      	ldr	r3, [pc, #4]	; (8003ef8 <__errno+0x8>)
 8003ef2:	6818      	ldr	r0, [r3, #0]
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop
 8003ef8:	20000030 	.word	0x20000030

08003efc <std>:
 8003efc:	2300      	movs	r3, #0
 8003efe:	b510      	push	{r4, lr}
 8003f00:	4604      	mov	r4, r0
 8003f02:	e9c0 3300 	strd	r3, r3, [r0]
 8003f06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003f0a:	6083      	str	r3, [r0, #8]
 8003f0c:	8181      	strh	r1, [r0, #12]
 8003f0e:	6643      	str	r3, [r0, #100]	; 0x64
 8003f10:	81c2      	strh	r2, [r0, #14]
 8003f12:	6183      	str	r3, [r0, #24]
 8003f14:	4619      	mov	r1, r3
 8003f16:	2208      	movs	r2, #8
 8003f18:	305c      	adds	r0, #92	; 0x5c
 8003f1a:	f000 f915 	bl	8004148 <memset>
 8003f1e:	4b05      	ldr	r3, [pc, #20]	; (8003f34 <std+0x38>)
 8003f20:	6263      	str	r3, [r4, #36]	; 0x24
 8003f22:	4b05      	ldr	r3, [pc, #20]	; (8003f38 <std+0x3c>)
 8003f24:	62a3      	str	r3, [r4, #40]	; 0x28
 8003f26:	4b05      	ldr	r3, [pc, #20]	; (8003f3c <std+0x40>)
 8003f28:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003f2a:	4b05      	ldr	r3, [pc, #20]	; (8003f40 <std+0x44>)
 8003f2c:	6224      	str	r4, [r4, #32]
 8003f2e:	6323      	str	r3, [r4, #48]	; 0x30
 8003f30:	bd10      	pop	{r4, pc}
 8003f32:	bf00      	nop
 8003f34:	080043a1 	.word	0x080043a1
 8003f38:	080043c3 	.word	0x080043c3
 8003f3c:	080043fb 	.word	0x080043fb
 8003f40:	0800441f 	.word	0x0800441f

08003f44 <_cleanup_r>:
 8003f44:	4901      	ldr	r1, [pc, #4]	; (8003f4c <_cleanup_r+0x8>)
 8003f46:	f000 b8af 	b.w	80040a8 <_fwalk_reent>
 8003f4a:	bf00      	nop
 8003f4c:	08004785 	.word	0x08004785

08003f50 <__sfmoreglue>:
 8003f50:	b570      	push	{r4, r5, r6, lr}
 8003f52:	2268      	movs	r2, #104	; 0x68
 8003f54:	1e4d      	subs	r5, r1, #1
 8003f56:	4355      	muls	r5, r2
 8003f58:	460e      	mov	r6, r1
 8003f5a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003f5e:	f000 f967 	bl	8004230 <_malloc_r>
 8003f62:	4604      	mov	r4, r0
 8003f64:	b140      	cbz	r0, 8003f78 <__sfmoreglue+0x28>
 8003f66:	2100      	movs	r1, #0
 8003f68:	e9c0 1600 	strd	r1, r6, [r0]
 8003f6c:	300c      	adds	r0, #12
 8003f6e:	60a0      	str	r0, [r4, #8]
 8003f70:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003f74:	f000 f8e8 	bl	8004148 <memset>
 8003f78:	4620      	mov	r0, r4
 8003f7a:	bd70      	pop	{r4, r5, r6, pc}

08003f7c <__sfp_lock_acquire>:
 8003f7c:	4801      	ldr	r0, [pc, #4]	; (8003f84 <__sfp_lock_acquire+0x8>)
 8003f7e:	f000 b8d8 	b.w	8004132 <__retarget_lock_acquire_recursive>
 8003f82:	bf00      	nop
 8003f84:	2000027d 	.word	0x2000027d

08003f88 <__sfp_lock_release>:
 8003f88:	4801      	ldr	r0, [pc, #4]	; (8003f90 <__sfp_lock_release+0x8>)
 8003f8a:	f000 b8d3 	b.w	8004134 <__retarget_lock_release_recursive>
 8003f8e:	bf00      	nop
 8003f90:	2000027d 	.word	0x2000027d

08003f94 <__sinit_lock_acquire>:
 8003f94:	4801      	ldr	r0, [pc, #4]	; (8003f9c <__sinit_lock_acquire+0x8>)
 8003f96:	f000 b8cc 	b.w	8004132 <__retarget_lock_acquire_recursive>
 8003f9a:	bf00      	nop
 8003f9c:	2000027e 	.word	0x2000027e

08003fa0 <__sinit_lock_release>:
 8003fa0:	4801      	ldr	r0, [pc, #4]	; (8003fa8 <__sinit_lock_release+0x8>)
 8003fa2:	f000 b8c7 	b.w	8004134 <__retarget_lock_release_recursive>
 8003fa6:	bf00      	nop
 8003fa8:	2000027e 	.word	0x2000027e

08003fac <__sinit>:
 8003fac:	b510      	push	{r4, lr}
 8003fae:	4604      	mov	r4, r0
 8003fb0:	f7ff fff0 	bl	8003f94 <__sinit_lock_acquire>
 8003fb4:	69a3      	ldr	r3, [r4, #24]
 8003fb6:	b11b      	cbz	r3, 8003fc0 <__sinit+0x14>
 8003fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fbc:	f7ff bff0 	b.w	8003fa0 <__sinit_lock_release>
 8003fc0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003fc4:	6523      	str	r3, [r4, #80]	; 0x50
 8003fc6:	4b13      	ldr	r3, [pc, #76]	; (8004014 <__sinit+0x68>)
 8003fc8:	4a13      	ldr	r2, [pc, #76]	; (8004018 <__sinit+0x6c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	62a2      	str	r2, [r4, #40]	; 0x28
 8003fce:	42a3      	cmp	r3, r4
 8003fd0:	bf04      	itt	eq
 8003fd2:	2301      	moveq	r3, #1
 8003fd4:	61a3      	streq	r3, [r4, #24]
 8003fd6:	4620      	mov	r0, r4
 8003fd8:	f000 f820 	bl	800401c <__sfp>
 8003fdc:	6060      	str	r0, [r4, #4]
 8003fde:	4620      	mov	r0, r4
 8003fe0:	f000 f81c 	bl	800401c <__sfp>
 8003fe4:	60a0      	str	r0, [r4, #8]
 8003fe6:	4620      	mov	r0, r4
 8003fe8:	f000 f818 	bl	800401c <__sfp>
 8003fec:	2200      	movs	r2, #0
 8003fee:	60e0      	str	r0, [r4, #12]
 8003ff0:	2104      	movs	r1, #4
 8003ff2:	6860      	ldr	r0, [r4, #4]
 8003ff4:	f7ff ff82 	bl	8003efc <std>
 8003ff8:	68a0      	ldr	r0, [r4, #8]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	2109      	movs	r1, #9
 8003ffe:	f7ff ff7d 	bl	8003efc <std>
 8004002:	68e0      	ldr	r0, [r4, #12]
 8004004:	2202      	movs	r2, #2
 8004006:	2112      	movs	r1, #18
 8004008:	f7ff ff78 	bl	8003efc <std>
 800400c:	2301      	movs	r3, #1
 800400e:	61a3      	str	r3, [r4, #24]
 8004010:	e7d2      	b.n	8003fb8 <__sinit+0xc>
 8004012:	bf00      	nop
 8004014:	080057f8 	.word	0x080057f8
 8004018:	08003f45 	.word	0x08003f45

0800401c <__sfp>:
 800401c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800401e:	4607      	mov	r7, r0
 8004020:	f7ff ffac 	bl	8003f7c <__sfp_lock_acquire>
 8004024:	4b1e      	ldr	r3, [pc, #120]	; (80040a0 <__sfp+0x84>)
 8004026:	681e      	ldr	r6, [r3, #0]
 8004028:	69b3      	ldr	r3, [r6, #24]
 800402a:	b913      	cbnz	r3, 8004032 <__sfp+0x16>
 800402c:	4630      	mov	r0, r6
 800402e:	f7ff ffbd 	bl	8003fac <__sinit>
 8004032:	3648      	adds	r6, #72	; 0x48
 8004034:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004038:	3b01      	subs	r3, #1
 800403a:	d503      	bpl.n	8004044 <__sfp+0x28>
 800403c:	6833      	ldr	r3, [r6, #0]
 800403e:	b30b      	cbz	r3, 8004084 <__sfp+0x68>
 8004040:	6836      	ldr	r6, [r6, #0]
 8004042:	e7f7      	b.n	8004034 <__sfp+0x18>
 8004044:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004048:	b9d5      	cbnz	r5, 8004080 <__sfp+0x64>
 800404a:	4b16      	ldr	r3, [pc, #88]	; (80040a4 <__sfp+0x88>)
 800404c:	60e3      	str	r3, [r4, #12]
 800404e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004052:	6665      	str	r5, [r4, #100]	; 0x64
 8004054:	f000 f86c 	bl	8004130 <__retarget_lock_init_recursive>
 8004058:	f7ff ff96 	bl	8003f88 <__sfp_lock_release>
 800405c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004060:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004064:	6025      	str	r5, [r4, #0]
 8004066:	61a5      	str	r5, [r4, #24]
 8004068:	2208      	movs	r2, #8
 800406a:	4629      	mov	r1, r5
 800406c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004070:	f000 f86a 	bl	8004148 <memset>
 8004074:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004078:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800407c:	4620      	mov	r0, r4
 800407e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004080:	3468      	adds	r4, #104	; 0x68
 8004082:	e7d9      	b.n	8004038 <__sfp+0x1c>
 8004084:	2104      	movs	r1, #4
 8004086:	4638      	mov	r0, r7
 8004088:	f7ff ff62 	bl	8003f50 <__sfmoreglue>
 800408c:	4604      	mov	r4, r0
 800408e:	6030      	str	r0, [r6, #0]
 8004090:	2800      	cmp	r0, #0
 8004092:	d1d5      	bne.n	8004040 <__sfp+0x24>
 8004094:	f7ff ff78 	bl	8003f88 <__sfp_lock_release>
 8004098:	230c      	movs	r3, #12
 800409a:	603b      	str	r3, [r7, #0]
 800409c:	e7ee      	b.n	800407c <__sfp+0x60>
 800409e:	bf00      	nop
 80040a0:	080057f8 	.word	0x080057f8
 80040a4:	ffff0001 	.word	0xffff0001

080040a8 <_fwalk_reent>:
 80040a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040ac:	4606      	mov	r6, r0
 80040ae:	4688      	mov	r8, r1
 80040b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80040b4:	2700      	movs	r7, #0
 80040b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80040ba:	f1b9 0901 	subs.w	r9, r9, #1
 80040be:	d505      	bpl.n	80040cc <_fwalk_reent+0x24>
 80040c0:	6824      	ldr	r4, [r4, #0]
 80040c2:	2c00      	cmp	r4, #0
 80040c4:	d1f7      	bne.n	80040b6 <_fwalk_reent+0xe>
 80040c6:	4638      	mov	r0, r7
 80040c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040cc:	89ab      	ldrh	r3, [r5, #12]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d907      	bls.n	80040e2 <_fwalk_reent+0x3a>
 80040d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80040d6:	3301      	adds	r3, #1
 80040d8:	d003      	beq.n	80040e2 <_fwalk_reent+0x3a>
 80040da:	4629      	mov	r1, r5
 80040dc:	4630      	mov	r0, r6
 80040de:	47c0      	blx	r8
 80040e0:	4307      	orrs	r7, r0
 80040e2:	3568      	adds	r5, #104	; 0x68
 80040e4:	e7e9      	b.n	80040ba <_fwalk_reent+0x12>
	...

080040e8 <__libc_init_array>:
 80040e8:	b570      	push	{r4, r5, r6, lr}
 80040ea:	4d0d      	ldr	r5, [pc, #52]	; (8004120 <__libc_init_array+0x38>)
 80040ec:	4c0d      	ldr	r4, [pc, #52]	; (8004124 <__libc_init_array+0x3c>)
 80040ee:	1b64      	subs	r4, r4, r5
 80040f0:	10a4      	asrs	r4, r4, #2
 80040f2:	2600      	movs	r6, #0
 80040f4:	42a6      	cmp	r6, r4
 80040f6:	d109      	bne.n	800410c <__libc_init_array+0x24>
 80040f8:	4d0b      	ldr	r5, [pc, #44]	; (8004128 <__libc_init_array+0x40>)
 80040fa:	4c0c      	ldr	r4, [pc, #48]	; (800412c <__libc_init_array+0x44>)
 80040fc:	f001 fa06 	bl	800550c <_init>
 8004100:	1b64      	subs	r4, r4, r5
 8004102:	10a4      	asrs	r4, r4, #2
 8004104:	2600      	movs	r6, #0
 8004106:	42a6      	cmp	r6, r4
 8004108:	d105      	bne.n	8004116 <__libc_init_array+0x2e>
 800410a:	bd70      	pop	{r4, r5, r6, pc}
 800410c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004110:	4798      	blx	r3
 8004112:	3601      	adds	r6, #1
 8004114:	e7ee      	b.n	80040f4 <__libc_init_array+0xc>
 8004116:	f855 3b04 	ldr.w	r3, [r5], #4
 800411a:	4798      	blx	r3
 800411c:	3601      	adds	r6, #1
 800411e:	e7f2      	b.n	8004106 <__libc_init_array+0x1e>
 8004120:	080058e8 	.word	0x080058e8
 8004124:	080058e8 	.word	0x080058e8
 8004128:	080058e8 	.word	0x080058e8
 800412c:	080058ec 	.word	0x080058ec

08004130 <__retarget_lock_init_recursive>:
 8004130:	4770      	bx	lr

08004132 <__retarget_lock_acquire_recursive>:
 8004132:	4770      	bx	lr

08004134 <__retarget_lock_release_recursive>:
 8004134:	4770      	bx	lr
	...

08004138 <malloc>:
 8004138:	4b02      	ldr	r3, [pc, #8]	; (8004144 <malloc+0xc>)
 800413a:	4601      	mov	r1, r0
 800413c:	6818      	ldr	r0, [r3, #0]
 800413e:	f000 b877 	b.w	8004230 <_malloc_r>
 8004142:	bf00      	nop
 8004144:	20000030 	.word	0x20000030

08004148 <memset>:
 8004148:	4402      	add	r2, r0
 800414a:	4603      	mov	r3, r0
 800414c:	4293      	cmp	r3, r2
 800414e:	d100      	bne.n	8004152 <memset+0xa>
 8004150:	4770      	bx	lr
 8004152:	f803 1b01 	strb.w	r1, [r3], #1
 8004156:	e7f9      	b.n	800414c <memset+0x4>

08004158 <_free_r>:
 8004158:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800415a:	2900      	cmp	r1, #0
 800415c:	d044      	beq.n	80041e8 <_free_r+0x90>
 800415e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004162:	9001      	str	r0, [sp, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	f1a1 0404 	sub.w	r4, r1, #4
 800416a:	bfb8      	it	lt
 800416c:	18e4      	addlt	r4, r4, r3
 800416e:	f000 fb69 	bl	8004844 <__malloc_lock>
 8004172:	4a1e      	ldr	r2, [pc, #120]	; (80041ec <_free_r+0x94>)
 8004174:	9801      	ldr	r0, [sp, #4]
 8004176:	6813      	ldr	r3, [r2, #0]
 8004178:	b933      	cbnz	r3, 8004188 <_free_r+0x30>
 800417a:	6063      	str	r3, [r4, #4]
 800417c:	6014      	str	r4, [r2, #0]
 800417e:	b003      	add	sp, #12
 8004180:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004184:	f000 bb64 	b.w	8004850 <__malloc_unlock>
 8004188:	42a3      	cmp	r3, r4
 800418a:	d908      	bls.n	800419e <_free_r+0x46>
 800418c:	6825      	ldr	r5, [r4, #0]
 800418e:	1961      	adds	r1, r4, r5
 8004190:	428b      	cmp	r3, r1
 8004192:	bf01      	itttt	eq
 8004194:	6819      	ldreq	r1, [r3, #0]
 8004196:	685b      	ldreq	r3, [r3, #4]
 8004198:	1949      	addeq	r1, r1, r5
 800419a:	6021      	streq	r1, [r4, #0]
 800419c:	e7ed      	b.n	800417a <_free_r+0x22>
 800419e:	461a      	mov	r2, r3
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	b10b      	cbz	r3, 80041a8 <_free_r+0x50>
 80041a4:	42a3      	cmp	r3, r4
 80041a6:	d9fa      	bls.n	800419e <_free_r+0x46>
 80041a8:	6811      	ldr	r1, [r2, #0]
 80041aa:	1855      	adds	r5, r2, r1
 80041ac:	42a5      	cmp	r5, r4
 80041ae:	d10b      	bne.n	80041c8 <_free_r+0x70>
 80041b0:	6824      	ldr	r4, [r4, #0]
 80041b2:	4421      	add	r1, r4
 80041b4:	1854      	adds	r4, r2, r1
 80041b6:	42a3      	cmp	r3, r4
 80041b8:	6011      	str	r1, [r2, #0]
 80041ba:	d1e0      	bne.n	800417e <_free_r+0x26>
 80041bc:	681c      	ldr	r4, [r3, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	6053      	str	r3, [r2, #4]
 80041c2:	4421      	add	r1, r4
 80041c4:	6011      	str	r1, [r2, #0]
 80041c6:	e7da      	b.n	800417e <_free_r+0x26>
 80041c8:	d902      	bls.n	80041d0 <_free_r+0x78>
 80041ca:	230c      	movs	r3, #12
 80041cc:	6003      	str	r3, [r0, #0]
 80041ce:	e7d6      	b.n	800417e <_free_r+0x26>
 80041d0:	6825      	ldr	r5, [r4, #0]
 80041d2:	1961      	adds	r1, r4, r5
 80041d4:	428b      	cmp	r3, r1
 80041d6:	bf04      	itt	eq
 80041d8:	6819      	ldreq	r1, [r3, #0]
 80041da:	685b      	ldreq	r3, [r3, #4]
 80041dc:	6063      	str	r3, [r4, #4]
 80041de:	bf04      	itt	eq
 80041e0:	1949      	addeq	r1, r1, r5
 80041e2:	6021      	streq	r1, [r4, #0]
 80041e4:	6054      	str	r4, [r2, #4]
 80041e6:	e7ca      	b.n	800417e <_free_r+0x26>
 80041e8:	b003      	add	sp, #12
 80041ea:	bd30      	pop	{r4, r5, pc}
 80041ec:	20000280 	.word	0x20000280

080041f0 <sbrk_aligned>:
 80041f0:	b570      	push	{r4, r5, r6, lr}
 80041f2:	4e0e      	ldr	r6, [pc, #56]	; (800422c <sbrk_aligned+0x3c>)
 80041f4:	460c      	mov	r4, r1
 80041f6:	6831      	ldr	r1, [r6, #0]
 80041f8:	4605      	mov	r5, r0
 80041fa:	b911      	cbnz	r1, 8004202 <sbrk_aligned+0x12>
 80041fc:	f000 f88c 	bl	8004318 <_sbrk_r>
 8004200:	6030      	str	r0, [r6, #0]
 8004202:	4621      	mov	r1, r4
 8004204:	4628      	mov	r0, r5
 8004206:	f000 f887 	bl	8004318 <_sbrk_r>
 800420a:	1c43      	adds	r3, r0, #1
 800420c:	d00a      	beq.n	8004224 <sbrk_aligned+0x34>
 800420e:	1cc4      	adds	r4, r0, #3
 8004210:	f024 0403 	bic.w	r4, r4, #3
 8004214:	42a0      	cmp	r0, r4
 8004216:	d007      	beq.n	8004228 <sbrk_aligned+0x38>
 8004218:	1a21      	subs	r1, r4, r0
 800421a:	4628      	mov	r0, r5
 800421c:	f000 f87c 	bl	8004318 <_sbrk_r>
 8004220:	3001      	adds	r0, #1
 8004222:	d101      	bne.n	8004228 <sbrk_aligned+0x38>
 8004224:	f04f 34ff 	mov.w	r4, #4294967295
 8004228:	4620      	mov	r0, r4
 800422a:	bd70      	pop	{r4, r5, r6, pc}
 800422c:	20000284 	.word	0x20000284

08004230 <_malloc_r>:
 8004230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004234:	1ccd      	adds	r5, r1, #3
 8004236:	f025 0503 	bic.w	r5, r5, #3
 800423a:	3508      	adds	r5, #8
 800423c:	2d0c      	cmp	r5, #12
 800423e:	bf38      	it	cc
 8004240:	250c      	movcc	r5, #12
 8004242:	2d00      	cmp	r5, #0
 8004244:	4607      	mov	r7, r0
 8004246:	db01      	blt.n	800424c <_malloc_r+0x1c>
 8004248:	42a9      	cmp	r1, r5
 800424a:	d905      	bls.n	8004258 <_malloc_r+0x28>
 800424c:	230c      	movs	r3, #12
 800424e:	603b      	str	r3, [r7, #0]
 8004250:	2600      	movs	r6, #0
 8004252:	4630      	mov	r0, r6
 8004254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004258:	4e2e      	ldr	r6, [pc, #184]	; (8004314 <_malloc_r+0xe4>)
 800425a:	f000 faf3 	bl	8004844 <__malloc_lock>
 800425e:	6833      	ldr	r3, [r6, #0]
 8004260:	461c      	mov	r4, r3
 8004262:	bb34      	cbnz	r4, 80042b2 <_malloc_r+0x82>
 8004264:	4629      	mov	r1, r5
 8004266:	4638      	mov	r0, r7
 8004268:	f7ff ffc2 	bl	80041f0 <sbrk_aligned>
 800426c:	1c43      	adds	r3, r0, #1
 800426e:	4604      	mov	r4, r0
 8004270:	d14d      	bne.n	800430e <_malloc_r+0xde>
 8004272:	6834      	ldr	r4, [r6, #0]
 8004274:	4626      	mov	r6, r4
 8004276:	2e00      	cmp	r6, #0
 8004278:	d140      	bne.n	80042fc <_malloc_r+0xcc>
 800427a:	6823      	ldr	r3, [r4, #0]
 800427c:	4631      	mov	r1, r6
 800427e:	4638      	mov	r0, r7
 8004280:	eb04 0803 	add.w	r8, r4, r3
 8004284:	f000 f848 	bl	8004318 <_sbrk_r>
 8004288:	4580      	cmp	r8, r0
 800428a:	d13a      	bne.n	8004302 <_malloc_r+0xd2>
 800428c:	6821      	ldr	r1, [r4, #0]
 800428e:	3503      	adds	r5, #3
 8004290:	1a6d      	subs	r5, r5, r1
 8004292:	f025 0503 	bic.w	r5, r5, #3
 8004296:	3508      	adds	r5, #8
 8004298:	2d0c      	cmp	r5, #12
 800429a:	bf38      	it	cc
 800429c:	250c      	movcc	r5, #12
 800429e:	4629      	mov	r1, r5
 80042a0:	4638      	mov	r0, r7
 80042a2:	f7ff ffa5 	bl	80041f0 <sbrk_aligned>
 80042a6:	3001      	adds	r0, #1
 80042a8:	d02b      	beq.n	8004302 <_malloc_r+0xd2>
 80042aa:	6823      	ldr	r3, [r4, #0]
 80042ac:	442b      	add	r3, r5
 80042ae:	6023      	str	r3, [r4, #0]
 80042b0:	e00e      	b.n	80042d0 <_malloc_r+0xa0>
 80042b2:	6822      	ldr	r2, [r4, #0]
 80042b4:	1b52      	subs	r2, r2, r5
 80042b6:	d41e      	bmi.n	80042f6 <_malloc_r+0xc6>
 80042b8:	2a0b      	cmp	r2, #11
 80042ba:	d916      	bls.n	80042ea <_malloc_r+0xba>
 80042bc:	1961      	adds	r1, r4, r5
 80042be:	42a3      	cmp	r3, r4
 80042c0:	6025      	str	r5, [r4, #0]
 80042c2:	bf18      	it	ne
 80042c4:	6059      	strne	r1, [r3, #4]
 80042c6:	6863      	ldr	r3, [r4, #4]
 80042c8:	bf08      	it	eq
 80042ca:	6031      	streq	r1, [r6, #0]
 80042cc:	5162      	str	r2, [r4, r5]
 80042ce:	604b      	str	r3, [r1, #4]
 80042d0:	4638      	mov	r0, r7
 80042d2:	f104 060b 	add.w	r6, r4, #11
 80042d6:	f000 fabb 	bl	8004850 <__malloc_unlock>
 80042da:	f026 0607 	bic.w	r6, r6, #7
 80042de:	1d23      	adds	r3, r4, #4
 80042e0:	1af2      	subs	r2, r6, r3
 80042e2:	d0b6      	beq.n	8004252 <_malloc_r+0x22>
 80042e4:	1b9b      	subs	r3, r3, r6
 80042e6:	50a3      	str	r3, [r4, r2]
 80042e8:	e7b3      	b.n	8004252 <_malloc_r+0x22>
 80042ea:	6862      	ldr	r2, [r4, #4]
 80042ec:	42a3      	cmp	r3, r4
 80042ee:	bf0c      	ite	eq
 80042f0:	6032      	streq	r2, [r6, #0]
 80042f2:	605a      	strne	r2, [r3, #4]
 80042f4:	e7ec      	b.n	80042d0 <_malloc_r+0xa0>
 80042f6:	4623      	mov	r3, r4
 80042f8:	6864      	ldr	r4, [r4, #4]
 80042fa:	e7b2      	b.n	8004262 <_malloc_r+0x32>
 80042fc:	4634      	mov	r4, r6
 80042fe:	6876      	ldr	r6, [r6, #4]
 8004300:	e7b9      	b.n	8004276 <_malloc_r+0x46>
 8004302:	230c      	movs	r3, #12
 8004304:	603b      	str	r3, [r7, #0]
 8004306:	4638      	mov	r0, r7
 8004308:	f000 faa2 	bl	8004850 <__malloc_unlock>
 800430c:	e7a1      	b.n	8004252 <_malloc_r+0x22>
 800430e:	6025      	str	r5, [r4, #0]
 8004310:	e7de      	b.n	80042d0 <_malloc_r+0xa0>
 8004312:	bf00      	nop
 8004314:	20000280 	.word	0x20000280

08004318 <_sbrk_r>:
 8004318:	b538      	push	{r3, r4, r5, lr}
 800431a:	4d06      	ldr	r5, [pc, #24]	; (8004334 <_sbrk_r+0x1c>)
 800431c:	2300      	movs	r3, #0
 800431e:	4604      	mov	r4, r0
 8004320:	4608      	mov	r0, r1
 8004322:	602b      	str	r3, [r5, #0]
 8004324:	f7fc fee2 	bl	80010ec <_sbrk>
 8004328:	1c43      	adds	r3, r0, #1
 800432a:	d102      	bne.n	8004332 <_sbrk_r+0x1a>
 800432c:	682b      	ldr	r3, [r5, #0]
 800432e:	b103      	cbz	r3, 8004332 <_sbrk_r+0x1a>
 8004330:	6023      	str	r3, [r4, #0]
 8004332:	bd38      	pop	{r3, r4, r5, pc}
 8004334:	20000288 	.word	0x20000288

08004338 <sniprintf>:
 8004338:	b40c      	push	{r2, r3}
 800433a:	b530      	push	{r4, r5, lr}
 800433c:	4b17      	ldr	r3, [pc, #92]	; (800439c <sniprintf+0x64>)
 800433e:	1e0c      	subs	r4, r1, #0
 8004340:	681d      	ldr	r5, [r3, #0]
 8004342:	b09d      	sub	sp, #116	; 0x74
 8004344:	da08      	bge.n	8004358 <sniprintf+0x20>
 8004346:	238b      	movs	r3, #139	; 0x8b
 8004348:	602b      	str	r3, [r5, #0]
 800434a:	f04f 30ff 	mov.w	r0, #4294967295
 800434e:	b01d      	add	sp, #116	; 0x74
 8004350:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004354:	b002      	add	sp, #8
 8004356:	4770      	bx	lr
 8004358:	f44f 7302 	mov.w	r3, #520	; 0x208
 800435c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004360:	bf14      	ite	ne
 8004362:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004366:	4623      	moveq	r3, r4
 8004368:	9304      	str	r3, [sp, #16]
 800436a:	9307      	str	r3, [sp, #28]
 800436c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004370:	9002      	str	r0, [sp, #8]
 8004372:	9006      	str	r0, [sp, #24]
 8004374:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004378:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800437a:	ab21      	add	r3, sp, #132	; 0x84
 800437c:	a902      	add	r1, sp, #8
 800437e:	4628      	mov	r0, r5
 8004380:	9301      	str	r3, [sp, #4]
 8004382:	f000 fac7 	bl	8004914 <_svfiprintf_r>
 8004386:	1c43      	adds	r3, r0, #1
 8004388:	bfbc      	itt	lt
 800438a:	238b      	movlt	r3, #139	; 0x8b
 800438c:	602b      	strlt	r3, [r5, #0]
 800438e:	2c00      	cmp	r4, #0
 8004390:	d0dd      	beq.n	800434e <sniprintf+0x16>
 8004392:	9b02      	ldr	r3, [sp, #8]
 8004394:	2200      	movs	r2, #0
 8004396:	701a      	strb	r2, [r3, #0]
 8004398:	e7d9      	b.n	800434e <sniprintf+0x16>
 800439a:	bf00      	nop
 800439c:	20000030 	.word	0x20000030

080043a0 <__sread>:
 80043a0:	b510      	push	{r4, lr}
 80043a2:	460c      	mov	r4, r1
 80043a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043a8:	f000 fea2 	bl	80050f0 <_read_r>
 80043ac:	2800      	cmp	r0, #0
 80043ae:	bfab      	itete	ge
 80043b0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80043b2:	89a3      	ldrhlt	r3, [r4, #12]
 80043b4:	181b      	addge	r3, r3, r0
 80043b6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80043ba:	bfac      	ite	ge
 80043bc:	6563      	strge	r3, [r4, #84]	; 0x54
 80043be:	81a3      	strhlt	r3, [r4, #12]
 80043c0:	bd10      	pop	{r4, pc}

080043c2 <__swrite>:
 80043c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043c6:	461f      	mov	r7, r3
 80043c8:	898b      	ldrh	r3, [r1, #12]
 80043ca:	05db      	lsls	r3, r3, #23
 80043cc:	4605      	mov	r5, r0
 80043ce:	460c      	mov	r4, r1
 80043d0:	4616      	mov	r6, r2
 80043d2:	d505      	bpl.n	80043e0 <__swrite+0x1e>
 80043d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043d8:	2302      	movs	r3, #2
 80043da:	2200      	movs	r2, #0
 80043dc:	f000 fa20 	bl	8004820 <_lseek_r>
 80043e0:	89a3      	ldrh	r3, [r4, #12]
 80043e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043e6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043ea:	81a3      	strh	r3, [r4, #12]
 80043ec:	4632      	mov	r2, r6
 80043ee:	463b      	mov	r3, r7
 80043f0:	4628      	mov	r0, r5
 80043f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043f6:	f000 b8ff 	b.w	80045f8 <_write_r>

080043fa <__sseek>:
 80043fa:	b510      	push	{r4, lr}
 80043fc:	460c      	mov	r4, r1
 80043fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004402:	f000 fa0d 	bl	8004820 <_lseek_r>
 8004406:	1c43      	adds	r3, r0, #1
 8004408:	89a3      	ldrh	r3, [r4, #12]
 800440a:	bf15      	itete	ne
 800440c:	6560      	strne	r0, [r4, #84]	; 0x54
 800440e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004412:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004416:	81a3      	strheq	r3, [r4, #12]
 8004418:	bf18      	it	ne
 800441a:	81a3      	strhne	r3, [r4, #12]
 800441c:	bd10      	pop	{r4, pc}

0800441e <__sclose>:
 800441e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004422:	f000 b919 	b.w	8004658 <_close_r>
	...

08004428 <strtok>:
 8004428:	4b16      	ldr	r3, [pc, #88]	; (8004484 <strtok+0x5c>)
 800442a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800442c:	681e      	ldr	r6, [r3, #0]
 800442e:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8004430:	4605      	mov	r5, r0
 8004432:	b9fc      	cbnz	r4, 8004474 <strtok+0x4c>
 8004434:	2050      	movs	r0, #80	; 0x50
 8004436:	9101      	str	r1, [sp, #4]
 8004438:	f7ff fe7e 	bl	8004138 <malloc>
 800443c:	9901      	ldr	r1, [sp, #4]
 800443e:	65b0      	str	r0, [r6, #88]	; 0x58
 8004440:	4602      	mov	r2, r0
 8004442:	b920      	cbnz	r0, 800444e <strtok+0x26>
 8004444:	4b10      	ldr	r3, [pc, #64]	; (8004488 <strtok+0x60>)
 8004446:	4811      	ldr	r0, [pc, #68]	; (800448c <strtok+0x64>)
 8004448:	2157      	movs	r1, #87	; 0x57
 800444a:	f000 f8e7 	bl	800461c <__assert_func>
 800444e:	e9c0 4400 	strd	r4, r4, [r0]
 8004452:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004456:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800445a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800445e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8004462:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8004466:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800446a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800446e:	6184      	str	r4, [r0, #24]
 8004470:	7704      	strb	r4, [r0, #28]
 8004472:	6244      	str	r4, [r0, #36]	; 0x24
 8004474:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8004476:	2301      	movs	r3, #1
 8004478:	4628      	mov	r0, r5
 800447a:	b002      	add	sp, #8
 800447c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004480:	f000 b806 	b.w	8004490 <__strtok_r>
 8004484:	20000030 	.word	0x20000030
 8004488:	080057fc 	.word	0x080057fc
 800448c:	08005813 	.word	0x08005813

08004490 <__strtok_r>:
 8004490:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004492:	b908      	cbnz	r0, 8004498 <__strtok_r+0x8>
 8004494:	6810      	ldr	r0, [r2, #0]
 8004496:	b188      	cbz	r0, 80044bc <__strtok_r+0x2c>
 8004498:	4604      	mov	r4, r0
 800449a:	4620      	mov	r0, r4
 800449c:	f814 5b01 	ldrb.w	r5, [r4], #1
 80044a0:	460f      	mov	r7, r1
 80044a2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80044a6:	b91e      	cbnz	r6, 80044b0 <__strtok_r+0x20>
 80044a8:	b965      	cbnz	r5, 80044c4 <__strtok_r+0x34>
 80044aa:	6015      	str	r5, [r2, #0]
 80044ac:	4628      	mov	r0, r5
 80044ae:	e005      	b.n	80044bc <__strtok_r+0x2c>
 80044b0:	42b5      	cmp	r5, r6
 80044b2:	d1f6      	bne.n	80044a2 <__strtok_r+0x12>
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1f0      	bne.n	800449a <__strtok_r+0xa>
 80044b8:	6014      	str	r4, [r2, #0]
 80044ba:	7003      	strb	r3, [r0, #0]
 80044bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044be:	461c      	mov	r4, r3
 80044c0:	e00c      	b.n	80044dc <__strtok_r+0x4c>
 80044c2:	b915      	cbnz	r5, 80044ca <__strtok_r+0x3a>
 80044c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80044c8:	460e      	mov	r6, r1
 80044ca:	f816 5b01 	ldrb.w	r5, [r6], #1
 80044ce:	42ab      	cmp	r3, r5
 80044d0:	d1f7      	bne.n	80044c2 <__strtok_r+0x32>
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d0f3      	beq.n	80044be <__strtok_r+0x2e>
 80044d6:	2300      	movs	r3, #0
 80044d8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80044dc:	6014      	str	r4, [r2, #0]
 80044de:	e7ed      	b.n	80044bc <__strtok_r+0x2c>

080044e0 <_strtol_l.constprop.0>:
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80044e6:	d001      	beq.n	80044ec <_strtol_l.constprop.0+0xc>
 80044e8:	2b24      	cmp	r3, #36	; 0x24
 80044ea:	d906      	bls.n	80044fa <_strtol_l.constprop.0+0x1a>
 80044ec:	f7ff fd00 	bl	8003ef0 <__errno>
 80044f0:	2316      	movs	r3, #22
 80044f2:	6003      	str	r3, [r0, #0]
 80044f4:	2000      	movs	r0, #0
 80044f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044fa:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80045e0 <_strtol_l.constprop.0+0x100>
 80044fe:	460d      	mov	r5, r1
 8004500:	462e      	mov	r6, r5
 8004502:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004506:	f814 700c 	ldrb.w	r7, [r4, ip]
 800450a:	f017 0708 	ands.w	r7, r7, #8
 800450e:	d1f7      	bne.n	8004500 <_strtol_l.constprop.0+0x20>
 8004510:	2c2d      	cmp	r4, #45	; 0x2d
 8004512:	d132      	bne.n	800457a <_strtol_l.constprop.0+0x9a>
 8004514:	782c      	ldrb	r4, [r5, #0]
 8004516:	2701      	movs	r7, #1
 8004518:	1cb5      	adds	r5, r6, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d05b      	beq.n	80045d6 <_strtol_l.constprop.0+0xf6>
 800451e:	2b10      	cmp	r3, #16
 8004520:	d109      	bne.n	8004536 <_strtol_l.constprop.0+0x56>
 8004522:	2c30      	cmp	r4, #48	; 0x30
 8004524:	d107      	bne.n	8004536 <_strtol_l.constprop.0+0x56>
 8004526:	782c      	ldrb	r4, [r5, #0]
 8004528:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800452c:	2c58      	cmp	r4, #88	; 0x58
 800452e:	d14d      	bne.n	80045cc <_strtol_l.constprop.0+0xec>
 8004530:	786c      	ldrb	r4, [r5, #1]
 8004532:	2310      	movs	r3, #16
 8004534:	3502      	adds	r5, #2
 8004536:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800453a:	f108 38ff 	add.w	r8, r8, #4294967295
 800453e:	f04f 0c00 	mov.w	ip, #0
 8004542:	fbb8 f9f3 	udiv	r9, r8, r3
 8004546:	4666      	mov	r6, ip
 8004548:	fb03 8a19 	mls	sl, r3, r9, r8
 800454c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8004550:	f1be 0f09 	cmp.w	lr, #9
 8004554:	d816      	bhi.n	8004584 <_strtol_l.constprop.0+0xa4>
 8004556:	4674      	mov	r4, lr
 8004558:	42a3      	cmp	r3, r4
 800455a:	dd24      	ble.n	80045a6 <_strtol_l.constprop.0+0xc6>
 800455c:	f1bc 0f00 	cmp.w	ip, #0
 8004560:	db1e      	blt.n	80045a0 <_strtol_l.constprop.0+0xc0>
 8004562:	45b1      	cmp	r9, r6
 8004564:	d31c      	bcc.n	80045a0 <_strtol_l.constprop.0+0xc0>
 8004566:	d101      	bne.n	800456c <_strtol_l.constprop.0+0x8c>
 8004568:	45a2      	cmp	sl, r4
 800456a:	db19      	blt.n	80045a0 <_strtol_l.constprop.0+0xc0>
 800456c:	fb06 4603 	mla	r6, r6, r3, r4
 8004570:	f04f 0c01 	mov.w	ip, #1
 8004574:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004578:	e7e8      	b.n	800454c <_strtol_l.constprop.0+0x6c>
 800457a:	2c2b      	cmp	r4, #43	; 0x2b
 800457c:	bf04      	itt	eq
 800457e:	782c      	ldrbeq	r4, [r5, #0]
 8004580:	1cb5      	addeq	r5, r6, #2
 8004582:	e7ca      	b.n	800451a <_strtol_l.constprop.0+0x3a>
 8004584:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8004588:	f1be 0f19 	cmp.w	lr, #25
 800458c:	d801      	bhi.n	8004592 <_strtol_l.constprop.0+0xb2>
 800458e:	3c37      	subs	r4, #55	; 0x37
 8004590:	e7e2      	b.n	8004558 <_strtol_l.constprop.0+0x78>
 8004592:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8004596:	f1be 0f19 	cmp.w	lr, #25
 800459a:	d804      	bhi.n	80045a6 <_strtol_l.constprop.0+0xc6>
 800459c:	3c57      	subs	r4, #87	; 0x57
 800459e:	e7db      	b.n	8004558 <_strtol_l.constprop.0+0x78>
 80045a0:	f04f 3cff 	mov.w	ip, #4294967295
 80045a4:	e7e6      	b.n	8004574 <_strtol_l.constprop.0+0x94>
 80045a6:	f1bc 0f00 	cmp.w	ip, #0
 80045aa:	da05      	bge.n	80045b8 <_strtol_l.constprop.0+0xd8>
 80045ac:	2322      	movs	r3, #34	; 0x22
 80045ae:	6003      	str	r3, [r0, #0]
 80045b0:	4646      	mov	r6, r8
 80045b2:	b942      	cbnz	r2, 80045c6 <_strtol_l.constprop.0+0xe6>
 80045b4:	4630      	mov	r0, r6
 80045b6:	e79e      	b.n	80044f6 <_strtol_l.constprop.0+0x16>
 80045b8:	b107      	cbz	r7, 80045bc <_strtol_l.constprop.0+0xdc>
 80045ba:	4276      	negs	r6, r6
 80045bc:	2a00      	cmp	r2, #0
 80045be:	d0f9      	beq.n	80045b4 <_strtol_l.constprop.0+0xd4>
 80045c0:	f1bc 0f00 	cmp.w	ip, #0
 80045c4:	d000      	beq.n	80045c8 <_strtol_l.constprop.0+0xe8>
 80045c6:	1e69      	subs	r1, r5, #1
 80045c8:	6011      	str	r1, [r2, #0]
 80045ca:	e7f3      	b.n	80045b4 <_strtol_l.constprop.0+0xd4>
 80045cc:	2430      	movs	r4, #48	; 0x30
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1b1      	bne.n	8004536 <_strtol_l.constprop.0+0x56>
 80045d2:	2308      	movs	r3, #8
 80045d4:	e7af      	b.n	8004536 <_strtol_l.constprop.0+0x56>
 80045d6:	2c30      	cmp	r4, #48	; 0x30
 80045d8:	d0a5      	beq.n	8004526 <_strtol_l.constprop.0+0x46>
 80045da:	230a      	movs	r3, #10
 80045dc:	e7ab      	b.n	8004536 <_strtol_l.constprop.0+0x56>
 80045de:	bf00      	nop
 80045e0:	08005695 	.word	0x08005695

080045e4 <strtol>:
 80045e4:	4613      	mov	r3, r2
 80045e6:	460a      	mov	r2, r1
 80045e8:	4601      	mov	r1, r0
 80045ea:	4802      	ldr	r0, [pc, #8]	; (80045f4 <strtol+0x10>)
 80045ec:	6800      	ldr	r0, [r0, #0]
 80045ee:	f7ff bf77 	b.w	80044e0 <_strtol_l.constprop.0>
 80045f2:	bf00      	nop
 80045f4:	20000030 	.word	0x20000030

080045f8 <_write_r>:
 80045f8:	b538      	push	{r3, r4, r5, lr}
 80045fa:	4d07      	ldr	r5, [pc, #28]	; (8004618 <_write_r+0x20>)
 80045fc:	4604      	mov	r4, r0
 80045fe:	4608      	mov	r0, r1
 8004600:	4611      	mov	r1, r2
 8004602:	2200      	movs	r2, #0
 8004604:	602a      	str	r2, [r5, #0]
 8004606:	461a      	mov	r2, r3
 8004608:	f7ff fbc9 	bl	8003d9e <_write>
 800460c:	1c43      	adds	r3, r0, #1
 800460e:	d102      	bne.n	8004616 <_write_r+0x1e>
 8004610:	682b      	ldr	r3, [r5, #0]
 8004612:	b103      	cbz	r3, 8004616 <_write_r+0x1e>
 8004614:	6023      	str	r3, [r4, #0]
 8004616:	bd38      	pop	{r3, r4, r5, pc}
 8004618:	20000288 	.word	0x20000288

0800461c <__assert_func>:
 800461c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800461e:	4614      	mov	r4, r2
 8004620:	461a      	mov	r2, r3
 8004622:	4b09      	ldr	r3, [pc, #36]	; (8004648 <__assert_func+0x2c>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4605      	mov	r5, r0
 8004628:	68d8      	ldr	r0, [r3, #12]
 800462a:	b14c      	cbz	r4, 8004640 <__assert_func+0x24>
 800462c:	4b07      	ldr	r3, [pc, #28]	; (800464c <__assert_func+0x30>)
 800462e:	9100      	str	r1, [sp, #0]
 8004630:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004634:	4906      	ldr	r1, [pc, #24]	; (8004650 <__assert_func+0x34>)
 8004636:	462b      	mov	r3, r5
 8004638:	f000 f8e0 	bl	80047fc <fiprintf>
 800463c:	f000 fe2a 	bl	8005294 <abort>
 8004640:	4b04      	ldr	r3, [pc, #16]	; (8004654 <__assert_func+0x38>)
 8004642:	461c      	mov	r4, r3
 8004644:	e7f3      	b.n	800462e <__assert_func+0x12>
 8004646:	bf00      	nop
 8004648:	20000030 	.word	0x20000030
 800464c:	08005870 	.word	0x08005870
 8004650:	0800587d 	.word	0x0800587d
 8004654:	080058ab 	.word	0x080058ab

08004658 <_close_r>:
 8004658:	b538      	push	{r3, r4, r5, lr}
 800465a:	4d06      	ldr	r5, [pc, #24]	; (8004674 <_close_r+0x1c>)
 800465c:	2300      	movs	r3, #0
 800465e:	4604      	mov	r4, r0
 8004660:	4608      	mov	r0, r1
 8004662:	602b      	str	r3, [r5, #0]
 8004664:	f7ff fbcc 	bl	8003e00 <_close>
 8004668:	1c43      	adds	r3, r0, #1
 800466a:	d102      	bne.n	8004672 <_close_r+0x1a>
 800466c:	682b      	ldr	r3, [r5, #0]
 800466e:	b103      	cbz	r3, 8004672 <_close_r+0x1a>
 8004670:	6023      	str	r3, [r4, #0]
 8004672:	bd38      	pop	{r3, r4, r5, pc}
 8004674:	20000288 	.word	0x20000288

08004678 <__sflush_r>:
 8004678:	898a      	ldrh	r2, [r1, #12]
 800467a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800467e:	4605      	mov	r5, r0
 8004680:	0710      	lsls	r0, r2, #28
 8004682:	460c      	mov	r4, r1
 8004684:	d458      	bmi.n	8004738 <__sflush_r+0xc0>
 8004686:	684b      	ldr	r3, [r1, #4]
 8004688:	2b00      	cmp	r3, #0
 800468a:	dc05      	bgt.n	8004698 <__sflush_r+0x20>
 800468c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800468e:	2b00      	cmp	r3, #0
 8004690:	dc02      	bgt.n	8004698 <__sflush_r+0x20>
 8004692:	2000      	movs	r0, #0
 8004694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004698:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800469a:	2e00      	cmp	r6, #0
 800469c:	d0f9      	beq.n	8004692 <__sflush_r+0x1a>
 800469e:	2300      	movs	r3, #0
 80046a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80046a4:	682f      	ldr	r7, [r5, #0]
 80046a6:	602b      	str	r3, [r5, #0]
 80046a8:	d032      	beq.n	8004710 <__sflush_r+0x98>
 80046aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80046ac:	89a3      	ldrh	r3, [r4, #12]
 80046ae:	075a      	lsls	r2, r3, #29
 80046b0:	d505      	bpl.n	80046be <__sflush_r+0x46>
 80046b2:	6863      	ldr	r3, [r4, #4]
 80046b4:	1ac0      	subs	r0, r0, r3
 80046b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80046b8:	b10b      	cbz	r3, 80046be <__sflush_r+0x46>
 80046ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80046bc:	1ac0      	subs	r0, r0, r3
 80046be:	2300      	movs	r3, #0
 80046c0:	4602      	mov	r2, r0
 80046c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80046c4:	6a21      	ldr	r1, [r4, #32]
 80046c6:	4628      	mov	r0, r5
 80046c8:	47b0      	blx	r6
 80046ca:	1c43      	adds	r3, r0, #1
 80046cc:	89a3      	ldrh	r3, [r4, #12]
 80046ce:	d106      	bne.n	80046de <__sflush_r+0x66>
 80046d0:	6829      	ldr	r1, [r5, #0]
 80046d2:	291d      	cmp	r1, #29
 80046d4:	d82c      	bhi.n	8004730 <__sflush_r+0xb8>
 80046d6:	4a2a      	ldr	r2, [pc, #168]	; (8004780 <__sflush_r+0x108>)
 80046d8:	40ca      	lsrs	r2, r1
 80046da:	07d6      	lsls	r6, r2, #31
 80046dc:	d528      	bpl.n	8004730 <__sflush_r+0xb8>
 80046de:	2200      	movs	r2, #0
 80046e0:	6062      	str	r2, [r4, #4]
 80046e2:	04d9      	lsls	r1, r3, #19
 80046e4:	6922      	ldr	r2, [r4, #16]
 80046e6:	6022      	str	r2, [r4, #0]
 80046e8:	d504      	bpl.n	80046f4 <__sflush_r+0x7c>
 80046ea:	1c42      	adds	r2, r0, #1
 80046ec:	d101      	bne.n	80046f2 <__sflush_r+0x7a>
 80046ee:	682b      	ldr	r3, [r5, #0]
 80046f0:	b903      	cbnz	r3, 80046f4 <__sflush_r+0x7c>
 80046f2:	6560      	str	r0, [r4, #84]	; 0x54
 80046f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80046f6:	602f      	str	r7, [r5, #0]
 80046f8:	2900      	cmp	r1, #0
 80046fa:	d0ca      	beq.n	8004692 <__sflush_r+0x1a>
 80046fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004700:	4299      	cmp	r1, r3
 8004702:	d002      	beq.n	800470a <__sflush_r+0x92>
 8004704:	4628      	mov	r0, r5
 8004706:	f7ff fd27 	bl	8004158 <_free_r>
 800470a:	2000      	movs	r0, #0
 800470c:	6360      	str	r0, [r4, #52]	; 0x34
 800470e:	e7c1      	b.n	8004694 <__sflush_r+0x1c>
 8004710:	6a21      	ldr	r1, [r4, #32]
 8004712:	2301      	movs	r3, #1
 8004714:	4628      	mov	r0, r5
 8004716:	47b0      	blx	r6
 8004718:	1c41      	adds	r1, r0, #1
 800471a:	d1c7      	bne.n	80046ac <__sflush_r+0x34>
 800471c:	682b      	ldr	r3, [r5, #0]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d0c4      	beq.n	80046ac <__sflush_r+0x34>
 8004722:	2b1d      	cmp	r3, #29
 8004724:	d001      	beq.n	800472a <__sflush_r+0xb2>
 8004726:	2b16      	cmp	r3, #22
 8004728:	d101      	bne.n	800472e <__sflush_r+0xb6>
 800472a:	602f      	str	r7, [r5, #0]
 800472c:	e7b1      	b.n	8004692 <__sflush_r+0x1a>
 800472e:	89a3      	ldrh	r3, [r4, #12]
 8004730:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004734:	81a3      	strh	r3, [r4, #12]
 8004736:	e7ad      	b.n	8004694 <__sflush_r+0x1c>
 8004738:	690f      	ldr	r7, [r1, #16]
 800473a:	2f00      	cmp	r7, #0
 800473c:	d0a9      	beq.n	8004692 <__sflush_r+0x1a>
 800473e:	0793      	lsls	r3, r2, #30
 8004740:	680e      	ldr	r6, [r1, #0]
 8004742:	bf08      	it	eq
 8004744:	694b      	ldreq	r3, [r1, #20]
 8004746:	600f      	str	r7, [r1, #0]
 8004748:	bf18      	it	ne
 800474a:	2300      	movne	r3, #0
 800474c:	eba6 0807 	sub.w	r8, r6, r7
 8004750:	608b      	str	r3, [r1, #8]
 8004752:	f1b8 0f00 	cmp.w	r8, #0
 8004756:	dd9c      	ble.n	8004692 <__sflush_r+0x1a>
 8004758:	6a21      	ldr	r1, [r4, #32]
 800475a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800475c:	4643      	mov	r3, r8
 800475e:	463a      	mov	r2, r7
 8004760:	4628      	mov	r0, r5
 8004762:	47b0      	blx	r6
 8004764:	2800      	cmp	r0, #0
 8004766:	dc06      	bgt.n	8004776 <__sflush_r+0xfe>
 8004768:	89a3      	ldrh	r3, [r4, #12]
 800476a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800476e:	81a3      	strh	r3, [r4, #12]
 8004770:	f04f 30ff 	mov.w	r0, #4294967295
 8004774:	e78e      	b.n	8004694 <__sflush_r+0x1c>
 8004776:	4407      	add	r7, r0
 8004778:	eba8 0800 	sub.w	r8, r8, r0
 800477c:	e7e9      	b.n	8004752 <__sflush_r+0xda>
 800477e:	bf00      	nop
 8004780:	20400001 	.word	0x20400001

08004784 <_fflush_r>:
 8004784:	b538      	push	{r3, r4, r5, lr}
 8004786:	690b      	ldr	r3, [r1, #16]
 8004788:	4605      	mov	r5, r0
 800478a:	460c      	mov	r4, r1
 800478c:	b913      	cbnz	r3, 8004794 <_fflush_r+0x10>
 800478e:	2500      	movs	r5, #0
 8004790:	4628      	mov	r0, r5
 8004792:	bd38      	pop	{r3, r4, r5, pc}
 8004794:	b118      	cbz	r0, 800479e <_fflush_r+0x1a>
 8004796:	6983      	ldr	r3, [r0, #24]
 8004798:	b90b      	cbnz	r3, 800479e <_fflush_r+0x1a>
 800479a:	f7ff fc07 	bl	8003fac <__sinit>
 800479e:	4b14      	ldr	r3, [pc, #80]	; (80047f0 <_fflush_r+0x6c>)
 80047a0:	429c      	cmp	r4, r3
 80047a2:	d11b      	bne.n	80047dc <_fflush_r+0x58>
 80047a4:	686c      	ldr	r4, [r5, #4]
 80047a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d0ef      	beq.n	800478e <_fflush_r+0xa>
 80047ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80047b0:	07d0      	lsls	r0, r2, #31
 80047b2:	d404      	bmi.n	80047be <_fflush_r+0x3a>
 80047b4:	0599      	lsls	r1, r3, #22
 80047b6:	d402      	bmi.n	80047be <_fflush_r+0x3a>
 80047b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047ba:	f7ff fcba 	bl	8004132 <__retarget_lock_acquire_recursive>
 80047be:	4628      	mov	r0, r5
 80047c0:	4621      	mov	r1, r4
 80047c2:	f7ff ff59 	bl	8004678 <__sflush_r>
 80047c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80047c8:	07da      	lsls	r2, r3, #31
 80047ca:	4605      	mov	r5, r0
 80047cc:	d4e0      	bmi.n	8004790 <_fflush_r+0xc>
 80047ce:	89a3      	ldrh	r3, [r4, #12]
 80047d0:	059b      	lsls	r3, r3, #22
 80047d2:	d4dd      	bmi.n	8004790 <_fflush_r+0xc>
 80047d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80047d6:	f7ff fcad 	bl	8004134 <__retarget_lock_release_recursive>
 80047da:	e7d9      	b.n	8004790 <_fflush_r+0xc>
 80047dc:	4b05      	ldr	r3, [pc, #20]	; (80047f4 <_fflush_r+0x70>)
 80047de:	429c      	cmp	r4, r3
 80047e0:	d101      	bne.n	80047e6 <_fflush_r+0x62>
 80047e2:	68ac      	ldr	r4, [r5, #8]
 80047e4:	e7df      	b.n	80047a6 <_fflush_r+0x22>
 80047e6:	4b04      	ldr	r3, [pc, #16]	; (80047f8 <_fflush_r+0x74>)
 80047e8:	429c      	cmp	r4, r3
 80047ea:	bf08      	it	eq
 80047ec:	68ec      	ldreq	r4, [r5, #12]
 80047ee:	e7da      	b.n	80047a6 <_fflush_r+0x22>
 80047f0:	080057b8 	.word	0x080057b8
 80047f4:	080057d8 	.word	0x080057d8
 80047f8:	08005798 	.word	0x08005798

080047fc <fiprintf>:
 80047fc:	b40e      	push	{r1, r2, r3}
 80047fe:	b503      	push	{r0, r1, lr}
 8004800:	4601      	mov	r1, r0
 8004802:	ab03      	add	r3, sp, #12
 8004804:	4805      	ldr	r0, [pc, #20]	; (800481c <fiprintf+0x20>)
 8004806:	f853 2b04 	ldr.w	r2, [r3], #4
 800480a:	6800      	ldr	r0, [r0, #0]
 800480c:	9301      	str	r3, [sp, #4]
 800480e:	f000 f9ab 	bl	8004b68 <_vfiprintf_r>
 8004812:	b002      	add	sp, #8
 8004814:	f85d eb04 	ldr.w	lr, [sp], #4
 8004818:	b003      	add	sp, #12
 800481a:	4770      	bx	lr
 800481c:	20000030 	.word	0x20000030

08004820 <_lseek_r>:
 8004820:	b538      	push	{r3, r4, r5, lr}
 8004822:	4d07      	ldr	r5, [pc, #28]	; (8004840 <_lseek_r+0x20>)
 8004824:	4604      	mov	r4, r0
 8004826:	4608      	mov	r0, r1
 8004828:	4611      	mov	r1, r2
 800482a:	2200      	movs	r2, #0
 800482c:	602a      	str	r2, [r5, #0]
 800482e:	461a      	mov	r2, r3
 8004830:	f7ff faa3 	bl	8003d7a <_lseek>
 8004834:	1c43      	adds	r3, r0, #1
 8004836:	d102      	bne.n	800483e <_lseek_r+0x1e>
 8004838:	682b      	ldr	r3, [r5, #0]
 800483a:	b103      	cbz	r3, 800483e <_lseek_r+0x1e>
 800483c:	6023      	str	r3, [r4, #0]
 800483e:	bd38      	pop	{r3, r4, r5, pc}
 8004840:	20000288 	.word	0x20000288

08004844 <__malloc_lock>:
 8004844:	4801      	ldr	r0, [pc, #4]	; (800484c <__malloc_lock+0x8>)
 8004846:	f7ff bc74 	b.w	8004132 <__retarget_lock_acquire_recursive>
 800484a:	bf00      	nop
 800484c:	2000027c 	.word	0x2000027c

08004850 <__malloc_unlock>:
 8004850:	4801      	ldr	r0, [pc, #4]	; (8004858 <__malloc_unlock+0x8>)
 8004852:	f7ff bc6f 	b.w	8004134 <__retarget_lock_release_recursive>
 8004856:	bf00      	nop
 8004858:	2000027c 	.word	0x2000027c

0800485c <__ssputs_r>:
 800485c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004860:	688e      	ldr	r6, [r1, #8]
 8004862:	429e      	cmp	r6, r3
 8004864:	4682      	mov	sl, r0
 8004866:	460c      	mov	r4, r1
 8004868:	4690      	mov	r8, r2
 800486a:	461f      	mov	r7, r3
 800486c:	d838      	bhi.n	80048e0 <__ssputs_r+0x84>
 800486e:	898a      	ldrh	r2, [r1, #12]
 8004870:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004874:	d032      	beq.n	80048dc <__ssputs_r+0x80>
 8004876:	6825      	ldr	r5, [r4, #0]
 8004878:	6909      	ldr	r1, [r1, #16]
 800487a:	eba5 0901 	sub.w	r9, r5, r1
 800487e:	6965      	ldr	r5, [r4, #20]
 8004880:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004884:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004888:	3301      	adds	r3, #1
 800488a:	444b      	add	r3, r9
 800488c:	106d      	asrs	r5, r5, #1
 800488e:	429d      	cmp	r5, r3
 8004890:	bf38      	it	cc
 8004892:	461d      	movcc	r5, r3
 8004894:	0553      	lsls	r3, r2, #21
 8004896:	d531      	bpl.n	80048fc <__ssputs_r+0xa0>
 8004898:	4629      	mov	r1, r5
 800489a:	f7ff fcc9 	bl	8004230 <_malloc_r>
 800489e:	4606      	mov	r6, r0
 80048a0:	b950      	cbnz	r0, 80048b8 <__ssputs_r+0x5c>
 80048a2:	230c      	movs	r3, #12
 80048a4:	f8ca 3000 	str.w	r3, [sl]
 80048a8:	89a3      	ldrh	r3, [r4, #12]
 80048aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048ae:	81a3      	strh	r3, [r4, #12]
 80048b0:	f04f 30ff 	mov.w	r0, #4294967295
 80048b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048b8:	6921      	ldr	r1, [r4, #16]
 80048ba:	464a      	mov	r2, r9
 80048bc:	f000 fd56 	bl	800536c <memcpy>
 80048c0:	89a3      	ldrh	r3, [r4, #12]
 80048c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80048c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048ca:	81a3      	strh	r3, [r4, #12]
 80048cc:	6126      	str	r6, [r4, #16]
 80048ce:	6165      	str	r5, [r4, #20]
 80048d0:	444e      	add	r6, r9
 80048d2:	eba5 0509 	sub.w	r5, r5, r9
 80048d6:	6026      	str	r6, [r4, #0]
 80048d8:	60a5      	str	r5, [r4, #8]
 80048da:	463e      	mov	r6, r7
 80048dc:	42be      	cmp	r6, r7
 80048de:	d900      	bls.n	80048e2 <__ssputs_r+0x86>
 80048e0:	463e      	mov	r6, r7
 80048e2:	6820      	ldr	r0, [r4, #0]
 80048e4:	4632      	mov	r2, r6
 80048e6:	4641      	mov	r1, r8
 80048e8:	f000 fd4e 	bl	8005388 <memmove>
 80048ec:	68a3      	ldr	r3, [r4, #8]
 80048ee:	1b9b      	subs	r3, r3, r6
 80048f0:	60a3      	str	r3, [r4, #8]
 80048f2:	6823      	ldr	r3, [r4, #0]
 80048f4:	4433      	add	r3, r6
 80048f6:	6023      	str	r3, [r4, #0]
 80048f8:	2000      	movs	r0, #0
 80048fa:	e7db      	b.n	80048b4 <__ssputs_r+0x58>
 80048fc:	462a      	mov	r2, r5
 80048fe:	f000 fd5d 	bl	80053bc <_realloc_r>
 8004902:	4606      	mov	r6, r0
 8004904:	2800      	cmp	r0, #0
 8004906:	d1e1      	bne.n	80048cc <__ssputs_r+0x70>
 8004908:	6921      	ldr	r1, [r4, #16]
 800490a:	4650      	mov	r0, sl
 800490c:	f7ff fc24 	bl	8004158 <_free_r>
 8004910:	e7c7      	b.n	80048a2 <__ssputs_r+0x46>
	...

08004914 <_svfiprintf_r>:
 8004914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004918:	4698      	mov	r8, r3
 800491a:	898b      	ldrh	r3, [r1, #12]
 800491c:	061b      	lsls	r3, r3, #24
 800491e:	b09d      	sub	sp, #116	; 0x74
 8004920:	4607      	mov	r7, r0
 8004922:	460d      	mov	r5, r1
 8004924:	4614      	mov	r4, r2
 8004926:	d50e      	bpl.n	8004946 <_svfiprintf_r+0x32>
 8004928:	690b      	ldr	r3, [r1, #16]
 800492a:	b963      	cbnz	r3, 8004946 <_svfiprintf_r+0x32>
 800492c:	2140      	movs	r1, #64	; 0x40
 800492e:	f7ff fc7f 	bl	8004230 <_malloc_r>
 8004932:	6028      	str	r0, [r5, #0]
 8004934:	6128      	str	r0, [r5, #16]
 8004936:	b920      	cbnz	r0, 8004942 <_svfiprintf_r+0x2e>
 8004938:	230c      	movs	r3, #12
 800493a:	603b      	str	r3, [r7, #0]
 800493c:	f04f 30ff 	mov.w	r0, #4294967295
 8004940:	e0d1      	b.n	8004ae6 <_svfiprintf_r+0x1d2>
 8004942:	2340      	movs	r3, #64	; 0x40
 8004944:	616b      	str	r3, [r5, #20]
 8004946:	2300      	movs	r3, #0
 8004948:	9309      	str	r3, [sp, #36]	; 0x24
 800494a:	2320      	movs	r3, #32
 800494c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004950:	f8cd 800c 	str.w	r8, [sp, #12]
 8004954:	2330      	movs	r3, #48	; 0x30
 8004956:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004b00 <_svfiprintf_r+0x1ec>
 800495a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800495e:	f04f 0901 	mov.w	r9, #1
 8004962:	4623      	mov	r3, r4
 8004964:	469a      	mov	sl, r3
 8004966:	f813 2b01 	ldrb.w	r2, [r3], #1
 800496a:	b10a      	cbz	r2, 8004970 <_svfiprintf_r+0x5c>
 800496c:	2a25      	cmp	r2, #37	; 0x25
 800496e:	d1f9      	bne.n	8004964 <_svfiprintf_r+0x50>
 8004970:	ebba 0b04 	subs.w	fp, sl, r4
 8004974:	d00b      	beq.n	800498e <_svfiprintf_r+0x7a>
 8004976:	465b      	mov	r3, fp
 8004978:	4622      	mov	r2, r4
 800497a:	4629      	mov	r1, r5
 800497c:	4638      	mov	r0, r7
 800497e:	f7ff ff6d 	bl	800485c <__ssputs_r>
 8004982:	3001      	adds	r0, #1
 8004984:	f000 80aa 	beq.w	8004adc <_svfiprintf_r+0x1c8>
 8004988:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800498a:	445a      	add	r2, fp
 800498c:	9209      	str	r2, [sp, #36]	; 0x24
 800498e:	f89a 3000 	ldrb.w	r3, [sl]
 8004992:	2b00      	cmp	r3, #0
 8004994:	f000 80a2 	beq.w	8004adc <_svfiprintf_r+0x1c8>
 8004998:	2300      	movs	r3, #0
 800499a:	f04f 32ff 	mov.w	r2, #4294967295
 800499e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80049a2:	f10a 0a01 	add.w	sl, sl, #1
 80049a6:	9304      	str	r3, [sp, #16]
 80049a8:	9307      	str	r3, [sp, #28]
 80049aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80049ae:	931a      	str	r3, [sp, #104]	; 0x68
 80049b0:	4654      	mov	r4, sl
 80049b2:	2205      	movs	r2, #5
 80049b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049b8:	4851      	ldr	r0, [pc, #324]	; (8004b00 <_svfiprintf_r+0x1ec>)
 80049ba:	f7fb fc31 	bl	8000220 <memchr>
 80049be:	9a04      	ldr	r2, [sp, #16]
 80049c0:	b9d8      	cbnz	r0, 80049fa <_svfiprintf_r+0xe6>
 80049c2:	06d0      	lsls	r0, r2, #27
 80049c4:	bf44      	itt	mi
 80049c6:	2320      	movmi	r3, #32
 80049c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049cc:	0711      	lsls	r1, r2, #28
 80049ce:	bf44      	itt	mi
 80049d0:	232b      	movmi	r3, #43	; 0x2b
 80049d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80049d6:	f89a 3000 	ldrb.w	r3, [sl]
 80049da:	2b2a      	cmp	r3, #42	; 0x2a
 80049dc:	d015      	beq.n	8004a0a <_svfiprintf_r+0xf6>
 80049de:	9a07      	ldr	r2, [sp, #28]
 80049e0:	4654      	mov	r4, sl
 80049e2:	2000      	movs	r0, #0
 80049e4:	f04f 0c0a 	mov.w	ip, #10
 80049e8:	4621      	mov	r1, r4
 80049ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80049ee:	3b30      	subs	r3, #48	; 0x30
 80049f0:	2b09      	cmp	r3, #9
 80049f2:	d94e      	bls.n	8004a92 <_svfiprintf_r+0x17e>
 80049f4:	b1b0      	cbz	r0, 8004a24 <_svfiprintf_r+0x110>
 80049f6:	9207      	str	r2, [sp, #28]
 80049f8:	e014      	b.n	8004a24 <_svfiprintf_r+0x110>
 80049fa:	eba0 0308 	sub.w	r3, r0, r8
 80049fe:	fa09 f303 	lsl.w	r3, r9, r3
 8004a02:	4313      	orrs	r3, r2
 8004a04:	9304      	str	r3, [sp, #16]
 8004a06:	46a2      	mov	sl, r4
 8004a08:	e7d2      	b.n	80049b0 <_svfiprintf_r+0x9c>
 8004a0a:	9b03      	ldr	r3, [sp, #12]
 8004a0c:	1d19      	adds	r1, r3, #4
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	9103      	str	r1, [sp, #12]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	bfbb      	ittet	lt
 8004a16:	425b      	neglt	r3, r3
 8004a18:	f042 0202 	orrlt.w	r2, r2, #2
 8004a1c:	9307      	strge	r3, [sp, #28]
 8004a1e:	9307      	strlt	r3, [sp, #28]
 8004a20:	bfb8      	it	lt
 8004a22:	9204      	strlt	r2, [sp, #16]
 8004a24:	7823      	ldrb	r3, [r4, #0]
 8004a26:	2b2e      	cmp	r3, #46	; 0x2e
 8004a28:	d10c      	bne.n	8004a44 <_svfiprintf_r+0x130>
 8004a2a:	7863      	ldrb	r3, [r4, #1]
 8004a2c:	2b2a      	cmp	r3, #42	; 0x2a
 8004a2e:	d135      	bne.n	8004a9c <_svfiprintf_r+0x188>
 8004a30:	9b03      	ldr	r3, [sp, #12]
 8004a32:	1d1a      	adds	r2, r3, #4
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	9203      	str	r2, [sp, #12]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	bfb8      	it	lt
 8004a3c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004a40:	3402      	adds	r4, #2
 8004a42:	9305      	str	r3, [sp, #20]
 8004a44:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004b10 <_svfiprintf_r+0x1fc>
 8004a48:	7821      	ldrb	r1, [r4, #0]
 8004a4a:	2203      	movs	r2, #3
 8004a4c:	4650      	mov	r0, sl
 8004a4e:	f7fb fbe7 	bl	8000220 <memchr>
 8004a52:	b140      	cbz	r0, 8004a66 <_svfiprintf_r+0x152>
 8004a54:	2340      	movs	r3, #64	; 0x40
 8004a56:	eba0 000a 	sub.w	r0, r0, sl
 8004a5a:	fa03 f000 	lsl.w	r0, r3, r0
 8004a5e:	9b04      	ldr	r3, [sp, #16]
 8004a60:	4303      	orrs	r3, r0
 8004a62:	3401      	adds	r4, #1
 8004a64:	9304      	str	r3, [sp, #16]
 8004a66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a6a:	4826      	ldr	r0, [pc, #152]	; (8004b04 <_svfiprintf_r+0x1f0>)
 8004a6c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004a70:	2206      	movs	r2, #6
 8004a72:	f7fb fbd5 	bl	8000220 <memchr>
 8004a76:	2800      	cmp	r0, #0
 8004a78:	d038      	beq.n	8004aec <_svfiprintf_r+0x1d8>
 8004a7a:	4b23      	ldr	r3, [pc, #140]	; (8004b08 <_svfiprintf_r+0x1f4>)
 8004a7c:	bb1b      	cbnz	r3, 8004ac6 <_svfiprintf_r+0x1b2>
 8004a7e:	9b03      	ldr	r3, [sp, #12]
 8004a80:	3307      	adds	r3, #7
 8004a82:	f023 0307 	bic.w	r3, r3, #7
 8004a86:	3308      	adds	r3, #8
 8004a88:	9303      	str	r3, [sp, #12]
 8004a8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a8c:	4433      	add	r3, r6
 8004a8e:	9309      	str	r3, [sp, #36]	; 0x24
 8004a90:	e767      	b.n	8004962 <_svfiprintf_r+0x4e>
 8004a92:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a96:	460c      	mov	r4, r1
 8004a98:	2001      	movs	r0, #1
 8004a9a:	e7a5      	b.n	80049e8 <_svfiprintf_r+0xd4>
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	3401      	adds	r4, #1
 8004aa0:	9305      	str	r3, [sp, #20]
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	f04f 0c0a 	mov.w	ip, #10
 8004aa8:	4620      	mov	r0, r4
 8004aaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004aae:	3a30      	subs	r2, #48	; 0x30
 8004ab0:	2a09      	cmp	r2, #9
 8004ab2:	d903      	bls.n	8004abc <_svfiprintf_r+0x1a8>
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d0c5      	beq.n	8004a44 <_svfiprintf_r+0x130>
 8004ab8:	9105      	str	r1, [sp, #20]
 8004aba:	e7c3      	b.n	8004a44 <_svfiprintf_r+0x130>
 8004abc:	fb0c 2101 	mla	r1, ip, r1, r2
 8004ac0:	4604      	mov	r4, r0
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e7f0      	b.n	8004aa8 <_svfiprintf_r+0x194>
 8004ac6:	ab03      	add	r3, sp, #12
 8004ac8:	9300      	str	r3, [sp, #0]
 8004aca:	462a      	mov	r2, r5
 8004acc:	4b0f      	ldr	r3, [pc, #60]	; (8004b0c <_svfiprintf_r+0x1f8>)
 8004ace:	a904      	add	r1, sp, #16
 8004ad0:	4638      	mov	r0, r7
 8004ad2:	f3af 8000 	nop.w
 8004ad6:	1c42      	adds	r2, r0, #1
 8004ad8:	4606      	mov	r6, r0
 8004ada:	d1d6      	bne.n	8004a8a <_svfiprintf_r+0x176>
 8004adc:	89ab      	ldrh	r3, [r5, #12]
 8004ade:	065b      	lsls	r3, r3, #25
 8004ae0:	f53f af2c 	bmi.w	800493c <_svfiprintf_r+0x28>
 8004ae4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ae6:	b01d      	add	sp, #116	; 0x74
 8004ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004aec:	ab03      	add	r3, sp, #12
 8004aee:	9300      	str	r3, [sp, #0]
 8004af0:	462a      	mov	r2, r5
 8004af2:	4b06      	ldr	r3, [pc, #24]	; (8004b0c <_svfiprintf_r+0x1f8>)
 8004af4:	a904      	add	r1, sp, #16
 8004af6:	4638      	mov	r0, r7
 8004af8:	f000 f9d4 	bl	8004ea4 <_printf_i>
 8004afc:	e7eb      	b.n	8004ad6 <_svfiprintf_r+0x1c2>
 8004afe:	bf00      	nop
 8004b00:	080058ac 	.word	0x080058ac
 8004b04:	080058b6 	.word	0x080058b6
 8004b08:	00000000 	.word	0x00000000
 8004b0c:	0800485d 	.word	0x0800485d
 8004b10:	080058b2 	.word	0x080058b2

08004b14 <__sfputc_r>:
 8004b14:	6893      	ldr	r3, [r2, #8]
 8004b16:	3b01      	subs	r3, #1
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	b410      	push	{r4}
 8004b1c:	6093      	str	r3, [r2, #8]
 8004b1e:	da08      	bge.n	8004b32 <__sfputc_r+0x1e>
 8004b20:	6994      	ldr	r4, [r2, #24]
 8004b22:	42a3      	cmp	r3, r4
 8004b24:	db01      	blt.n	8004b2a <__sfputc_r+0x16>
 8004b26:	290a      	cmp	r1, #10
 8004b28:	d103      	bne.n	8004b32 <__sfputc_r+0x1e>
 8004b2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b2e:	f000 baf1 	b.w	8005114 <__swbuf_r>
 8004b32:	6813      	ldr	r3, [r2, #0]
 8004b34:	1c58      	adds	r0, r3, #1
 8004b36:	6010      	str	r0, [r2, #0]
 8004b38:	7019      	strb	r1, [r3, #0]
 8004b3a:	4608      	mov	r0, r1
 8004b3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b40:	4770      	bx	lr

08004b42 <__sfputs_r>:
 8004b42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b44:	4606      	mov	r6, r0
 8004b46:	460f      	mov	r7, r1
 8004b48:	4614      	mov	r4, r2
 8004b4a:	18d5      	adds	r5, r2, r3
 8004b4c:	42ac      	cmp	r4, r5
 8004b4e:	d101      	bne.n	8004b54 <__sfputs_r+0x12>
 8004b50:	2000      	movs	r0, #0
 8004b52:	e007      	b.n	8004b64 <__sfputs_r+0x22>
 8004b54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b58:	463a      	mov	r2, r7
 8004b5a:	4630      	mov	r0, r6
 8004b5c:	f7ff ffda 	bl	8004b14 <__sfputc_r>
 8004b60:	1c43      	adds	r3, r0, #1
 8004b62:	d1f3      	bne.n	8004b4c <__sfputs_r+0xa>
 8004b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004b68 <_vfiprintf_r>:
 8004b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b6c:	460d      	mov	r5, r1
 8004b6e:	b09d      	sub	sp, #116	; 0x74
 8004b70:	4614      	mov	r4, r2
 8004b72:	4698      	mov	r8, r3
 8004b74:	4606      	mov	r6, r0
 8004b76:	b118      	cbz	r0, 8004b80 <_vfiprintf_r+0x18>
 8004b78:	6983      	ldr	r3, [r0, #24]
 8004b7a:	b90b      	cbnz	r3, 8004b80 <_vfiprintf_r+0x18>
 8004b7c:	f7ff fa16 	bl	8003fac <__sinit>
 8004b80:	4b89      	ldr	r3, [pc, #548]	; (8004da8 <_vfiprintf_r+0x240>)
 8004b82:	429d      	cmp	r5, r3
 8004b84:	d11b      	bne.n	8004bbe <_vfiprintf_r+0x56>
 8004b86:	6875      	ldr	r5, [r6, #4]
 8004b88:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004b8a:	07d9      	lsls	r1, r3, #31
 8004b8c:	d405      	bmi.n	8004b9a <_vfiprintf_r+0x32>
 8004b8e:	89ab      	ldrh	r3, [r5, #12]
 8004b90:	059a      	lsls	r2, r3, #22
 8004b92:	d402      	bmi.n	8004b9a <_vfiprintf_r+0x32>
 8004b94:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004b96:	f7ff facc 	bl	8004132 <__retarget_lock_acquire_recursive>
 8004b9a:	89ab      	ldrh	r3, [r5, #12]
 8004b9c:	071b      	lsls	r3, r3, #28
 8004b9e:	d501      	bpl.n	8004ba4 <_vfiprintf_r+0x3c>
 8004ba0:	692b      	ldr	r3, [r5, #16]
 8004ba2:	b9eb      	cbnz	r3, 8004be0 <_vfiprintf_r+0x78>
 8004ba4:	4629      	mov	r1, r5
 8004ba6:	4630      	mov	r0, r6
 8004ba8:	f000 fb06 	bl	80051b8 <__swsetup_r>
 8004bac:	b1c0      	cbz	r0, 8004be0 <_vfiprintf_r+0x78>
 8004bae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004bb0:	07dc      	lsls	r4, r3, #31
 8004bb2:	d50e      	bpl.n	8004bd2 <_vfiprintf_r+0x6a>
 8004bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8004bb8:	b01d      	add	sp, #116	; 0x74
 8004bba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bbe:	4b7b      	ldr	r3, [pc, #492]	; (8004dac <_vfiprintf_r+0x244>)
 8004bc0:	429d      	cmp	r5, r3
 8004bc2:	d101      	bne.n	8004bc8 <_vfiprintf_r+0x60>
 8004bc4:	68b5      	ldr	r5, [r6, #8]
 8004bc6:	e7df      	b.n	8004b88 <_vfiprintf_r+0x20>
 8004bc8:	4b79      	ldr	r3, [pc, #484]	; (8004db0 <_vfiprintf_r+0x248>)
 8004bca:	429d      	cmp	r5, r3
 8004bcc:	bf08      	it	eq
 8004bce:	68f5      	ldreq	r5, [r6, #12]
 8004bd0:	e7da      	b.n	8004b88 <_vfiprintf_r+0x20>
 8004bd2:	89ab      	ldrh	r3, [r5, #12]
 8004bd4:	0598      	lsls	r0, r3, #22
 8004bd6:	d4ed      	bmi.n	8004bb4 <_vfiprintf_r+0x4c>
 8004bd8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004bda:	f7ff faab 	bl	8004134 <__retarget_lock_release_recursive>
 8004bde:	e7e9      	b.n	8004bb4 <_vfiprintf_r+0x4c>
 8004be0:	2300      	movs	r3, #0
 8004be2:	9309      	str	r3, [sp, #36]	; 0x24
 8004be4:	2320      	movs	r3, #32
 8004be6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004bea:	f8cd 800c 	str.w	r8, [sp, #12]
 8004bee:	2330      	movs	r3, #48	; 0x30
 8004bf0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004db4 <_vfiprintf_r+0x24c>
 8004bf4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004bf8:	f04f 0901 	mov.w	r9, #1
 8004bfc:	4623      	mov	r3, r4
 8004bfe:	469a      	mov	sl, r3
 8004c00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004c04:	b10a      	cbz	r2, 8004c0a <_vfiprintf_r+0xa2>
 8004c06:	2a25      	cmp	r2, #37	; 0x25
 8004c08:	d1f9      	bne.n	8004bfe <_vfiprintf_r+0x96>
 8004c0a:	ebba 0b04 	subs.w	fp, sl, r4
 8004c0e:	d00b      	beq.n	8004c28 <_vfiprintf_r+0xc0>
 8004c10:	465b      	mov	r3, fp
 8004c12:	4622      	mov	r2, r4
 8004c14:	4629      	mov	r1, r5
 8004c16:	4630      	mov	r0, r6
 8004c18:	f7ff ff93 	bl	8004b42 <__sfputs_r>
 8004c1c:	3001      	adds	r0, #1
 8004c1e:	f000 80aa 	beq.w	8004d76 <_vfiprintf_r+0x20e>
 8004c22:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c24:	445a      	add	r2, fp
 8004c26:	9209      	str	r2, [sp, #36]	; 0x24
 8004c28:	f89a 3000 	ldrb.w	r3, [sl]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	f000 80a2 	beq.w	8004d76 <_vfiprintf_r+0x20e>
 8004c32:	2300      	movs	r3, #0
 8004c34:	f04f 32ff 	mov.w	r2, #4294967295
 8004c38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004c3c:	f10a 0a01 	add.w	sl, sl, #1
 8004c40:	9304      	str	r3, [sp, #16]
 8004c42:	9307      	str	r3, [sp, #28]
 8004c44:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004c48:	931a      	str	r3, [sp, #104]	; 0x68
 8004c4a:	4654      	mov	r4, sl
 8004c4c:	2205      	movs	r2, #5
 8004c4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c52:	4858      	ldr	r0, [pc, #352]	; (8004db4 <_vfiprintf_r+0x24c>)
 8004c54:	f7fb fae4 	bl	8000220 <memchr>
 8004c58:	9a04      	ldr	r2, [sp, #16]
 8004c5a:	b9d8      	cbnz	r0, 8004c94 <_vfiprintf_r+0x12c>
 8004c5c:	06d1      	lsls	r1, r2, #27
 8004c5e:	bf44      	itt	mi
 8004c60:	2320      	movmi	r3, #32
 8004c62:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004c66:	0713      	lsls	r3, r2, #28
 8004c68:	bf44      	itt	mi
 8004c6a:	232b      	movmi	r3, #43	; 0x2b
 8004c6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004c70:	f89a 3000 	ldrb.w	r3, [sl]
 8004c74:	2b2a      	cmp	r3, #42	; 0x2a
 8004c76:	d015      	beq.n	8004ca4 <_vfiprintf_r+0x13c>
 8004c78:	9a07      	ldr	r2, [sp, #28]
 8004c7a:	4654      	mov	r4, sl
 8004c7c:	2000      	movs	r0, #0
 8004c7e:	f04f 0c0a 	mov.w	ip, #10
 8004c82:	4621      	mov	r1, r4
 8004c84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c88:	3b30      	subs	r3, #48	; 0x30
 8004c8a:	2b09      	cmp	r3, #9
 8004c8c:	d94e      	bls.n	8004d2c <_vfiprintf_r+0x1c4>
 8004c8e:	b1b0      	cbz	r0, 8004cbe <_vfiprintf_r+0x156>
 8004c90:	9207      	str	r2, [sp, #28]
 8004c92:	e014      	b.n	8004cbe <_vfiprintf_r+0x156>
 8004c94:	eba0 0308 	sub.w	r3, r0, r8
 8004c98:	fa09 f303 	lsl.w	r3, r9, r3
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	9304      	str	r3, [sp, #16]
 8004ca0:	46a2      	mov	sl, r4
 8004ca2:	e7d2      	b.n	8004c4a <_vfiprintf_r+0xe2>
 8004ca4:	9b03      	ldr	r3, [sp, #12]
 8004ca6:	1d19      	adds	r1, r3, #4
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	9103      	str	r1, [sp, #12]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	bfbb      	ittet	lt
 8004cb0:	425b      	neglt	r3, r3
 8004cb2:	f042 0202 	orrlt.w	r2, r2, #2
 8004cb6:	9307      	strge	r3, [sp, #28]
 8004cb8:	9307      	strlt	r3, [sp, #28]
 8004cba:	bfb8      	it	lt
 8004cbc:	9204      	strlt	r2, [sp, #16]
 8004cbe:	7823      	ldrb	r3, [r4, #0]
 8004cc0:	2b2e      	cmp	r3, #46	; 0x2e
 8004cc2:	d10c      	bne.n	8004cde <_vfiprintf_r+0x176>
 8004cc4:	7863      	ldrb	r3, [r4, #1]
 8004cc6:	2b2a      	cmp	r3, #42	; 0x2a
 8004cc8:	d135      	bne.n	8004d36 <_vfiprintf_r+0x1ce>
 8004cca:	9b03      	ldr	r3, [sp, #12]
 8004ccc:	1d1a      	adds	r2, r3, #4
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	9203      	str	r2, [sp, #12]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	bfb8      	it	lt
 8004cd6:	f04f 33ff 	movlt.w	r3, #4294967295
 8004cda:	3402      	adds	r4, #2
 8004cdc:	9305      	str	r3, [sp, #20]
 8004cde:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004dc4 <_vfiprintf_r+0x25c>
 8004ce2:	7821      	ldrb	r1, [r4, #0]
 8004ce4:	2203      	movs	r2, #3
 8004ce6:	4650      	mov	r0, sl
 8004ce8:	f7fb fa9a 	bl	8000220 <memchr>
 8004cec:	b140      	cbz	r0, 8004d00 <_vfiprintf_r+0x198>
 8004cee:	2340      	movs	r3, #64	; 0x40
 8004cf0:	eba0 000a 	sub.w	r0, r0, sl
 8004cf4:	fa03 f000 	lsl.w	r0, r3, r0
 8004cf8:	9b04      	ldr	r3, [sp, #16]
 8004cfa:	4303      	orrs	r3, r0
 8004cfc:	3401      	adds	r4, #1
 8004cfe:	9304      	str	r3, [sp, #16]
 8004d00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d04:	482c      	ldr	r0, [pc, #176]	; (8004db8 <_vfiprintf_r+0x250>)
 8004d06:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004d0a:	2206      	movs	r2, #6
 8004d0c:	f7fb fa88 	bl	8000220 <memchr>
 8004d10:	2800      	cmp	r0, #0
 8004d12:	d03f      	beq.n	8004d94 <_vfiprintf_r+0x22c>
 8004d14:	4b29      	ldr	r3, [pc, #164]	; (8004dbc <_vfiprintf_r+0x254>)
 8004d16:	bb1b      	cbnz	r3, 8004d60 <_vfiprintf_r+0x1f8>
 8004d18:	9b03      	ldr	r3, [sp, #12]
 8004d1a:	3307      	adds	r3, #7
 8004d1c:	f023 0307 	bic.w	r3, r3, #7
 8004d20:	3308      	adds	r3, #8
 8004d22:	9303      	str	r3, [sp, #12]
 8004d24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d26:	443b      	add	r3, r7
 8004d28:	9309      	str	r3, [sp, #36]	; 0x24
 8004d2a:	e767      	b.n	8004bfc <_vfiprintf_r+0x94>
 8004d2c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004d30:	460c      	mov	r4, r1
 8004d32:	2001      	movs	r0, #1
 8004d34:	e7a5      	b.n	8004c82 <_vfiprintf_r+0x11a>
 8004d36:	2300      	movs	r3, #0
 8004d38:	3401      	adds	r4, #1
 8004d3a:	9305      	str	r3, [sp, #20]
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	f04f 0c0a 	mov.w	ip, #10
 8004d42:	4620      	mov	r0, r4
 8004d44:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d48:	3a30      	subs	r2, #48	; 0x30
 8004d4a:	2a09      	cmp	r2, #9
 8004d4c:	d903      	bls.n	8004d56 <_vfiprintf_r+0x1ee>
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d0c5      	beq.n	8004cde <_vfiprintf_r+0x176>
 8004d52:	9105      	str	r1, [sp, #20]
 8004d54:	e7c3      	b.n	8004cde <_vfiprintf_r+0x176>
 8004d56:	fb0c 2101 	mla	r1, ip, r1, r2
 8004d5a:	4604      	mov	r4, r0
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e7f0      	b.n	8004d42 <_vfiprintf_r+0x1da>
 8004d60:	ab03      	add	r3, sp, #12
 8004d62:	9300      	str	r3, [sp, #0]
 8004d64:	462a      	mov	r2, r5
 8004d66:	4b16      	ldr	r3, [pc, #88]	; (8004dc0 <_vfiprintf_r+0x258>)
 8004d68:	a904      	add	r1, sp, #16
 8004d6a:	4630      	mov	r0, r6
 8004d6c:	f3af 8000 	nop.w
 8004d70:	4607      	mov	r7, r0
 8004d72:	1c78      	adds	r0, r7, #1
 8004d74:	d1d6      	bne.n	8004d24 <_vfiprintf_r+0x1bc>
 8004d76:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004d78:	07d9      	lsls	r1, r3, #31
 8004d7a:	d405      	bmi.n	8004d88 <_vfiprintf_r+0x220>
 8004d7c:	89ab      	ldrh	r3, [r5, #12]
 8004d7e:	059a      	lsls	r2, r3, #22
 8004d80:	d402      	bmi.n	8004d88 <_vfiprintf_r+0x220>
 8004d82:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d84:	f7ff f9d6 	bl	8004134 <__retarget_lock_release_recursive>
 8004d88:	89ab      	ldrh	r3, [r5, #12]
 8004d8a:	065b      	lsls	r3, r3, #25
 8004d8c:	f53f af12 	bmi.w	8004bb4 <_vfiprintf_r+0x4c>
 8004d90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d92:	e711      	b.n	8004bb8 <_vfiprintf_r+0x50>
 8004d94:	ab03      	add	r3, sp, #12
 8004d96:	9300      	str	r3, [sp, #0]
 8004d98:	462a      	mov	r2, r5
 8004d9a:	4b09      	ldr	r3, [pc, #36]	; (8004dc0 <_vfiprintf_r+0x258>)
 8004d9c:	a904      	add	r1, sp, #16
 8004d9e:	4630      	mov	r0, r6
 8004da0:	f000 f880 	bl	8004ea4 <_printf_i>
 8004da4:	e7e4      	b.n	8004d70 <_vfiprintf_r+0x208>
 8004da6:	bf00      	nop
 8004da8:	080057b8 	.word	0x080057b8
 8004dac:	080057d8 	.word	0x080057d8
 8004db0:	08005798 	.word	0x08005798
 8004db4:	080058ac 	.word	0x080058ac
 8004db8:	080058b6 	.word	0x080058b6
 8004dbc:	00000000 	.word	0x00000000
 8004dc0:	08004b43 	.word	0x08004b43
 8004dc4:	080058b2 	.word	0x080058b2

08004dc8 <_printf_common>:
 8004dc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004dcc:	4616      	mov	r6, r2
 8004dce:	4699      	mov	r9, r3
 8004dd0:	688a      	ldr	r2, [r1, #8]
 8004dd2:	690b      	ldr	r3, [r1, #16]
 8004dd4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	bfb8      	it	lt
 8004ddc:	4613      	movlt	r3, r2
 8004dde:	6033      	str	r3, [r6, #0]
 8004de0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004de4:	4607      	mov	r7, r0
 8004de6:	460c      	mov	r4, r1
 8004de8:	b10a      	cbz	r2, 8004dee <_printf_common+0x26>
 8004dea:	3301      	adds	r3, #1
 8004dec:	6033      	str	r3, [r6, #0]
 8004dee:	6823      	ldr	r3, [r4, #0]
 8004df0:	0699      	lsls	r1, r3, #26
 8004df2:	bf42      	ittt	mi
 8004df4:	6833      	ldrmi	r3, [r6, #0]
 8004df6:	3302      	addmi	r3, #2
 8004df8:	6033      	strmi	r3, [r6, #0]
 8004dfa:	6825      	ldr	r5, [r4, #0]
 8004dfc:	f015 0506 	ands.w	r5, r5, #6
 8004e00:	d106      	bne.n	8004e10 <_printf_common+0x48>
 8004e02:	f104 0a19 	add.w	sl, r4, #25
 8004e06:	68e3      	ldr	r3, [r4, #12]
 8004e08:	6832      	ldr	r2, [r6, #0]
 8004e0a:	1a9b      	subs	r3, r3, r2
 8004e0c:	42ab      	cmp	r3, r5
 8004e0e:	dc26      	bgt.n	8004e5e <_printf_common+0x96>
 8004e10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004e14:	1e13      	subs	r3, r2, #0
 8004e16:	6822      	ldr	r2, [r4, #0]
 8004e18:	bf18      	it	ne
 8004e1a:	2301      	movne	r3, #1
 8004e1c:	0692      	lsls	r2, r2, #26
 8004e1e:	d42b      	bmi.n	8004e78 <_printf_common+0xb0>
 8004e20:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e24:	4649      	mov	r1, r9
 8004e26:	4638      	mov	r0, r7
 8004e28:	47c0      	blx	r8
 8004e2a:	3001      	adds	r0, #1
 8004e2c:	d01e      	beq.n	8004e6c <_printf_common+0xa4>
 8004e2e:	6823      	ldr	r3, [r4, #0]
 8004e30:	68e5      	ldr	r5, [r4, #12]
 8004e32:	6832      	ldr	r2, [r6, #0]
 8004e34:	f003 0306 	and.w	r3, r3, #6
 8004e38:	2b04      	cmp	r3, #4
 8004e3a:	bf08      	it	eq
 8004e3c:	1aad      	subeq	r5, r5, r2
 8004e3e:	68a3      	ldr	r3, [r4, #8]
 8004e40:	6922      	ldr	r2, [r4, #16]
 8004e42:	bf0c      	ite	eq
 8004e44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e48:	2500      	movne	r5, #0
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	bfc4      	itt	gt
 8004e4e:	1a9b      	subgt	r3, r3, r2
 8004e50:	18ed      	addgt	r5, r5, r3
 8004e52:	2600      	movs	r6, #0
 8004e54:	341a      	adds	r4, #26
 8004e56:	42b5      	cmp	r5, r6
 8004e58:	d11a      	bne.n	8004e90 <_printf_common+0xc8>
 8004e5a:	2000      	movs	r0, #0
 8004e5c:	e008      	b.n	8004e70 <_printf_common+0xa8>
 8004e5e:	2301      	movs	r3, #1
 8004e60:	4652      	mov	r2, sl
 8004e62:	4649      	mov	r1, r9
 8004e64:	4638      	mov	r0, r7
 8004e66:	47c0      	blx	r8
 8004e68:	3001      	adds	r0, #1
 8004e6a:	d103      	bne.n	8004e74 <_printf_common+0xac>
 8004e6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004e70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e74:	3501      	adds	r5, #1
 8004e76:	e7c6      	b.n	8004e06 <_printf_common+0x3e>
 8004e78:	18e1      	adds	r1, r4, r3
 8004e7a:	1c5a      	adds	r2, r3, #1
 8004e7c:	2030      	movs	r0, #48	; 0x30
 8004e7e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e82:	4422      	add	r2, r4
 8004e84:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e88:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e8c:	3302      	adds	r3, #2
 8004e8e:	e7c7      	b.n	8004e20 <_printf_common+0x58>
 8004e90:	2301      	movs	r3, #1
 8004e92:	4622      	mov	r2, r4
 8004e94:	4649      	mov	r1, r9
 8004e96:	4638      	mov	r0, r7
 8004e98:	47c0      	blx	r8
 8004e9a:	3001      	adds	r0, #1
 8004e9c:	d0e6      	beq.n	8004e6c <_printf_common+0xa4>
 8004e9e:	3601      	adds	r6, #1
 8004ea0:	e7d9      	b.n	8004e56 <_printf_common+0x8e>
	...

08004ea4 <_printf_i>:
 8004ea4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ea8:	7e0f      	ldrb	r7, [r1, #24]
 8004eaa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004eac:	2f78      	cmp	r7, #120	; 0x78
 8004eae:	4691      	mov	r9, r2
 8004eb0:	4680      	mov	r8, r0
 8004eb2:	460c      	mov	r4, r1
 8004eb4:	469a      	mov	sl, r3
 8004eb6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004eba:	d807      	bhi.n	8004ecc <_printf_i+0x28>
 8004ebc:	2f62      	cmp	r7, #98	; 0x62
 8004ebe:	d80a      	bhi.n	8004ed6 <_printf_i+0x32>
 8004ec0:	2f00      	cmp	r7, #0
 8004ec2:	f000 80d8 	beq.w	8005076 <_printf_i+0x1d2>
 8004ec6:	2f58      	cmp	r7, #88	; 0x58
 8004ec8:	f000 80a3 	beq.w	8005012 <_printf_i+0x16e>
 8004ecc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ed0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004ed4:	e03a      	b.n	8004f4c <_printf_i+0xa8>
 8004ed6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004eda:	2b15      	cmp	r3, #21
 8004edc:	d8f6      	bhi.n	8004ecc <_printf_i+0x28>
 8004ede:	a101      	add	r1, pc, #4	; (adr r1, 8004ee4 <_printf_i+0x40>)
 8004ee0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ee4:	08004f3d 	.word	0x08004f3d
 8004ee8:	08004f51 	.word	0x08004f51
 8004eec:	08004ecd 	.word	0x08004ecd
 8004ef0:	08004ecd 	.word	0x08004ecd
 8004ef4:	08004ecd 	.word	0x08004ecd
 8004ef8:	08004ecd 	.word	0x08004ecd
 8004efc:	08004f51 	.word	0x08004f51
 8004f00:	08004ecd 	.word	0x08004ecd
 8004f04:	08004ecd 	.word	0x08004ecd
 8004f08:	08004ecd 	.word	0x08004ecd
 8004f0c:	08004ecd 	.word	0x08004ecd
 8004f10:	0800505d 	.word	0x0800505d
 8004f14:	08004f81 	.word	0x08004f81
 8004f18:	0800503f 	.word	0x0800503f
 8004f1c:	08004ecd 	.word	0x08004ecd
 8004f20:	08004ecd 	.word	0x08004ecd
 8004f24:	0800507f 	.word	0x0800507f
 8004f28:	08004ecd 	.word	0x08004ecd
 8004f2c:	08004f81 	.word	0x08004f81
 8004f30:	08004ecd 	.word	0x08004ecd
 8004f34:	08004ecd 	.word	0x08004ecd
 8004f38:	08005047 	.word	0x08005047
 8004f3c:	682b      	ldr	r3, [r5, #0]
 8004f3e:	1d1a      	adds	r2, r3, #4
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	602a      	str	r2, [r5, #0]
 8004f44:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f48:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e0a3      	b.n	8005098 <_printf_i+0x1f4>
 8004f50:	6820      	ldr	r0, [r4, #0]
 8004f52:	6829      	ldr	r1, [r5, #0]
 8004f54:	0606      	lsls	r6, r0, #24
 8004f56:	f101 0304 	add.w	r3, r1, #4
 8004f5a:	d50a      	bpl.n	8004f72 <_printf_i+0xce>
 8004f5c:	680e      	ldr	r6, [r1, #0]
 8004f5e:	602b      	str	r3, [r5, #0]
 8004f60:	2e00      	cmp	r6, #0
 8004f62:	da03      	bge.n	8004f6c <_printf_i+0xc8>
 8004f64:	232d      	movs	r3, #45	; 0x2d
 8004f66:	4276      	negs	r6, r6
 8004f68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f6c:	485e      	ldr	r0, [pc, #376]	; (80050e8 <_printf_i+0x244>)
 8004f6e:	230a      	movs	r3, #10
 8004f70:	e019      	b.n	8004fa6 <_printf_i+0x102>
 8004f72:	680e      	ldr	r6, [r1, #0]
 8004f74:	602b      	str	r3, [r5, #0]
 8004f76:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004f7a:	bf18      	it	ne
 8004f7c:	b236      	sxthne	r6, r6
 8004f7e:	e7ef      	b.n	8004f60 <_printf_i+0xbc>
 8004f80:	682b      	ldr	r3, [r5, #0]
 8004f82:	6820      	ldr	r0, [r4, #0]
 8004f84:	1d19      	adds	r1, r3, #4
 8004f86:	6029      	str	r1, [r5, #0]
 8004f88:	0601      	lsls	r1, r0, #24
 8004f8a:	d501      	bpl.n	8004f90 <_printf_i+0xec>
 8004f8c:	681e      	ldr	r6, [r3, #0]
 8004f8e:	e002      	b.n	8004f96 <_printf_i+0xf2>
 8004f90:	0646      	lsls	r6, r0, #25
 8004f92:	d5fb      	bpl.n	8004f8c <_printf_i+0xe8>
 8004f94:	881e      	ldrh	r6, [r3, #0]
 8004f96:	4854      	ldr	r0, [pc, #336]	; (80050e8 <_printf_i+0x244>)
 8004f98:	2f6f      	cmp	r7, #111	; 0x6f
 8004f9a:	bf0c      	ite	eq
 8004f9c:	2308      	moveq	r3, #8
 8004f9e:	230a      	movne	r3, #10
 8004fa0:	2100      	movs	r1, #0
 8004fa2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004fa6:	6865      	ldr	r5, [r4, #4]
 8004fa8:	60a5      	str	r5, [r4, #8]
 8004faa:	2d00      	cmp	r5, #0
 8004fac:	bfa2      	ittt	ge
 8004fae:	6821      	ldrge	r1, [r4, #0]
 8004fb0:	f021 0104 	bicge.w	r1, r1, #4
 8004fb4:	6021      	strge	r1, [r4, #0]
 8004fb6:	b90e      	cbnz	r6, 8004fbc <_printf_i+0x118>
 8004fb8:	2d00      	cmp	r5, #0
 8004fba:	d04d      	beq.n	8005058 <_printf_i+0x1b4>
 8004fbc:	4615      	mov	r5, r2
 8004fbe:	fbb6 f1f3 	udiv	r1, r6, r3
 8004fc2:	fb03 6711 	mls	r7, r3, r1, r6
 8004fc6:	5dc7      	ldrb	r7, [r0, r7]
 8004fc8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004fcc:	4637      	mov	r7, r6
 8004fce:	42bb      	cmp	r3, r7
 8004fd0:	460e      	mov	r6, r1
 8004fd2:	d9f4      	bls.n	8004fbe <_printf_i+0x11a>
 8004fd4:	2b08      	cmp	r3, #8
 8004fd6:	d10b      	bne.n	8004ff0 <_printf_i+0x14c>
 8004fd8:	6823      	ldr	r3, [r4, #0]
 8004fda:	07de      	lsls	r6, r3, #31
 8004fdc:	d508      	bpl.n	8004ff0 <_printf_i+0x14c>
 8004fde:	6923      	ldr	r3, [r4, #16]
 8004fe0:	6861      	ldr	r1, [r4, #4]
 8004fe2:	4299      	cmp	r1, r3
 8004fe4:	bfde      	ittt	le
 8004fe6:	2330      	movle	r3, #48	; 0x30
 8004fe8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004fec:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ff0:	1b52      	subs	r2, r2, r5
 8004ff2:	6122      	str	r2, [r4, #16]
 8004ff4:	f8cd a000 	str.w	sl, [sp]
 8004ff8:	464b      	mov	r3, r9
 8004ffa:	aa03      	add	r2, sp, #12
 8004ffc:	4621      	mov	r1, r4
 8004ffe:	4640      	mov	r0, r8
 8005000:	f7ff fee2 	bl	8004dc8 <_printf_common>
 8005004:	3001      	adds	r0, #1
 8005006:	d14c      	bne.n	80050a2 <_printf_i+0x1fe>
 8005008:	f04f 30ff 	mov.w	r0, #4294967295
 800500c:	b004      	add	sp, #16
 800500e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005012:	4835      	ldr	r0, [pc, #212]	; (80050e8 <_printf_i+0x244>)
 8005014:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005018:	6829      	ldr	r1, [r5, #0]
 800501a:	6823      	ldr	r3, [r4, #0]
 800501c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005020:	6029      	str	r1, [r5, #0]
 8005022:	061d      	lsls	r5, r3, #24
 8005024:	d514      	bpl.n	8005050 <_printf_i+0x1ac>
 8005026:	07df      	lsls	r7, r3, #31
 8005028:	bf44      	itt	mi
 800502a:	f043 0320 	orrmi.w	r3, r3, #32
 800502e:	6023      	strmi	r3, [r4, #0]
 8005030:	b91e      	cbnz	r6, 800503a <_printf_i+0x196>
 8005032:	6823      	ldr	r3, [r4, #0]
 8005034:	f023 0320 	bic.w	r3, r3, #32
 8005038:	6023      	str	r3, [r4, #0]
 800503a:	2310      	movs	r3, #16
 800503c:	e7b0      	b.n	8004fa0 <_printf_i+0xfc>
 800503e:	6823      	ldr	r3, [r4, #0]
 8005040:	f043 0320 	orr.w	r3, r3, #32
 8005044:	6023      	str	r3, [r4, #0]
 8005046:	2378      	movs	r3, #120	; 0x78
 8005048:	4828      	ldr	r0, [pc, #160]	; (80050ec <_printf_i+0x248>)
 800504a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800504e:	e7e3      	b.n	8005018 <_printf_i+0x174>
 8005050:	0659      	lsls	r1, r3, #25
 8005052:	bf48      	it	mi
 8005054:	b2b6      	uxthmi	r6, r6
 8005056:	e7e6      	b.n	8005026 <_printf_i+0x182>
 8005058:	4615      	mov	r5, r2
 800505a:	e7bb      	b.n	8004fd4 <_printf_i+0x130>
 800505c:	682b      	ldr	r3, [r5, #0]
 800505e:	6826      	ldr	r6, [r4, #0]
 8005060:	6961      	ldr	r1, [r4, #20]
 8005062:	1d18      	adds	r0, r3, #4
 8005064:	6028      	str	r0, [r5, #0]
 8005066:	0635      	lsls	r5, r6, #24
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	d501      	bpl.n	8005070 <_printf_i+0x1cc>
 800506c:	6019      	str	r1, [r3, #0]
 800506e:	e002      	b.n	8005076 <_printf_i+0x1d2>
 8005070:	0670      	lsls	r0, r6, #25
 8005072:	d5fb      	bpl.n	800506c <_printf_i+0x1c8>
 8005074:	8019      	strh	r1, [r3, #0]
 8005076:	2300      	movs	r3, #0
 8005078:	6123      	str	r3, [r4, #16]
 800507a:	4615      	mov	r5, r2
 800507c:	e7ba      	b.n	8004ff4 <_printf_i+0x150>
 800507e:	682b      	ldr	r3, [r5, #0]
 8005080:	1d1a      	adds	r2, r3, #4
 8005082:	602a      	str	r2, [r5, #0]
 8005084:	681d      	ldr	r5, [r3, #0]
 8005086:	6862      	ldr	r2, [r4, #4]
 8005088:	2100      	movs	r1, #0
 800508a:	4628      	mov	r0, r5
 800508c:	f7fb f8c8 	bl	8000220 <memchr>
 8005090:	b108      	cbz	r0, 8005096 <_printf_i+0x1f2>
 8005092:	1b40      	subs	r0, r0, r5
 8005094:	6060      	str	r0, [r4, #4]
 8005096:	6863      	ldr	r3, [r4, #4]
 8005098:	6123      	str	r3, [r4, #16]
 800509a:	2300      	movs	r3, #0
 800509c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050a0:	e7a8      	b.n	8004ff4 <_printf_i+0x150>
 80050a2:	6923      	ldr	r3, [r4, #16]
 80050a4:	462a      	mov	r2, r5
 80050a6:	4649      	mov	r1, r9
 80050a8:	4640      	mov	r0, r8
 80050aa:	47d0      	blx	sl
 80050ac:	3001      	adds	r0, #1
 80050ae:	d0ab      	beq.n	8005008 <_printf_i+0x164>
 80050b0:	6823      	ldr	r3, [r4, #0]
 80050b2:	079b      	lsls	r3, r3, #30
 80050b4:	d413      	bmi.n	80050de <_printf_i+0x23a>
 80050b6:	68e0      	ldr	r0, [r4, #12]
 80050b8:	9b03      	ldr	r3, [sp, #12]
 80050ba:	4298      	cmp	r0, r3
 80050bc:	bfb8      	it	lt
 80050be:	4618      	movlt	r0, r3
 80050c0:	e7a4      	b.n	800500c <_printf_i+0x168>
 80050c2:	2301      	movs	r3, #1
 80050c4:	4632      	mov	r2, r6
 80050c6:	4649      	mov	r1, r9
 80050c8:	4640      	mov	r0, r8
 80050ca:	47d0      	blx	sl
 80050cc:	3001      	adds	r0, #1
 80050ce:	d09b      	beq.n	8005008 <_printf_i+0x164>
 80050d0:	3501      	adds	r5, #1
 80050d2:	68e3      	ldr	r3, [r4, #12]
 80050d4:	9903      	ldr	r1, [sp, #12]
 80050d6:	1a5b      	subs	r3, r3, r1
 80050d8:	42ab      	cmp	r3, r5
 80050da:	dcf2      	bgt.n	80050c2 <_printf_i+0x21e>
 80050dc:	e7eb      	b.n	80050b6 <_printf_i+0x212>
 80050de:	2500      	movs	r5, #0
 80050e0:	f104 0619 	add.w	r6, r4, #25
 80050e4:	e7f5      	b.n	80050d2 <_printf_i+0x22e>
 80050e6:	bf00      	nop
 80050e8:	080058bd 	.word	0x080058bd
 80050ec:	080058ce 	.word	0x080058ce

080050f0 <_read_r>:
 80050f0:	b538      	push	{r3, r4, r5, lr}
 80050f2:	4d07      	ldr	r5, [pc, #28]	; (8005110 <_read_r+0x20>)
 80050f4:	4604      	mov	r4, r0
 80050f6:	4608      	mov	r0, r1
 80050f8:	4611      	mov	r1, r2
 80050fa:	2200      	movs	r2, #0
 80050fc:	602a      	str	r2, [r5, #0]
 80050fe:	461a      	mov	r2, r3
 8005100:	f7fe fde3 	bl	8003cca <_read>
 8005104:	1c43      	adds	r3, r0, #1
 8005106:	d102      	bne.n	800510e <_read_r+0x1e>
 8005108:	682b      	ldr	r3, [r5, #0]
 800510a:	b103      	cbz	r3, 800510e <_read_r+0x1e>
 800510c:	6023      	str	r3, [r4, #0]
 800510e:	bd38      	pop	{r3, r4, r5, pc}
 8005110:	20000288 	.word	0x20000288

08005114 <__swbuf_r>:
 8005114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005116:	460e      	mov	r6, r1
 8005118:	4614      	mov	r4, r2
 800511a:	4605      	mov	r5, r0
 800511c:	b118      	cbz	r0, 8005126 <__swbuf_r+0x12>
 800511e:	6983      	ldr	r3, [r0, #24]
 8005120:	b90b      	cbnz	r3, 8005126 <__swbuf_r+0x12>
 8005122:	f7fe ff43 	bl	8003fac <__sinit>
 8005126:	4b21      	ldr	r3, [pc, #132]	; (80051ac <__swbuf_r+0x98>)
 8005128:	429c      	cmp	r4, r3
 800512a:	d12b      	bne.n	8005184 <__swbuf_r+0x70>
 800512c:	686c      	ldr	r4, [r5, #4]
 800512e:	69a3      	ldr	r3, [r4, #24]
 8005130:	60a3      	str	r3, [r4, #8]
 8005132:	89a3      	ldrh	r3, [r4, #12]
 8005134:	071a      	lsls	r2, r3, #28
 8005136:	d52f      	bpl.n	8005198 <__swbuf_r+0x84>
 8005138:	6923      	ldr	r3, [r4, #16]
 800513a:	b36b      	cbz	r3, 8005198 <__swbuf_r+0x84>
 800513c:	6923      	ldr	r3, [r4, #16]
 800513e:	6820      	ldr	r0, [r4, #0]
 8005140:	1ac0      	subs	r0, r0, r3
 8005142:	6963      	ldr	r3, [r4, #20]
 8005144:	b2f6      	uxtb	r6, r6
 8005146:	4283      	cmp	r3, r0
 8005148:	4637      	mov	r7, r6
 800514a:	dc04      	bgt.n	8005156 <__swbuf_r+0x42>
 800514c:	4621      	mov	r1, r4
 800514e:	4628      	mov	r0, r5
 8005150:	f7ff fb18 	bl	8004784 <_fflush_r>
 8005154:	bb30      	cbnz	r0, 80051a4 <__swbuf_r+0x90>
 8005156:	68a3      	ldr	r3, [r4, #8]
 8005158:	3b01      	subs	r3, #1
 800515a:	60a3      	str	r3, [r4, #8]
 800515c:	6823      	ldr	r3, [r4, #0]
 800515e:	1c5a      	adds	r2, r3, #1
 8005160:	6022      	str	r2, [r4, #0]
 8005162:	701e      	strb	r6, [r3, #0]
 8005164:	6963      	ldr	r3, [r4, #20]
 8005166:	3001      	adds	r0, #1
 8005168:	4283      	cmp	r3, r0
 800516a:	d004      	beq.n	8005176 <__swbuf_r+0x62>
 800516c:	89a3      	ldrh	r3, [r4, #12]
 800516e:	07db      	lsls	r3, r3, #31
 8005170:	d506      	bpl.n	8005180 <__swbuf_r+0x6c>
 8005172:	2e0a      	cmp	r6, #10
 8005174:	d104      	bne.n	8005180 <__swbuf_r+0x6c>
 8005176:	4621      	mov	r1, r4
 8005178:	4628      	mov	r0, r5
 800517a:	f7ff fb03 	bl	8004784 <_fflush_r>
 800517e:	b988      	cbnz	r0, 80051a4 <__swbuf_r+0x90>
 8005180:	4638      	mov	r0, r7
 8005182:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005184:	4b0a      	ldr	r3, [pc, #40]	; (80051b0 <__swbuf_r+0x9c>)
 8005186:	429c      	cmp	r4, r3
 8005188:	d101      	bne.n	800518e <__swbuf_r+0x7a>
 800518a:	68ac      	ldr	r4, [r5, #8]
 800518c:	e7cf      	b.n	800512e <__swbuf_r+0x1a>
 800518e:	4b09      	ldr	r3, [pc, #36]	; (80051b4 <__swbuf_r+0xa0>)
 8005190:	429c      	cmp	r4, r3
 8005192:	bf08      	it	eq
 8005194:	68ec      	ldreq	r4, [r5, #12]
 8005196:	e7ca      	b.n	800512e <__swbuf_r+0x1a>
 8005198:	4621      	mov	r1, r4
 800519a:	4628      	mov	r0, r5
 800519c:	f000 f80c 	bl	80051b8 <__swsetup_r>
 80051a0:	2800      	cmp	r0, #0
 80051a2:	d0cb      	beq.n	800513c <__swbuf_r+0x28>
 80051a4:	f04f 37ff 	mov.w	r7, #4294967295
 80051a8:	e7ea      	b.n	8005180 <__swbuf_r+0x6c>
 80051aa:	bf00      	nop
 80051ac:	080057b8 	.word	0x080057b8
 80051b0:	080057d8 	.word	0x080057d8
 80051b4:	08005798 	.word	0x08005798

080051b8 <__swsetup_r>:
 80051b8:	4b32      	ldr	r3, [pc, #200]	; (8005284 <__swsetup_r+0xcc>)
 80051ba:	b570      	push	{r4, r5, r6, lr}
 80051bc:	681d      	ldr	r5, [r3, #0]
 80051be:	4606      	mov	r6, r0
 80051c0:	460c      	mov	r4, r1
 80051c2:	b125      	cbz	r5, 80051ce <__swsetup_r+0x16>
 80051c4:	69ab      	ldr	r3, [r5, #24]
 80051c6:	b913      	cbnz	r3, 80051ce <__swsetup_r+0x16>
 80051c8:	4628      	mov	r0, r5
 80051ca:	f7fe feef 	bl	8003fac <__sinit>
 80051ce:	4b2e      	ldr	r3, [pc, #184]	; (8005288 <__swsetup_r+0xd0>)
 80051d0:	429c      	cmp	r4, r3
 80051d2:	d10f      	bne.n	80051f4 <__swsetup_r+0x3c>
 80051d4:	686c      	ldr	r4, [r5, #4]
 80051d6:	89a3      	ldrh	r3, [r4, #12]
 80051d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80051dc:	0719      	lsls	r1, r3, #28
 80051de:	d42c      	bmi.n	800523a <__swsetup_r+0x82>
 80051e0:	06dd      	lsls	r5, r3, #27
 80051e2:	d411      	bmi.n	8005208 <__swsetup_r+0x50>
 80051e4:	2309      	movs	r3, #9
 80051e6:	6033      	str	r3, [r6, #0]
 80051e8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80051ec:	81a3      	strh	r3, [r4, #12]
 80051ee:	f04f 30ff 	mov.w	r0, #4294967295
 80051f2:	e03e      	b.n	8005272 <__swsetup_r+0xba>
 80051f4:	4b25      	ldr	r3, [pc, #148]	; (800528c <__swsetup_r+0xd4>)
 80051f6:	429c      	cmp	r4, r3
 80051f8:	d101      	bne.n	80051fe <__swsetup_r+0x46>
 80051fa:	68ac      	ldr	r4, [r5, #8]
 80051fc:	e7eb      	b.n	80051d6 <__swsetup_r+0x1e>
 80051fe:	4b24      	ldr	r3, [pc, #144]	; (8005290 <__swsetup_r+0xd8>)
 8005200:	429c      	cmp	r4, r3
 8005202:	bf08      	it	eq
 8005204:	68ec      	ldreq	r4, [r5, #12]
 8005206:	e7e6      	b.n	80051d6 <__swsetup_r+0x1e>
 8005208:	0758      	lsls	r0, r3, #29
 800520a:	d512      	bpl.n	8005232 <__swsetup_r+0x7a>
 800520c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800520e:	b141      	cbz	r1, 8005222 <__swsetup_r+0x6a>
 8005210:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005214:	4299      	cmp	r1, r3
 8005216:	d002      	beq.n	800521e <__swsetup_r+0x66>
 8005218:	4630      	mov	r0, r6
 800521a:	f7fe ff9d 	bl	8004158 <_free_r>
 800521e:	2300      	movs	r3, #0
 8005220:	6363      	str	r3, [r4, #52]	; 0x34
 8005222:	89a3      	ldrh	r3, [r4, #12]
 8005224:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005228:	81a3      	strh	r3, [r4, #12]
 800522a:	2300      	movs	r3, #0
 800522c:	6063      	str	r3, [r4, #4]
 800522e:	6923      	ldr	r3, [r4, #16]
 8005230:	6023      	str	r3, [r4, #0]
 8005232:	89a3      	ldrh	r3, [r4, #12]
 8005234:	f043 0308 	orr.w	r3, r3, #8
 8005238:	81a3      	strh	r3, [r4, #12]
 800523a:	6923      	ldr	r3, [r4, #16]
 800523c:	b94b      	cbnz	r3, 8005252 <__swsetup_r+0x9a>
 800523e:	89a3      	ldrh	r3, [r4, #12]
 8005240:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005244:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005248:	d003      	beq.n	8005252 <__swsetup_r+0x9a>
 800524a:	4621      	mov	r1, r4
 800524c:	4630      	mov	r0, r6
 800524e:	f000 f84d 	bl	80052ec <__smakebuf_r>
 8005252:	89a0      	ldrh	r0, [r4, #12]
 8005254:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005258:	f010 0301 	ands.w	r3, r0, #1
 800525c:	d00a      	beq.n	8005274 <__swsetup_r+0xbc>
 800525e:	2300      	movs	r3, #0
 8005260:	60a3      	str	r3, [r4, #8]
 8005262:	6963      	ldr	r3, [r4, #20]
 8005264:	425b      	negs	r3, r3
 8005266:	61a3      	str	r3, [r4, #24]
 8005268:	6923      	ldr	r3, [r4, #16]
 800526a:	b943      	cbnz	r3, 800527e <__swsetup_r+0xc6>
 800526c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005270:	d1ba      	bne.n	80051e8 <__swsetup_r+0x30>
 8005272:	bd70      	pop	{r4, r5, r6, pc}
 8005274:	0781      	lsls	r1, r0, #30
 8005276:	bf58      	it	pl
 8005278:	6963      	ldrpl	r3, [r4, #20]
 800527a:	60a3      	str	r3, [r4, #8]
 800527c:	e7f4      	b.n	8005268 <__swsetup_r+0xb0>
 800527e:	2000      	movs	r0, #0
 8005280:	e7f7      	b.n	8005272 <__swsetup_r+0xba>
 8005282:	bf00      	nop
 8005284:	20000030 	.word	0x20000030
 8005288:	080057b8 	.word	0x080057b8
 800528c:	080057d8 	.word	0x080057d8
 8005290:	08005798 	.word	0x08005798

08005294 <abort>:
 8005294:	b508      	push	{r3, lr}
 8005296:	2006      	movs	r0, #6
 8005298:	f000 f8e8 	bl	800546c <raise>
 800529c:	2001      	movs	r0, #1
 800529e:	f000 f933 	bl	8005508 <_exit>

080052a2 <__swhatbuf_r>:
 80052a2:	b570      	push	{r4, r5, r6, lr}
 80052a4:	460e      	mov	r6, r1
 80052a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052aa:	2900      	cmp	r1, #0
 80052ac:	b096      	sub	sp, #88	; 0x58
 80052ae:	4614      	mov	r4, r2
 80052b0:	461d      	mov	r5, r3
 80052b2:	da08      	bge.n	80052c6 <__swhatbuf_r+0x24>
 80052b4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	602a      	str	r2, [r5, #0]
 80052bc:	061a      	lsls	r2, r3, #24
 80052be:	d410      	bmi.n	80052e2 <__swhatbuf_r+0x40>
 80052c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052c4:	e00e      	b.n	80052e4 <__swhatbuf_r+0x42>
 80052c6:	466a      	mov	r2, sp
 80052c8:	f000 f8ec 	bl	80054a4 <_fstat_r>
 80052cc:	2800      	cmp	r0, #0
 80052ce:	dbf1      	blt.n	80052b4 <__swhatbuf_r+0x12>
 80052d0:	9a01      	ldr	r2, [sp, #4]
 80052d2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80052d6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80052da:	425a      	negs	r2, r3
 80052dc:	415a      	adcs	r2, r3
 80052de:	602a      	str	r2, [r5, #0]
 80052e0:	e7ee      	b.n	80052c0 <__swhatbuf_r+0x1e>
 80052e2:	2340      	movs	r3, #64	; 0x40
 80052e4:	2000      	movs	r0, #0
 80052e6:	6023      	str	r3, [r4, #0]
 80052e8:	b016      	add	sp, #88	; 0x58
 80052ea:	bd70      	pop	{r4, r5, r6, pc}

080052ec <__smakebuf_r>:
 80052ec:	898b      	ldrh	r3, [r1, #12]
 80052ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80052f0:	079d      	lsls	r5, r3, #30
 80052f2:	4606      	mov	r6, r0
 80052f4:	460c      	mov	r4, r1
 80052f6:	d507      	bpl.n	8005308 <__smakebuf_r+0x1c>
 80052f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80052fc:	6023      	str	r3, [r4, #0]
 80052fe:	6123      	str	r3, [r4, #16]
 8005300:	2301      	movs	r3, #1
 8005302:	6163      	str	r3, [r4, #20]
 8005304:	b002      	add	sp, #8
 8005306:	bd70      	pop	{r4, r5, r6, pc}
 8005308:	ab01      	add	r3, sp, #4
 800530a:	466a      	mov	r2, sp
 800530c:	f7ff ffc9 	bl	80052a2 <__swhatbuf_r>
 8005310:	9900      	ldr	r1, [sp, #0]
 8005312:	4605      	mov	r5, r0
 8005314:	4630      	mov	r0, r6
 8005316:	f7fe ff8b 	bl	8004230 <_malloc_r>
 800531a:	b948      	cbnz	r0, 8005330 <__smakebuf_r+0x44>
 800531c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005320:	059a      	lsls	r2, r3, #22
 8005322:	d4ef      	bmi.n	8005304 <__smakebuf_r+0x18>
 8005324:	f023 0303 	bic.w	r3, r3, #3
 8005328:	f043 0302 	orr.w	r3, r3, #2
 800532c:	81a3      	strh	r3, [r4, #12]
 800532e:	e7e3      	b.n	80052f8 <__smakebuf_r+0xc>
 8005330:	4b0d      	ldr	r3, [pc, #52]	; (8005368 <__smakebuf_r+0x7c>)
 8005332:	62b3      	str	r3, [r6, #40]	; 0x28
 8005334:	89a3      	ldrh	r3, [r4, #12]
 8005336:	6020      	str	r0, [r4, #0]
 8005338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800533c:	81a3      	strh	r3, [r4, #12]
 800533e:	9b00      	ldr	r3, [sp, #0]
 8005340:	6163      	str	r3, [r4, #20]
 8005342:	9b01      	ldr	r3, [sp, #4]
 8005344:	6120      	str	r0, [r4, #16]
 8005346:	b15b      	cbz	r3, 8005360 <__smakebuf_r+0x74>
 8005348:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800534c:	4630      	mov	r0, r6
 800534e:	f000 f8bb 	bl	80054c8 <_isatty_r>
 8005352:	b128      	cbz	r0, 8005360 <__smakebuf_r+0x74>
 8005354:	89a3      	ldrh	r3, [r4, #12]
 8005356:	f023 0303 	bic.w	r3, r3, #3
 800535a:	f043 0301 	orr.w	r3, r3, #1
 800535e:	81a3      	strh	r3, [r4, #12]
 8005360:	89a0      	ldrh	r0, [r4, #12]
 8005362:	4305      	orrs	r5, r0
 8005364:	81a5      	strh	r5, [r4, #12]
 8005366:	e7cd      	b.n	8005304 <__smakebuf_r+0x18>
 8005368:	08003f45 	.word	0x08003f45

0800536c <memcpy>:
 800536c:	440a      	add	r2, r1
 800536e:	4291      	cmp	r1, r2
 8005370:	f100 33ff 	add.w	r3, r0, #4294967295
 8005374:	d100      	bne.n	8005378 <memcpy+0xc>
 8005376:	4770      	bx	lr
 8005378:	b510      	push	{r4, lr}
 800537a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800537e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005382:	4291      	cmp	r1, r2
 8005384:	d1f9      	bne.n	800537a <memcpy+0xe>
 8005386:	bd10      	pop	{r4, pc}

08005388 <memmove>:
 8005388:	4288      	cmp	r0, r1
 800538a:	b510      	push	{r4, lr}
 800538c:	eb01 0402 	add.w	r4, r1, r2
 8005390:	d902      	bls.n	8005398 <memmove+0x10>
 8005392:	4284      	cmp	r4, r0
 8005394:	4623      	mov	r3, r4
 8005396:	d807      	bhi.n	80053a8 <memmove+0x20>
 8005398:	1e43      	subs	r3, r0, #1
 800539a:	42a1      	cmp	r1, r4
 800539c:	d008      	beq.n	80053b0 <memmove+0x28>
 800539e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80053a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80053a6:	e7f8      	b.n	800539a <memmove+0x12>
 80053a8:	4402      	add	r2, r0
 80053aa:	4601      	mov	r1, r0
 80053ac:	428a      	cmp	r2, r1
 80053ae:	d100      	bne.n	80053b2 <memmove+0x2a>
 80053b0:	bd10      	pop	{r4, pc}
 80053b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80053b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80053ba:	e7f7      	b.n	80053ac <memmove+0x24>

080053bc <_realloc_r>:
 80053bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053c0:	4680      	mov	r8, r0
 80053c2:	4614      	mov	r4, r2
 80053c4:	460e      	mov	r6, r1
 80053c6:	b921      	cbnz	r1, 80053d2 <_realloc_r+0x16>
 80053c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053cc:	4611      	mov	r1, r2
 80053ce:	f7fe bf2f 	b.w	8004230 <_malloc_r>
 80053d2:	b92a      	cbnz	r2, 80053e0 <_realloc_r+0x24>
 80053d4:	f7fe fec0 	bl	8004158 <_free_r>
 80053d8:	4625      	mov	r5, r4
 80053da:	4628      	mov	r0, r5
 80053dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053e0:	f000 f882 	bl	80054e8 <_malloc_usable_size_r>
 80053e4:	4284      	cmp	r4, r0
 80053e6:	4607      	mov	r7, r0
 80053e8:	d802      	bhi.n	80053f0 <_realloc_r+0x34>
 80053ea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80053ee:	d812      	bhi.n	8005416 <_realloc_r+0x5a>
 80053f0:	4621      	mov	r1, r4
 80053f2:	4640      	mov	r0, r8
 80053f4:	f7fe ff1c 	bl	8004230 <_malloc_r>
 80053f8:	4605      	mov	r5, r0
 80053fa:	2800      	cmp	r0, #0
 80053fc:	d0ed      	beq.n	80053da <_realloc_r+0x1e>
 80053fe:	42bc      	cmp	r4, r7
 8005400:	4622      	mov	r2, r4
 8005402:	4631      	mov	r1, r6
 8005404:	bf28      	it	cs
 8005406:	463a      	movcs	r2, r7
 8005408:	f7ff ffb0 	bl	800536c <memcpy>
 800540c:	4631      	mov	r1, r6
 800540e:	4640      	mov	r0, r8
 8005410:	f7fe fea2 	bl	8004158 <_free_r>
 8005414:	e7e1      	b.n	80053da <_realloc_r+0x1e>
 8005416:	4635      	mov	r5, r6
 8005418:	e7df      	b.n	80053da <_realloc_r+0x1e>

0800541a <_raise_r>:
 800541a:	291f      	cmp	r1, #31
 800541c:	b538      	push	{r3, r4, r5, lr}
 800541e:	4604      	mov	r4, r0
 8005420:	460d      	mov	r5, r1
 8005422:	d904      	bls.n	800542e <_raise_r+0x14>
 8005424:	2316      	movs	r3, #22
 8005426:	6003      	str	r3, [r0, #0]
 8005428:	f04f 30ff 	mov.w	r0, #4294967295
 800542c:	bd38      	pop	{r3, r4, r5, pc}
 800542e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8005430:	b112      	cbz	r2, 8005438 <_raise_r+0x1e>
 8005432:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005436:	b94b      	cbnz	r3, 800544c <_raise_r+0x32>
 8005438:	4620      	mov	r0, r4
 800543a:	f000 f831 	bl	80054a0 <_getpid_r>
 800543e:	462a      	mov	r2, r5
 8005440:	4601      	mov	r1, r0
 8005442:	4620      	mov	r0, r4
 8005444:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005448:	f000 b818 	b.w	800547c <_kill_r>
 800544c:	2b01      	cmp	r3, #1
 800544e:	d00a      	beq.n	8005466 <_raise_r+0x4c>
 8005450:	1c59      	adds	r1, r3, #1
 8005452:	d103      	bne.n	800545c <_raise_r+0x42>
 8005454:	2316      	movs	r3, #22
 8005456:	6003      	str	r3, [r0, #0]
 8005458:	2001      	movs	r0, #1
 800545a:	e7e7      	b.n	800542c <_raise_r+0x12>
 800545c:	2400      	movs	r4, #0
 800545e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005462:	4628      	mov	r0, r5
 8005464:	4798      	blx	r3
 8005466:	2000      	movs	r0, #0
 8005468:	e7e0      	b.n	800542c <_raise_r+0x12>
	...

0800546c <raise>:
 800546c:	4b02      	ldr	r3, [pc, #8]	; (8005478 <raise+0xc>)
 800546e:	4601      	mov	r1, r0
 8005470:	6818      	ldr	r0, [r3, #0]
 8005472:	f7ff bfd2 	b.w	800541a <_raise_r>
 8005476:	bf00      	nop
 8005478:	20000030 	.word	0x20000030

0800547c <_kill_r>:
 800547c:	b538      	push	{r3, r4, r5, lr}
 800547e:	4d07      	ldr	r5, [pc, #28]	; (800549c <_kill_r+0x20>)
 8005480:	2300      	movs	r3, #0
 8005482:	4604      	mov	r4, r0
 8005484:	4608      	mov	r0, r1
 8005486:	4611      	mov	r1, r2
 8005488:	602b      	str	r3, [r5, #0]
 800548a:	f000 f835 	bl	80054f8 <_kill>
 800548e:	1c43      	adds	r3, r0, #1
 8005490:	d102      	bne.n	8005498 <_kill_r+0x1c>
 8005492:	682b      	ldr	r3, [r5, #0]
 8005494:	b103      	cbz	r3, 8005498 <_kill_r+0x1c>
 8005496:	6023      	str	r3, [r4, #0]
 8005498:	bd38      	pop	{r3, r4, r5, pc}
 800549a:	bf00      	nop
 800549c:	20000288 	.word	0x20000288

080054a0 <_getpid_r>:
 80054a0:	f7fe bcd4 	b.w	8003e4c <_getpid>

080054a4 <_fstat_r>:
 80054a4:	b538      	push	{r3, r4, r5, lr}
 80054a6:	4d07      	ldr	r5, [pc, #28]	; (80054c4 <_fstat_r+0x20>)
 80054a8:	2300      	movs	r3, #0
 80054aa:	4604      	mov	r4, r0
 80054ac:	4608      	mov	r0, r1
 80054ae:	4611      	mov	r1, r2
 80054b0:	602b      	str	r3, [r5, #0]
 80054b2:	f7fe fcee 	bl	8003e92 <_fstat>
 80054b6:	1c43      	adds	r3, r0, #1
 80054b8:	d102      	bne.n	80054c0 <_fstat_r+0x1c>
 80054ba:	682b      	ldr	r3, [r5, #0]
 80054bc:	b103      	cbz	r3, 80054c0 <_fstat_r+0x1c>
 80054be:	6023      	str	r3, [r4, #0]
 80054c0:	bd38      	pop	{r3, r4, r5, pc}
 80054c2:	bf00      	nop
 80054c4:	20000288 	.word	0x20000288

080054c8 <_isatty_r>:
 80054c8:	b538      	push	{r3, r4, r5, lr}
 80054ca:	4d06      	ldr	r5, [pc, #24]	; (80054e4 <_isatty_r+0x1c>)
 80054cc:	2300      	movs	r3, #0
 80054ce:	4604      	mov	r4, r0
 80054d0:	4608      	mov	r0, r1
 80054d2:	602b      	str	r3, [r5, #0]
 80054d4:	f7fe fceb 	bl	8003eae <_isatty>
 80054d8:	1c43      	adds	r3, r0, #1
 80054da:	d102      	bne.n	80054e2 <_isatty_r+0x1a>
 80054dc:	682b      	ldr	r3, [r5, #0]
 80054de:	b103      	cbz	r3, 80054e2 <_isatty_r+0x1a>
 80054e0:	6023      	str	r3, [r4, #0]
 80054e2:	bd38      	pop	{r3, r4, r5, pc}
 80054e4:	20000288 	.word	0x20000288

080054e8 <_malloc_usable_size_r>:
 80054e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054ec:	1f18      	subs	r0, r3, #4
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	bfbc      	itt	lt
 80054f2:	580b      	ldrlt	r3, [r1, r0]
 80054f4:	18c0      	addlt	r0, r0, r3
 80054f6:	4770      	bx	lr

080054f8 <_kill>:
 80054f8:	4b02      	ldr	r3, [pc, #8]	; (8005504 <_kill+0xc>)
 80054fa:	2258      	movs	r2, #88	; 0x58
 80054fc:	601a      	str	r2, [r3, #0]
 80054fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005502:	4770      	bx	lr
 8005504:	20000288 	.word	0x20000288

08005508 <_exit>:
 8005508:	e7fe      	b.n	8005508 <_exit>
	...

0800550c <_init>:
 800550c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800550e:	bf00      	nop
 8005510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005512:	bc08      	pop	{r3}
 8005514:	469e      	mov	lr, r3
 8005516:	4770      	bx	lr

08005518 <_fini>:
 8005518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800551a:	bf00      	nop
 800551c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800551e:	bc08      	pop	{r3}
 8005520:	469e      	mov	lr, r3
 8005522:	4770      	bx	lr
