# Reading C:/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:52 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 02:28:52 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:52 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 02:28:52 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:52 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 02:28:52 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:52 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 02:28:52 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:52 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 02:28:52 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:52 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 02:28:52 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:52 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 02:28:52 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:52 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 02:28:52 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:52 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 02:28:52 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:52 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 02:28:52 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:52 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 02:28:53 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:53 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 02:28:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:53 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 02:28:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:53 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 02:28:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:53 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:28:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:53 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 02:28:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:53 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 02:28:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:53 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 02:28:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:53 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 02:28:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:53 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 02:28:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:53 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 02:28:54 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:54 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 02:28:54 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:54 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 02:28:54 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:54 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 02:28:54 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:54 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 02:28:54 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 02:28:54 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# ** Warning: (vsim-3017) ./top.sv(108): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /top_testbench/dut/single_control_unit File: ./single_control_unit.sv
# ** Warning: (vsim-3722) ./top.sv(108): [TFMPC] - Missing connection for port 'control_e_adder'.
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/load_or_store'.
# Executing ONERROR command at macro ./top_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/overflow'.
# Executing ONERROR command at macro ./top_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/negative'.
# Executing ONERROR command at macro ./top_wave.do line 65
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(237)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 237
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:40 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 02:32:40 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:40 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 02:32:40 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:40 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 02:32:40 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:40 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 02:32:40 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:41 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 02:32:41 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:41 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 02:32:41 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:41 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 02:32:41 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:41 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 02:32:41 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:41 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 02:32:41 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:41 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 02:32:41 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:41 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 02:32:41 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:41 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 02:32:41 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:41 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 02:32:41 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:41 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 02:32:41 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:41 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:32:42 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:42 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 02:32:42 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:42 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 02:32:42 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:42 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 02:32:42 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:42 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 02:32:42 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:42 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 02:32:42 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:42 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 02:32:42 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:42 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 02:32:42 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:42 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 02:32:42 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:42 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 02:32:42 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:32:42 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 02:32:42 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:32:45 on Mar 02,2023, Elapsed time: 0:03:51
# Errors: 9, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 02:32:45 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# ** Warning: (vsim-3017) ./top.sv(108): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /top_testbench/dut/single_control_unit File: ./single_control_unit.sv
# ** Warning: (vsim-3722) ./top.sv(108): [TFMPC] - Missing connection for port 'control_e_adder'.
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/load_or_store'.
# Executing ONERROR command at macro ./top_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/overflow'.
# Executing ONERROR command at macro ./top_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/negative'.
# Executing ONERROR command at macro ./top_wave.do line 65
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(237)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 237
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:14 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 02:36:14 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:14 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 02:36:14 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:14 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 02:36:15 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:15 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 02:36:15 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:15 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 02:36:15 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:15 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 02:36:15 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:15 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 02:36:15 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:15 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 02:36:15 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:15 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 02:36:15 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:15 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 02:36:15 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:15 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 02:36:15 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:15 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 02:36:15 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:15 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 02:36:15 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:15 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 02:36:15 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:15 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:36:16 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:16 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 02:36:16 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:16 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 02:36:16 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:16 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 02:36:16 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:16 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 02:36:16 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:16 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 02:36:16 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:16 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 02:36:16 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:16 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 02:36:16 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:16 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 02:36:16 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:16 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 02:36:16 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:36:17 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 02:36:17 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:36:20 on Mar 02,2023, Elapsed time: 0:03:35
# Errors: 9, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 02:36:20 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# ** Warning: (vsim-3017) ./top.sv(108): [TFMPC] - Too few port connections. Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /top_testbench/dut/single_control_unit File: ./single_control_unit.sv
# ** Warning: (vsim-3722) ./top.sv(108): [TFMPC] - Missing connection for port 'control_e_adder'.
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/load_or_store'.
# Executing ONERROR command at macro ./top_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/overflow'.
# Executing ONERROR command at macro ./top_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/negative'.
# Executing ONERROR command at macro ./top_wave.do line 65
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(237)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 237
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:45 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 02:42:45 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:45 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 02:42:46 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:46 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 02:42:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:46 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 02:42:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:46 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 02:42:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:46 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 02:42:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:46 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 02:42:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:46 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 02:42:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:46 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 02:42:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:46 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 02:42:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:46 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 02:42:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:46 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 02:42:47 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:47 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 02:42:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:47 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 02:42:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:47 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:42:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:47 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 02:42:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:47 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 02:42:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:47 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 02:42:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:47 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 02:42:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:47 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 02:42:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:47 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 02:42:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:47 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 02:42:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:47 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 02:42:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:47 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 02:42:48 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:42:48 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 02:42:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:42:55 on Mar 02,2023, Elapsed time: 0:06:35
# Errors: 10, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 02:42:55 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/load_or_store'.
# Executing ONERROR command at macro ./top_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/overflow'.
# Executing ONERROR command at macro ./top_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/negative'.
# Executing ONERROR command at macro ./top_wave.do line 65
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:21 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 02:47:21 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:21 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 02:47:21 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:22 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 02:47:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:22 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 02:47:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:22 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 02:47:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:22 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 02:47:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:22 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 02:47:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:22 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 02:47:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:22 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 02:47:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:22 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 02:47:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:22 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 02:47:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:22 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 02:47:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:22 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 02:47:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:22 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 02:47:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:23 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:47:23 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:23 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 02:47:23 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:23 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 02:47:23 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:23 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 02:47:23 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:23 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 02:47:23 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:23 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 02:47:23 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:23 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 02:47:23 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:23 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 02:47:23 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:23 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 02:47:23 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:23 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 02:47:23 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:47:23 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 02:47:23 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:47:26 on Mar 02,2023, Elapsed time: 0:04:31
# Errors: 9, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 02:47:26 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/load_or_store'.
# Executing ONERROR command at macro ./top_wave.do line 33
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/overflow'.
# Executing ONERROR command at macro ./top_wave.do line 64
# ** Error: (vish-4014) No objects found matching '/top_testbench/dut/negative'.
# Executing ONERROR command at macro ./top_wave.do line 65
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
add wave -position 77  sim:/top_testbench/dut/execute_adder_mux/pc_e
add wave -position 78  sim:/top_testbench/dut/execute_adder_mux/rd_data1_e
add wave -position 79  sim:/top_testbench/dut/execute_adder_mux/control_e_adder
add wave -position 80  sim:/top_testbench/dut/execute_adder_mux/src_to_adder
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/stlp/Documents/CSE 469/Lab2/Lab 2.srcs/sources_1/new/top_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:46 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 02:53:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:46 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 02:53:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:46 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 02:53:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:46 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 02:53:47 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:47 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 02:53:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:47 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 02:53:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:47 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 02:53:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:47 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 02:53:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:47 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 02:53:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:47 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 02:53:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:47 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 02:53:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:47 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 02:53:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:47 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 02:53:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:47 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 02:53:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:47 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:53:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:48 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 02:53:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:48 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 02:53:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:48 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 02:53:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:48 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 02:53:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:48 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 02:53:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:48 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 02:53:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:48 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 02:53:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:48 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 02:53:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:48 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 02:53:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:53:48 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 02:53:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:53:51 on Mar 02,2023, Elapsed time: 0:06:25
# Errors: 9, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 02:53:51 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:48 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 02:58:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:48 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 02:58:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:48 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 02:58:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:48 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 02:58:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:48 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 02:58:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:48 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 02:58:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:48 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 02:58:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:49 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 02:58:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:49 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 02:58:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:49 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 02:58:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:49 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 02:58:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:49 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 02:58:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:49 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 02:58:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:49 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 02:58:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:49 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 02:58:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:49 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 02:58:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:49 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 02:58:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:49 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 02:58:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:49 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 02:58:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:49 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 02:58:50 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:50 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 02:58:50 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:50 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 02:58:50 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:50 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 02:58:50 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:50 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 02:58:50 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:50 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 02:58:50 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:58:54 on Mar 02,2023, Elapsed time: 0:05:03
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 02:58:54 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:08 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 03:02:09 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:09 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 03:02:09 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:09 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 03:02:09 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:09 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 03:02:09 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:09 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 03:02:09 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:09 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 03:02:09 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:09 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 03:02:09 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:09 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 03:02:09 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:09 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 03:02:09 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:09 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 03:02:09 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:09 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 03:02:10 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:10 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 03:02:10 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:10 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 03:02:10 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:10 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 03:02:10 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:10 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:02:10 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:10 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 03:02:10 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:10 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 03:02:10 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:10 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 03:02:10 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:10 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 03:02:10 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:10 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 03:02:10 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:10 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 03:02:11 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:11 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 03:02:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:11 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 03:02:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:11 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 03:02:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:11 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 03:02:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:02:14 on Mar 02,2023, Elapsed time: 0:03:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 03:02:14 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:45 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 03:02:45 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:45 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 03:02:45 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:45 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 03:02:45 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:45 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 03:02:45 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:45 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 03:02:45 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:45 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 03:02:45 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:45 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 03:02:45 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:45 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 03:02:45 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:45 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 03:02:45 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:45 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 03:02:45 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:46 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 03:02:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:46 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 03:02:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:46 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 03:02:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:46 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 03:02:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:46 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:02:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:46 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 03:02:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:46 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 03:02:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:46 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 03:02:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:46 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 03:02:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:46 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 03:02:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:46 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 03:02:46 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:46 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 03:02:47 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:47 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 03:02:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:47 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 03:02:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:02:47 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 03:02:47 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:02:49 on Mar 02,2023, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 03:02:49 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:10 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 03:03:10 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:10 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 03:03:10 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:10 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 03:03:10 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:10 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 03:03:10 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:10 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 03:03:11 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 03:03:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 03:03:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 03:03:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 03:03:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 03:03:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 03:03:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 03:03:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 03:03:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 03:03:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:03:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:11 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 03:03:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 03:03:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 03:03:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 03:03:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 03:03:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 03:03:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 03:03:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 03:03:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 03:03:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:03:12 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 03:03:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:03:15 on Mar 02,2023, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 03:03:15 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:43 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 03:07:43 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:43 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 03:07:43 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:43 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 03:07:43 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:43 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 03:07:43 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:43 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 03:07:43 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:43 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 03:07:43 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:43 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 03:07:43 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:43 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 03:07:43 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:43 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 03:07:43 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:43 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 03:07:43 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:43 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 03:07:43 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:43 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 03:07:44 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:44 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 03:07:44 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:44 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 03:07:44 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:44 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:07:44 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:44 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 03:07:44 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:44 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 03:07:44 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:44 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 03:07:44 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:44 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 03:07:44 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:44 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 03:07:44 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:44 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 03:07:44 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:44 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 03:07:44 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:44 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 03:07:45 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:45 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 03:07:45 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:07:45 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 03:07:45 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:07:47 on Mar 02,2023, Elapsed time: 0:04:32
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 03:07:47 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:20 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 03:08:20 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:20 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 03:08:20 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:20 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 03:08:20 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:20 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 03:08:20 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:20 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 03:08:20 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:20 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 03:08:20 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:20 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 03:08:20 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:20 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 03:08:20 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:20 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 03:08:21 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:21 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 03:08:21 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:21 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 03:08:21 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:21 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 03:08:21 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:21 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 03:08:21 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:21 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 03:08:21 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:21 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:08:21 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:21 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 03:08:21 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:21 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 03:08:21 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:21 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 03:08:21 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:21 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 03:08:21 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:21 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 03:08:21 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:21 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 03:08:22 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:22 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 03:08:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:22 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 03:08:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:22 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 03:08:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:08:22 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 03:08:22 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:08:24 on Mar 02,2023, Elapsed time: 0:00:37
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 03:08:25 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:11 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 03:10:11 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:12 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 03:10:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:12 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 03:10:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:12 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 03:10:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:12 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 03:10:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:12 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 03:10:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:12 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 03:10:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:12 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 03:10:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:12 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 03:10:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:12 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 03:10:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:12 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 03:10:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:12 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 03:10:12 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:13 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 03:10:13 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:13 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 03:10:13 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:13 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:10:13 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:13 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 03:10:13 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:13 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 03:10:13 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:13 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 03:10:13 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:13 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 03:10:13 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:13 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 03:10:13 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:13 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 03:10:13 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:13 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 03:10:13 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:13 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 03:10:14 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:14 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 03:10:14 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:14 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 03:10:14 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:10:16 on Mar 02,2023, Elapsed time: 0:01:51
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 03:10:16 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 03:10:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 03:10:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 03:10:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 03:10:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 03:10:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 03:10:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 03:10:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 03:10:53 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:53 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 03:10:54 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:54 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 03:10:54 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:54 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 03:10:54 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:54 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 03:10:54 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:54 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 03:10:54 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:54 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 03:10:54 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:54 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 03:10:54 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:54 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 03:10:54 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:54 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 03:10:54 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:54 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 03:10:54 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:54 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 03:10:54 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:55 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 03:10:55 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:55 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 03:10:55 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:55 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 03:10:55 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:55 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 03:10:55 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:55 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 03:10:55 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:10:55 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 03:10:55 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:10:58 on Mar 02,2023, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 03:10:58 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:57 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 14:54:57 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:57 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 14:54:57 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:57 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 14:54:57 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:57 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 14:54:57 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:57 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 14:54:57 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:57 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 14:54:57 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:57 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:54:57 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:57 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 14:54:57 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:57 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 14:54:58 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:58 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 14:54:58 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:58 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 14:54:58 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:58 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 14:54:58 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:58 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 14:54:58 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:58 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 14:54:58 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:58 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:54:58 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:58 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 14:54:58 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:58 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 14:54:58 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:58 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 14:54:58 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:59 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 14:54:59 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:59 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 14:54:59 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:59 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 14:54:59 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:59 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 14:54:59 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:59 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 14:54:59 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:59 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 14:54:59 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:59 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 14:54:59 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:55:01 on Mar 02,2023, Elapsed time: 11:44:03
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 14:55:01 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:48 on Mar 02,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 14:55:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:48 on Mar 02,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 14:55:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:48 on Mar 02,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 14:55:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:48 on Mar 02,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 14:55:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:48 on Mar 02,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 14:55:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:48 on Mar 02,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 14:55:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:48 on Mar 02,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:55:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:48 on Mar 02,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 14:55:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:48 on Mar 02,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 14:55:48 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:48 on Mar 02,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 14:55:49 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:49 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 14:55:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:49 on Mar 02,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 14:55:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:49 on Mar 02,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 14:55:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:49 on Mar 02,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 14:55:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:49 on Mar 02,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 14:55:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:49 on Mar 02,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 14:55:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:49 on Mar 02,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 14:55:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:49 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 14:55:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:49 on Mar 02,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 14:55:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:49 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 14:55:49 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:49 on Mar 02,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 14:55:50 on Mar 02,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:50 on Mar 02,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 14:55:50 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:50 on Mar 02,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 14:55:50 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:50 on Mar 02,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 14:55:50 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:55:50 on Mar 02,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 14:55:50 on Mar 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:55:52 on Mar 02,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 14:55:52 on Mar 02,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:25 on Mar 03,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:07:25 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:26 on Mar 03,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 18:07:26 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:26 on Mar 03,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 18:07:26 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:26 on Mar 03,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 18:07:27 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:27 on Mar 03,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 18:07:27 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:27 on Mar 03,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 18:07:27 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:28 on Mar 03,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:07:28 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:28 on Mar 03,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 18:07:28 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:28 on Mar 03,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 18:07:29 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:29 on Mar 03,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 18:07:29 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:29 on Mar 03,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 18:07:29 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:30 on Mar 03,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 18:07:30 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:30 on Mar 03,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 18:07:30 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:30 on Mar 03,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 18:07:31 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:31 on Mar 03,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:07:31 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:31 on Mar 03,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 18:07:32 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:32 on Mar 03,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 18:07:32 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:32 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 18:07:33 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:33 on Mar 03,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 18:07:33 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:34 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 18:07:34 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:34 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 18:07:35 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:35 on Mar 03,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 18:07:35 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:35 on Mar 03,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 18:07:36 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:36 on Mar 03,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 18:07:37 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:37 on Mar 03,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 18:07:37 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:07:54 on Mar 03,2023, Elapsed time: 27:12:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 18:07:57 on Mar 03,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:46 on Mar 03,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:08:46 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:46 on Mar 03,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 18:08:46 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:46 on Mar 03,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 18:08:47 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:47 on Mar 03,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 18:08:47 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:47 on Mar 03,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 18:08:47 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:47 on Mar 03,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 18:08:47 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:48 on Mar 03,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:08:48 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:48 on Mar 03,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 18:08:48 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:48 on Mar 03,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 18:08:48 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:48 on Mar 03,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 18:08:49 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:49 on Mar 03,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 18:08:49 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:49 on Mar 03,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 18:08:49 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:50 on Mar 03,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 18:08:50 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:50 on Mar 03,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 18:08:50 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:50 on Mar 03,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:08:51 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:51 on Mar 03,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 18:08:51 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:51 on Mar 03,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 18:08:51 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:51 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 18:08:52 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:52 on Mar 03,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 18:08:52 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:52 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 18:08:52 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:52 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 18:08:52 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:53 on Mar 03,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 18:08:53 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:53 on Mar 03,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 18:08:53 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:53 on Mar 03,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 18:08:54 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:54 on Mar 03,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 18:08:54 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:09:00 on Mar 03,2023, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 18:09:00 on Mar 03,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:16 on Mar 03,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:10:17 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:17 on Mar 03,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 18:10:17 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:17 on Mar 03,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 18:10:17 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:17 on Mar 03,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 18:10:17 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:17 on Mar 03,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 18:10:17 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:17 on Mar 03,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 18:10:17 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:17 on Mar 03,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:10:18 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:18 on Mar 03,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 18:10:18 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:18 on Mar 03,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 18:10:18 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:18 on Mar 03,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 18:10:18 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:18 on Mar 03,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 18:10:18 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:18 on Mar 03,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 18:10:18 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:18 on Mar 03,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 18:10:18 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:18 on Mar 03,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 18:10:18 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:18 on Mar 03,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:10:19 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:19 on Mar 03,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 18:10:19 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:19 on Mar 03,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 18:10:19 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:19 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 18:10:19 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:19 on Mar 03,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 18:10:19 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:19 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 18:10:19 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:19 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 18:10:19 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:19 on Mar 03,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 18:10:20 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:20 on Mar 03,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 18:10:20 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:20 on Mar 03,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 18:10:20 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:20 on Mar 03,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 18:10:20 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:10:23 on Mar 03,2023, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 18:10:23 on Mar 03,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:38 on Mar 03,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 18:11:38 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:38 on Mar 03,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 18:11:38 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:38 on Mar 03,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 18:11:38 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:38 on Mar 03,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 18:11:39 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:39 on Mar 03,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 18:11:39 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:39 on Mar 03,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 18:11:39 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:39 on Mar 03,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:11:39 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:39 on Mar 03,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 18:11:39 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:39 on Mar 03,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 18:11:39 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:39 on Mar 03,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 18:11:39 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:39 on Mar 03,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 18:11:40 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:40 on Mar 03,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 18:11:40 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:40 on Mar 03,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 18:11:40 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:40 on Mar 03,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 18:11:40 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:40 on Mar 03,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:11:40 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:40 on Mar 03,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 18:11:40 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:40 on Mar 03,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 18:11:40 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:40 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 18:11:40 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:40 on Mar 03,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 18:11:41 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:41 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 18:11:41 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:41 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 18:11:41 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:41 on Mar 03,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 18:11:41 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:41 on Mar 03,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 18:11:41 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:41 on Mar 03,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 18:11:41 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:41 on Mar 03,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 18:11:41 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:11:44 on Mar 03,2023, Elapsed time: 0:01:21
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 18:11:44 on Mar 03,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:23 on Mar 03,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 18:12:23 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:23 on Mar 03,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 18:12:23 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:23 on Mar 03,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 18:12:23 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:24 on Mar 03,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 18:12:24 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:24 on Mar 03,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 18:12:24 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:24 on Mar 03,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 18:12:24 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:24 on Mar 03,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:12:24 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:24 on Mar 03,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 18:12:24 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:24 on Mar 03,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 18:12:24 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:24 on Mar 03,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 18:12:24 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:25 on Mar 03,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 18:12:25 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:25 on Mar 03,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 18:12:25 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:25 on Mar 03,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 18:12:25 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:25 on Mar 03,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 18:12:25 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:25 on Mar 03,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:12:25 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:25 on Mar 03,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 18:12:25 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:25 on Mar 03,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 18:12:25 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:25 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 18:12:26 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:26 on Mar 03,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 18:12:26 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:26 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 18:12:26 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:26 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 18:12:26 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:26 on Mar 03,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 18:12:26 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:26 on Mar 03,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 18:12:26 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:26 on Mar 03,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 18:12:26 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:12:26 on Mar 03,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 18:12:27 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:12:30 on Mar 03,2023, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 18:12:30 on Mar 03,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:08 on Mar 03,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 18:13:08 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:08 on Mar 03,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 18:13:08 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:08 on Mar 03,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 18:13:08 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:08 on Mar 03,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 18:13:08 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:08 on Mar 03,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 18:13:09 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:09 on Mar 03,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 18:13:09 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:09 on Mar 03,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:13:09 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:09 on Mar 03,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 18:13:09 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:09 on Mar 03,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 18:13:09 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:09 on Mar 03,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 18:13:09 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:09 on Mar 03,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 18:13:10 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:10 on Mar 03,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 18:13:10 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:10 on Mar 03,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 18:13:10 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:10 on Mar 03,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 18:13:10 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:10 on Mar 03,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:13:10 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:10 on Mar 03,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 18:13:10 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:10 on Mar 03,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 18:13:10 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:10 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 18:13:11 on Mar 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:11 on Mar 03,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 18:13:11 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:11 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 18:13:11 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:11 on Mar 03,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 18:13:11 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:11 on Mar 03,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 18:13:11 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:11 on Mar 03,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 18:13:11 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:11 on Mar 03,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 18:13:11 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:11 on Mar 03,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 18:13:11 on Mar 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:13:14 on Mar 03,2023, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 18:13:15 on Mar 03,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:16 on Mar 06,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 01:16:16 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:16 on Mar 06,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 01:16:16 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:16 on Mar 06,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 01:16:16 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:16 on Mar 06,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 01:16:16 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:16 on Mar 06,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 01:16:16 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:16 on Mar 06,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 01:16:16 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:16 on Mar 06,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 01:16:16 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:16 on Mar 06,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 01:16:16 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:16 on Mar 06,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 01:16:16 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:16 on Mar 06,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 01:16:17 on Mar 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:17 on Mar 06,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 01:16:17 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:17 on Mar 06,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 01:16:17 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:17 on Mar 06,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 01:16:17 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:17 on Mar 06,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 01:16:17 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:17 on Mar 06,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:16:17 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:17 on Mar 06,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 01:16:17 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:17 on Mar 06,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 01:16:17 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:17 on Mar 06,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 01:16:17 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:17 on Mar 06,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 01:16:17 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:17 on Mar 06,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 01:16:17 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:17 on Mar 06,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 01:16:17 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:17 on Mar 06,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 01:16:17 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:17 on Mar 06,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 01:16:17 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:17 on Mar 06,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 01:16:18 on Mar 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:18 on Mar 06,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 01:16:18 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:16:23 on Mar 06,2023, Elapsed time: 55:03:08
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 01:16:23 on Mar 06,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:47 on Mar 06,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 01:16:47 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:47 on Mar 06,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 01:16:47 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:47 on Mar 06,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 01:16:47 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:47 on Mar 06,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 01:16:47 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:47 on Mar 06,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 01:16:47 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:47 on Mar 06,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 01:16:47 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:47 on Mar 06,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 01:16:47 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:47 on Mar 06,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 01:16:47 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:47 on Mar 06,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 01:16:47 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:47 on Mar 06,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 01:16:48 on Mar 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:48 on Mar 06,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 01:16:48 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:48 on Mar 06,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 01:16:48 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:48 on Mar 06,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 01:16:48 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:48 on Mar 06,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 01:16:48 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:48 on Mar 06,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:16:48 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:48 on Mar 06,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 01:16:48 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:48 on Mar 06,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 01:16:48 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:48 on Mar 06,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 01:16:48 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:48 on Mar 06,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 01:16:48 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:48 on Mar 06,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 01:16:48 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:48 on Mar 06,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 01:16:48 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:48 on Mar 06,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 01:16:48 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:48 on Mar 06,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 01:16:48 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:48 on Mar 06,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 01:16:49 on Mar 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:16:49 on Mar 06,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 01:16:49 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:16:50 on Mar 06,2023, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 01:16:50 on Mar 06,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:59 on Mar 06,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 01:17:59 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:59 on Mar 06,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 01:17:59 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:59 on Mar 06,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 01:17:59 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:59 on Mar 06,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 01:17:59 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:59 on Mar 06,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 01:17:59 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:17:59 on Mar 06,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 01:18:00 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:00 on Mar 06,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 01:18:01 on Mar 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:01 on Mar 06,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 01:18:01 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:01 on Mar 06,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 01:18:01 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:01 on Mar 06,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 01:18:01 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:18:01 on Mar 06,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 01:18:01 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:18:02 on Mar 06,2023, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 01:18:02 on Mar 06,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:13 on Mar 06,2023
# vlog -reportprogress 300 ./top.sv 
# -- Compiling module top
# -- Compiling module top_testbench
# 
# Top level modules:
# 	top_testbench
# End time: 15:27:13 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:13 on Mar 06,2023
# vlog -reportprogress 300 ./pc_mux.sv 
# -- Compiling module pc_mux
# 
# Top level modules:
# 	pc_mux
# End time: 15:27:13 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:13 on Mar 06,2023
# vlog -reportprogress 300 ./pc_reg.sv 
# -- Compiling module pc_reg
# 
# Top level modules:
# 	pc_reg
# End time: 15:27:13 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:13 on Mar 06,2023
# vlog -reportprogress 300 ./instr_mem.sv 
# -- Compiling module instr_mem
# 
# Top level modules:
# 	instr_mem
# End time: 15:27:13 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:13 on Mar 06,2023
# vlog -reportprogress 300 ./pc_plus4_adder.sv 
# -- Compiling module pc_plus4_adder
# 
# Top level modules:
# 	pc_plus4_adder
# End time: 15:27:13 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:13 on Mar 06,2023
# vlog -reportprogress 300 ./fetch_register.sv 
# -- Compiling module fetch_register
# 
# Top level modules:
# 	fetch_register
# End time: 15:27:13 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:13 on Mar 06,2023
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 15:27:14 on Mar 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:14 on Mar 06,2023
# vlog -reportprogress 300 ./imm_extend.sv 
# -- Compiling module imm_extend
# 
# Top level modules:
# 	imm_extend
# End time: 15:27:14 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:14 on Mar 06,2023
# vlog -reportprogress 300 ./decode_register.sv 
# -- Compiling module decode_register
# 
# Top level modules:
# 	decode_register
# End time: 15:27:14 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:14 on Mar 06,2023
# vlog -reportprogress 300 ./execute_branch_decoder.sv 
# -- Compiling module execute_branch_decoder
# 
# Top level modules:
# 	execute_branch_decoder
# End time: 15:27:14 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:14 on Mar 06,2023
# vlog -reportprogress 300 ./forward_srcA_mux.sv 
# -- Compiling module forward_srcA_mux
# 
# Top level modules:
# 	forward_srcA_mux
# End time: 15:27:14 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:14 on Mar 06,2023
# vlog -reportprogress 300 ./forward_srcB_mux.sv 
# -- Compiling module forward_srcB_mux
# 
# Top level modules:
# 	forward_srcB_mux
# End time: 15:27:14 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:14 on Mar 06,2023
# vlog -reportprogress 300 ./alusrcB_mux.sv 
# -- Compiling module alusrcB_mux
# 
# Top level modules:
# 	alusrcB_mux
# End time: 15:27:14 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:14 on Mar 06,2023
# vlog -reportprogress 300 ./pc_target_adder.sv 
# -- Compiling module pc_target_adder
# 
# Top level modules:
# 	pc_target_adder
# End time: 15:27:14 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:14 on Mar 06,2023
# vlog -reportprogress 300 ./ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:27:14 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:14 on Mar 06,2023
# vlog -reportprogress 300 ./execute_register.sv 
# -- Compiling module execute_register
# 
# Top level modules:
# 	execute_register
# End time: 15:27:14 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:14 on Mar 06,2023
# vlog -reportprogress 300 ./data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 15:27:15 on Mar 06,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:15 on Mar 06,2023
# vlog -reportprogress 300 ./single_control_unit.sv 
# -- Compiling module single_control_unit
# 
# Top level modules:
# 	single_control_unit
# End time: 15:27:15 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:15 on Mar 06,2023
# vlog -reportprogress 300 ./control_fsm.sv 
# -- Compiling module control_fsm
# 
# Top level modules:
# 	control_fsm
# End time: 15:27:15 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:15 on Mar 06,2023
# vlog -reportprogress 300 ./single_control_alu_decoder.sv 
# -- Compiling module single_control_alu_decoder
# 
# Top level modules:
# 	single_control_alu_decoder
# End time: 15:27:15 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:15 on Mar 06,2023
# vlog -reportprogress 300 ./single_control_instr_decoder.sv 
# -- Compiling module single_control_instr_decoder
# 
# Top level modules:
# 	single_control_instr_decoder
# End time: 15:27:15 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:15 on Mar 06,2023
# vlog -reportprogress 300 ./memory_register.sv 
# -- Compiling module memory_register
# 
# Top level modules:
# 	memory_register
# End time: 15:27:15 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:15 on Mar 06,2023
# vlog -reportprogress 300 ./writeback_mux.sv 
# -- Compiling module writeback_mux
# 
# Top level modules:
# 	writeback_mux
# End time: 15:27:15 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:15 on Mar 06,2023
# vlog -reportprogress 300 ./hazard_unit.sv 
# -- Compiling module hazard_unit
# 
# Top level modules:
# 	hazard_unit
# End time: 15:27:15 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:15 on Mar 06,2023
# vlog -reportprogress 300 ./execute_adder_mux.sv 
# -- Compiling module execute_adder_mux
# 
# Top level modules:
# 	execute_adder_mux
# End time: 15:27:15 on Mar 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:27:17 on Mar 06,2023, Elapsed time: 14:09:15
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work top_testbench 
# Start time: 15:27:17 on Mar 06,2023
# Loading sv_std.std
# Loading work.top_testbench
# Loading work.top
# Loading work.pc_mux
# Loading work.pc_reg
# Loading work.instr_mem
# Loading work.pc_plus4_adder
# Loading work.fetch_register
# Loading work.regfile
# Loading work.imm_extend
# Loading work.decode_register
# Loading work.single_control_unit
# Loading work.single_control_instr_decoder
# Loading work.single_control_alu_decoder
# Loading work.execute_branch_decoder
# Loading work.forward_srcA_mux
# Loading work.forward_srcB_mux
# Loading work.alusrcB_mux
# Loading work.execute_adder_mux
# Loading work.pc_target_adder
# Loading work.ALU
# Loading work.execute_register
# Loading work.data_mem
# Loading work.memory_register
# Loading work.writeback_mux
# Loading work.hazard_unit
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./top.sv(238)
#    Time: 108550 ns  Iteration: 1  Instance: /top_testbench
# Break in Module top_testbench at ./top.sv line 238
# End time: 15:28:05 on Mar 13,2023, Elapsed time: 167:00:48
# Errors: 0, Warnings: 0
