CTXSW_FREQ_MCLK_CFG_INDEX	,	F_87
upper_32_bits	,	F_80
radeon_clock_voltage_dependency_table	,	V_205
radeon_ps	,	V_30
SDC	,	F_53
voltage_index	,	V_164
dev	,	V_38
watermark_id	,	V_171
thermal	,	V_191
r600_set_ctxcgtt3d_rsdc	,	F_52
r600_dpm_post_set_power_state	,	F_102
r600_power_level_set_watermark_id	,	F_90
"uvd_sd "	,	L_20
SDC_MASK	,	V_126
ah	,	V_68
radeon_mode_info	,	V_220
al	,	V_69
CG_RT	,	V_96
ATOM_PPLIB_CLASSIFICATION_REST	,	V_11
pwm_min	,	V_247
size	,	V_208
STEP_0_SPLL_POST_DIV	,	F_66
r600_wait_for_power_level	,	F_97
THERMAL_TYPE_EVERGREEN	,	V_196
"thermal "	,	L_9
usVddci	,	V_280
bios	,	V_232
r600_set_mpll_reset_time	,	F_60
"none\n"	,	L_2
ATOM_PPLIB_CLASSIFICATION2_MVC	,	V_23
step_time	,	V_143
FLS	,	F_28
cac_leakage_table	,	V_306
RREG32	,	F_13
STEP_0_SPLL_POST_DIV_MASK	,	V_140
p_b	,	V_54
"c "	,	L_30
ppm_table	,	V_315
ulDGpuTDP	,	V_332
drm_crtc	,	V_40
usVddcDependencyOnSCLKOffset	,	V_261
CTXSW_FREQ_VIDS_CFG_INDEX_MASK	,	V_165
a	,	V_67
VID_CRTU_MASK	,	V_147
c	,	V_113
r600_wait_for_power_level_unequal	,	F_96
usVddcPhaseShedLimitsTableOffset	,	V_281
dep_table	,	V_224
r600_stop_dpm	,	F_100
h	,	V_61
i	,	V_52
r600_dpm_print_cap_info	,	F_3
k	,	V_66
FMS	,	F_29
MPLL_LOCK_TIME_MASK	,	V_131
"3d_low "	,	L_16
p	,	V_55
load_line_slope	,	V_301
s	,	V_125
t	,	V_60
u	,	V_56
v	,	V_217
dgpu_ulv_power	,	V_333
GENERAL_PWRMGT	,	V_80
r600_start_dpm	,	F_98
SPLL_BYPASS_EN	,	V_89
r600_set_bsp	,	F_24
ulTjmax	,	V_336
"r "	,	L_31
CG_FTV	,	V_110
CG_TPC	,	V_111
r600_select_td	,	F_34
ATOM_PPLIB_CLASSIFICATION_THERMAL	,	V_9
"b "	,	L_32
CG_LT	,	V_97
FIR_FORCE_TREND_SEL	,	V_105
CG_GICST_MASK	,	V_119
r600_set_fctu	,	F_46
ret	,	V_230
"balanced\n"	,	L_4
r600_set_sst	,	F_42
pwm_med	,	V_249
STEP_0_SPLL_FB_DIV_MASK	,	V_142
ATOM_PPLIB_Clock_Voltage_Limit_Table	,	T_6
count	,	V_219
MPLL_RESET_TIME	,	F_61
THERMAL_PROTECTION_DIS	,	V_82
r600_power_level_set_voltage_index	,	F_84
r600_enable_sclk_control	,	F_20
DRM_ERROR	,	F_105
CG_THERMAL_INT	,	V_186
usVoltage	,	V_218
MPLL_RESET_TIME_MASK	,	V_133
"acpi "	,	L_17
GPIOPAD_EN	,	V_160
usMclkLow	,	V_275
fh	,	V_62
r600_engine_clock_entry_enable_pulse_skipping	,	F_63
fl	,	V_63
SSTU	,	F_74
v_border	,	V_51
ENABLE_GEN2PCIE	,	V_84
hw_mode	,	V_47
divider	,	V_138
mem_clock_index	,	V_166
ATOM_PPLIB_EXTENDEDHEADER	,	T_9
le32_to_cpu	,	F_117
STEP_0_SPLL_REF_DIV	,	F_68
ATOM_PPLIB_Clock_Voltage_Dependency_Table	,	T_3
class	,	V_1
UTC_0	,	F_32
FC_TU_MASK	,	V_121
r600_td	,	V_102
vddci	,	V_279
atom_context	,	V_231
CURRENT_PROFILE_INDEX_SHIFT	,	V_178
dyn_state	,	V_262
THERMAL_TYPE_EXTERNAL_GPIO	,	V_204
usPPMTableOffset	,	V_313
r600_is_uvd_state	,	F_103
ulDGpuUlvPower	,	V_334
ENOMEM	,	V_213
CG_VDDC3D_OOR	,	V_127
r600_voltage_control_deactivate_static_control	,	F_82
"boot "	,	L_8
ATOM_PPLIB_CLASSIFICATION_FORCED	,	V_12
DIG_THERM_INTL_MASK	,	V_188
ulTDPLimit	,	V_289
STEP_0_SPLL_ENTRY_VALID	,	V_135
t_med	,	V_243
r600_get_pcie_gen_support	,	F_119
ATOM_PPLIB_CLASSIFICATION_3DPERFORMANCE	,	V_13
tmp	,	V_59
CG_SSTU	,	F_41
ppm_design	,	V_317
r600_set_at	,	F_27
ddev	,	V_39
clk	,	V_214
vddc_dependency_on_sclk	,	V_263
ulApuTDP	,	V_330
CG_SST_MASK	,	V_117
CTXSW_FREQ_SCLK_CFG_INDEX_MASK	,	V_169
index	,	V_98
pplib5	,	V_288
r600_power_level_set_mem_clock_index	,	F_86
ix	,	V_155
near_tdp_limit	,	V_290
r600_engine_clock_entry_set_reference_divider	,	F_67
ucTHyst	,	V_240
near_tdp_limit_adjusted	,	V_292
r600_set_vddc3d_oorsdc	,	F_57
pplib4	,	V_260
pplib3	,	V_236
ATOM_PPLIB_CLASSIFICATION_HD2STATE	,	V_18
ATOM_PPLIB_PPM_Table	,	T_10
vrv	,	V_109
CG_SSTU_MASK	,	V_116
ATOM_PPLIB_SINGLE_DISPLAY_ONLY	,	V_25
clk_v	,	V_269
"uvd_hd2 "	,	L_18
r600_set_sstu	,	F_40
TARGET_PROFILE_INDEX_SHIFT	,	V_180
usClockLow	,	V_215
PHC	,	F_51
pins	,	V_154
tdp_limit	,	V_287
"none"	,	L_7
crev	,	V_229
usVddc	,	V_278
vddci_dependency_on_mclk	,	V_265
TPU	,	F_37
u16	,	T_4
dpm	,	V_33
STEP_0_POST_DIV_EN	,	V_137
r600_set_fct	,	F_48
FC_T	,	F_49
FC_T_MASK	,	V_122
radeon_phase_shedding_limits_entry	,	V_284
MPLL_TIME	,	V_130
sq_ramping_threshold	,	V_297
radeon_clock_voltage_dependency_entry	,	V_210
STEP_0_SPLL_STEP_TIME	,	F_72
line_time_us	,	V_43
vblank_lines	,	V_44
requested_ps	,	V_35
CG_CTX_CGTT3D_R	,	V_123
DYN_PWR_ENTER_INDEX	,	F_95
u32	,	T_1
CTXSW_FREQ_GEN2PCIE_VOLT	,	V_175
t_max	,	V_254
STEP_0_SPLL_STEP_TIME_MASK	,	V_144
"3d_perf "	,	L_13
max_temp	,	V_183
usSize	,	V_311
current_ps	,	V_34
r600_set_thermal_temperature_range	,	F_104
usTableSize	,	V_234
radeon_crtc	,	V_42
VID_CRT	,	F_78
crtc_htotal	,	V_48
mclk	,	V_274
TPCC_MASK	,	V_114
ATOM_PPLIB_CLASSIFICATION_UI_BALANCED	,	V_6
WREG32_P	,	F_11
ulPlatformTDP	,	V_322
default_gen	,	V_340
ATOM_PPLIB_CLASSIFICATION_SDSTATE	,	V_20
CG_BSP	,	V_91
SSTU_MASK	,	V_146
boot_ps	,	V_36
r600_power_level	,	V_153
r600_enable_thermal_protection	,	F_16
entries	,	V_211
ulPlatformTDC	,	V_326
STEP_0_SPLL_STEP_ENABLE	,	V_136
sensor	,	V_193
sys_mask	,	V_338
list_for_each_entry	,	F_6
usCpuCoreNumber	,	V_320
"video "	,	L_27
leakage	,	V_307
r600_power_level_set_pcie_gen2	,	F_91
r600_power_level_set_enter_index	,	F_94
STATIC_PM_EN	,	V_83
R600_TD_DOWN	,	V_108
t_high	,	V_245
"uvd_hd "	,	L_19
THERMAL_TYPE_ADT7473_WITH_INTERNAL	,	V_200
r600_dynamicpm_enabled	,	F_19
asic_gen	,	V_339
r600_dpm_print_ps_status	,	F_4
CTXSW_FREQ_VIDS_CFG_INDEX	,	F_85
crtc_vblank_end	,	V_49
ulSmallACPlatformTDC	,	V_328
SCLK_PWRMGT_OFF	,	V_85
power_info	,	V_222
DIG_THERM_DPM_MASK	,	V_190
CG_SST	,	F_43
lock_time	,	V_129
CTXSW_FREQ_STATE_ENABLE	,	V_163
radeon_table	,	V_206
ulSmallACPlatformTDP	,	V_324
u64	,	T_2
ext_hdr	,	V_309
GRBM_PWR_CNTL	,	V_79
rps	,	V_31
max_clock_voltage_on_dc	,	V_270
ATOM_PPLIB_CLASSIFICATION_OVERDRIVETEMPLATE	,	V_14
CG_SSP	,	V_115
pm	,	V_32
GPIOPAD_MASK	,	V_159
usTHigh	,	V_246
SIZE_OF_ATOM_PPLIB_EXTENDEDHEADER_V5	,	V_312
ATOM_PPLIB_CLASSIFICATION_UI_NONE	,	V_4
i_c	,	V_58
cac_leakage	,	V_299
r600_engine_clock_entry_enable	,	F_62
pwm_high	,	V_251
THERMAL_TYPE_EMC2103_WITH_INTERNAL	,	V_201
VID_CRTU	,	F_76
tdp_od_limit	,	V_293
BSP	,	F_25
l_to_m	,	V_92
ulNearTDPLimit	,	V_291
usPWMMed	,	V_250
BSU	,	F_26
usTMax	,	V_256
radeon_ppm_table	,	V_316
ATOM_PPLIB_CLASSIFICATION_3DLOW	,	V_16
TPU_MASK	,	V_112
LOWER_GPIO_ENABLE	,	V_151
TARGET_AND_CURRENT_PROFILE_INDEX	,	V_176
CG_THERMAL_CTRL	,	V_189
usLoadLineSlope	,	V_302
GFP_KERNEL	,	V_212
t1	,	V_70
SCLK_FREQ_SETTING_STEP_0_PART1	,	V_139
radeon_int_thermal_type	,	V_192
SCLK_FREQ_SETTING_STEP_0_PART2	,	V_134
power_control	,	V_295
ulCACLeakage	,	V_300
r600_dpm_get_vblank_time	,	F_5
rt	,	V_148
r600_voltage_control_program_voltages	,	F_81
atom_parse_data_header	,	F_115
frev	,	V_228
ucFanTableFormat	,	V_253
fan_info	,	V_223
usCACLeakageTableOffset	,	V_303
ATOM_PPLIB_PhaseSheddingLimits_Table	,	T_7
"\tui class: "	,	L_1
usTMed	,	V_244
radeon_cac_leakage_table	,	V_305
rdev	,	V_29
r600_vid_rt_set_ssu	,	F_73
ATOM_PPLIB_CLASSIFICATION_UI_MASK	,	V_3
DYN_PWR_ENTER_INDEX_MASK	,	V_181
le16_to_cpu	,	F_112
SU	,	F_55
DIG_THERM_DPM	,	F_108
u8	,	T_5
r600_dynamicpm_enable	,	F_15
THERMAL_TYPE_SI	,	V_199
r600_parse_clk_voltage_dep_table	,	F_110
ATOM_PPLIB_SUPPORTS_VIDEO_PLAYBACK	,	V_26
ppm	,	V_314
ATOM_PPLIB_CLASSIFICATION_ACPI	,	V_17
"forced "	,	L_12
td	,	V_103
usFanTableOffset	,	V_237
MPLL_LOCK_TIME	,	F_59
"\tinternal class: "	,	L_6
th	,	V_65
r600_engine_clock_entry_set_post_divider	,	F_65
CG_RLC_RSP_TYPE_MASK	,	V_77
tl	,	V_64
DRM_PCIE_SPEED_50	,	V_345
SCLK_PWRMGT_CNTL	,	V_73
FIR_TREND_MODE	,	V_107
r600_set_vddc3d_oorphc	,	F_56
r600_enable_mclk_control	,	F_21
radeon_device	,	V_28
CG_FC_T	,	V_120
t_min	,	V_241
CTXSW_FREQ_SCLK_CFG_INDEX	,	F_89
low_temp	,	V_184
PowerPlayInfo	,	V_226
r600_display_watermark	,	V_170
DIG_THERM_INTL	,	F_107
"performance\n"	,	L_5
DIG_THERM_INTH	,	F_106
SPLL_CHG_STATUS	,	V_90
THERMAL_TYPE_RV6XX	,	V_194
apu_tdp	,	V_329
DIG_THERM_INTH_MASK	,	V_187
cac_table	,	V_304
small_ac_platform_tdp	,	V_323
ATOM_PPLIB_CLASSIFICATION_UI_PERFORMANCE	,	V_7
CTXSW_FREQ_MCLK_CFG_INDEX_MASK	,	V_167
mode_info	,	V_221
class2	,	V_2
CG_SPLL_FUNC_CNTL	,	V_88
"ulv "	,	L_22
_ATOM_PPLIB_POWERPLAYTABLE5	,	V_286
FC_TU	,	F_47
_ATOM_PPLIB_POWERPLAYTABLE4	,	V_259
_ATOM_PPLIB_POWERPLAYTABLE3	,	V_235
small_ac_platform_tdc	,	V_327
THERMAL_TYPE_NI	,	V_198
WREG32	,	F_12
printk	,	F_2
psl	,	V_282
vblank_time_us	,	V_45
caps	,	V_24
usVddcDependencyOnMCLKOffset	,	V_266
r600_set_tc	,	F_31
r600_power_level_set_eng_clock_index	,	F_88
kzalloc	,	F_111
CTXSW_FREQ_DISPLAY_WATERMARK	,	V_173
r600_dpm_print_class_info	,	F_1
"battery\n"	,	L_3
pplib	,	V_233
ucNumEntries	,	V_209
usTMin	,	V_242
"single_disp "	,	L_26
mask	,	V_150
r600_set_git	,	F_44
high_temp	,	V_185
r600_free_extended_power_table	,	F_118
CG_FFCT_0	,	V_101
THERMAL_TYPE_RV770	,	V_195
"uvd "	,	L_15
r600_set_vddc3d_oorsu	,	F_54
voltage	,	V_285
ATOM_PPLIB_CLASSIFICATION_UI_BATTERY	,	V_5
usMaxClockVoltageOnDCOffset	,	V_268
vddc_dependency_on_mclk	,	V_267
r600_power_level_get_target_index	,	F_93
usExtendendedHeaderOffset	,	V_310
r600_parse_extended_power_table	,	F_113
"limited_pwr2 "	,	L_21
r600_enable_acpi_pm	,	F_17
ATOM_PPLIB_CLASSIFICATION_BOOT	,	V_8
MPLL_PWRMGT_OFF	,	V_87
"uvd_mvc "	,	L_23
ulLeakageValue	,	V_308
tdp_adjustment	,	V_296
drm_device	,	V_37
compatible	,	V_174
fan	,	V_238
CURRENT_PROFILE_INDEX_MASK	,	V_177
enable	,	V_72
r600_set_tpc	,	F_38
THERMAL_TYPE_EXTERNAL	,	V_203
usTDPODLimit	,	V_294
STEP_0_SPLL_FB_DIV	,	F_70
u_t	,	V_99
crtc_vdisplay	,	V_50
r600_engine_clock_entry_enable_post_divider	,	F_64
crtc	,	V_41
ucPpmDesign	,	V_318
r600_engine_clock_entry_set_feedback_divider	,	F_69
r600_set_tpu	,	F_36
"\tstatus: "	,	L_29
r600_wait_for_spll_change	,	F_23
THERMAL_TYPE_NONE	,	V_202
CG_GIT	,	V_118
R600_TD_AUTO	,	V_104
t_hyst	,	V_239
DTC_0	,	F_33
usec_timeout	,	V_76
ucode_fan_control	,	V_258
kfree	,	F_116
radeon_pcie_gen	,	V_337
m_to_h	,	V_93
m_to_l	,	V_95
atom_table	,	V_207
enabled	,	V_46
ATOM_PPLIB_CLASSIFICATION2_ULV	,	V_22
fan2	,	V_255
GPIOPAD_A	,	V_161
GetIndexIntoMasterTable	,	F_114
"ovrdrv "	,	L_14
r600_set_ctxcgtt3d_rphc	,	F_50
r600_set_vrc	,	F_35
d_t	,	V_100
dgpu_tdp	,	V_331
usVddciDependencyOnMCLKOffset	,	V_264
r600_power_level_enable	,	F_83
radeon_wait_for_vblank	,	F_99
ATOM_PPLIB_CLASSIFICATION2_LIMITEDPOWERSOURCE_2	,	V_21
DYN_GFX_CLK_OFF_EN	,	V_74
ATOM_PPLIB_DISALLOW_ON_DC	,	V_27
platform_tdc	,	V_325
EINVAL	,	V_71
CG_RLC_RSP_TYPE_SHIFT	,	V_78
r600_enable_dynamic_pcie_gen2	,	F_18
GLOBAL_PWRMGT_EN	,	V_81
r600_vid_rt_set_vru	,	F_75
VID_UPPER_GPIO_CNTL	,	V_157
udelay	,	F_14
r600_vid_rt_set_vrt	,	F_77
ucClockHigh	,	V_216
"\n"	,	L_24
platform_tdp	,	V_321
ATOM_PPLIB_CAC_Leakage_Table	,	T_8
eng_clock_index	,	V_168
r600_set_mpll_lock_time	,	F_58
UPPER_GPIO_ENABLE	,	V_152
CTXSW_VID_LOWER_GPIO_CNTL	,	V_156
"invalid thermal range: %d - %d\n"	,	L_33
"\tcaps: "	,	L_25
ulSQRampingThreshold	,	V_298
CG_RLC_REQ_AND_RSP	,	V_75
"limited_pwr "	,	L_10
"rest "	,	L_11
ucMclkHigh	,	V_276
R600_DISPLAY_WATERMARK_HIGH	,	V_172
r600_dpm_pre_set_power_state	,	F_101
vddc	,	V_277
r600_gfx_clockgating_enable	,	F_10
VID_CRT_MASK	,	V_149
to_radeon_crtc	,	F_7
usSclkLow	,	V_272
SU_MASK	,	V_128
usPWMMin	,	V_248
reset_time	,	V_132
PHC_MASK	,	V_124
"no_dc "	,	L_28
r600_calculate_at	,	F_9
VID_RT	,	V_145
DATA	,	V_225
phase_shedding_limits_table	,	V_283
usPWMHigh	,	V_252
cpu_core_number	,	V_319
STEP_0_SPLL_REF_DIV_MASK	,	V_141
b_c	,	V_57
h_to_m	,	V_94
r600_is_internal_thermal_sensor	,	F_109
THERMAL_TYPE_SUMO	,	V_197
FHS	,	F_30
ATOM_PPLIB_CLASSIFICATION_UVDSTATE	,	V_15
min_temp	,	V_182
cycle_delay	,	V_257
r600_calculate_u_and_p	,	F_8
r_c	,	V_53
CG_GICST	,	F_45
R600_TD_UP	,	V_106
MCLK_PWRMGT_CNTL	,	V_86
DRM_PCIE_SPEED_80	,	V_344
ucSclkHigh	,	V_273
CTXSW_PROFILE_INDEX	,	V_162
TARGET_PROFILE_INDEX_MASK	,	V_179
r600_enable_spll_bypass	,	F_22
data_offset	,	V_227
r600_voltage_control_enable_pins	,	F_79
tj_max	,	V_335
r600_power_level_get_current_index	,	F_92
ATOM_PPLIB_CLASSIFICATION_HDSTATE	,	V_19
sclk	,	V_271
TPCC	,	F_39
RADEON_PCIE_GEN1	,	V_341
ATOM_PPLIB_CLASSIFICATION_LIMITEDPOWERSOURCE	,	V_10
RADEON_PCIE_GEN3	,	V_343
r600_engine_clock_entry_set_step_time	,	F_71
gpio	,	V_158
RADEON_PCIE_GEN2	,	V_342
