int\r\nF_1 ( T_1 )\r\n{\r\nstruct V_1 * V_2 = V_3 -> V_4 . V_5 . V_6 . V_2 ;\r\nconst T_2 V_7 = F_2 ( V_2 , 0x610aec + ( V_8 * 0x540 ) ) ;\r\nconst T_2 V_9 = F_2 ( V_2 , 0x610af4 + ( V_8 * 0x540 ) ) ;\r\nconst T_2 V_10 = F_2 ( V_2 , 0x610afc + ( V_8 * 0x540 ) ) ;\r\nunion {\r\nstruct V_11 V_12 ;\r\n} * args = V_13 ;\r\nint V_14 ;\r\nF_3 ( V_15 , L_1 , V_16 ) ;\r\nif ( F_4 ( args -> V_12 , 0 , 0 , false ) ) {\r\nF_3 ( V_15 , L_2 ,\r\nargs -> V_12 . V_17 ) ;\r\nargs -> V_12 . V_18 = ( V_7 & 0xffff0000 ) >> 16 ;\r\nargs -> V_12 . V_19 = ( V_7 & 0x0000ffff ) ;\r\nargs -> V_12 . V_20 = ( V_9 & 0xffff0000 ) >> 16 ;\r\nargs -> V_12 . V_21 = ( V_9 & 0x0000ffff ) ;\r\nargs -> V_12 . V_22 = ( V_10 & 0xffff0000 ) >> 16 ;\r\nargs -> V_12 . V_23 = ( V_10 & 0x0000ffff ) ;\r\nargs -> V_12 . time [ 0 ] = F_5 ( F_6 () ) ;\r\nargs -> V_12 . V_24 =\r\nF_2 ( V_2 , 0x616340 + ( V_8 * 0x800 ) ) & 0xffff ;\r\nargs -> V_12 . time [ 1 ] = F_5 ( F_6 () ) ;\r\nargs -> V_12 . V_25 =\r\nF_2 ( V_2 , 0x616344 + ( V_8 * 0x800 ) ) & 0xffff ;\r\n} else\r\nreturn V_14 ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_7 ( struct V_26 * V_15 , T_2 V_27 , void * V_13 , T_2 V_16 )\r\n{\r\nunion {\r\nstruct V_28 V_12 ;\r\nstruct V_29 V_30 ;\r\n} * args = V_13 ;\r\nstruct V_31 * V_32 = V_31 ( V_15 ) ;\r\nstruct V_33 * V_3 = V_32 -> V_3 ;\r\nconst struct V_34 * V_35 = V_3 -> V_35 ;\r\nstruct V_36 * V_37 = NULL ;\r\nstruct V_36 * V_38 ;\r\nT_3 type , V_39 = 0 ;\r\nint V_8 , V_14 ;\r\nif ( V_27 != V_40 )\r\nreturn - V_41 ;\r\nF_3 ( V_15 , L_3 , V_16 ) ;\r\nif ( F_4 ( args -> V_12 , 0 , 0 , true ) ) {\r\nF_3 ( V_15 , L_4 ,\r\nargs -> V_12 . V_17 , args -> V_12 . V_42 , args -> V_12 . V_8 ) ;\r\nV_27 = args -> V_12 . V_42 ;\r\nV_8 = args -> V_12 . V_8 ;\r\n} else\r\nif ( F_4 ( args -> V_30 , 1 , 1 , true ) ) {\r\nF_3 ( V_15 , L_5\r\nL_6 ,\r\nargs -> V_30 . V_17 , args -> V_30 . V_42 ,\r\nargs -> V_30 . V_43 , args -> V_30 . V_44 ) ;\r\nV_27 = args -> V_30 . V_42 ;\r\ntype = args -> V_30 . V_43 ;\r\nV_39 = args -> V_30 . V_44 ;\r\nV_8 = F_8 ( ( V_39 >> 8 ) & 0x0f ) - 1 ;\r\n} else\r\nreturn V_14 ;\r\nif ( V_8 < 0 || V_8 >= V_3 -> V_4 . V_8 . V_45 )\r\nreturn - V_46 ;\r\nif ( V_39 ) {\r\nF_9 (temp, &disp->base.outp, head) {\r\nif ( ( V_38 -> V_47 . V_43 == type ) &&\r\n( V_38 -> V_47 . V_44 & V_39 ) == V_39 ) {\r\nV_37 = V_38 ;\r\nbreak;\r\n}\r\n}\r\nif ( V_37 == NULL )\r\nreturn - V_46 ;\r\n}\r\nswitch ( V_27 ) {\r\ncase V_48 :\r\nreturn V_35 -> V_8 . V_49 ( V_15 , V_3 , V_13 , V_16 , V_8 ) ;\r\ndefault:\r\nbreak;\r\n}\r\nswitch ( V_27 * ! ! V_37 ) {\r\ncase V_50 :\r\nreturn V_35 -> V_51 . V_52 ( V_15 , V_3 , V_13 , V_16 , V_8 , V_37 ) ;\r\ncase V_53 :\r\nreturn V_35 -> V_51 . V_54 ( V_15 , V_3 , V_13 , V_16 , V_8 , V_37 ) ;\r\ncase V_55 :\r\nreturn V_35 -> V_56 . V_52 ( V_15 , V_3 , V_13 , V_16 , V_8 , V_37 ) ;\r\ncase V_57 :\r\nif ( ! V_35 -> V_56 . V_58 )\r\nreturn - V_59 ;\r\nreturn V_35 -> V_56 . V_58 ( V_15 , V_3 , V_13 , V_16 , V_8 , V_37 ) ;\r\ncase V_60 :\r\nif ( ! V_35 -> V_56 . V_61 )\r\nreturn - V_59 ;\r\nreturn V_35 -> V_56 . V_61 ( V_15 , V_3 , V_13 , V_16 , V_8 , V_37 ) ;\r\ncase V_62 : {\r\nunion {\r\nstruct V_63 V_12 ;\r\n} * args = V_13 ;\r\nF_3 ( V_15 , L_7 , V_16 ) ;\r\nif ( F_4 ( args -> V_12 , 0 , 0 , false ) ) {\r\nF_3 ( V_15 , L_8\r\nL_9 ,\r\nargs -> V_12 . V_17 , args -> V_12 . V_64 ) ;\r\nV_3 -> V_56 . V_65 = args -> V_12 . V_64 ;\r\nreturn 0 ;\r\n} else\r\nreturn V_14 ;\r\n}\r\nbreak;\r\ncase V_66 : {\r\nstruct V_67 * V_68 = V_67 ( V_37 ) ;\r\nunion {\r\nstruct V_69 V_12 ;\r\n} * args = V_13 ;\r\nF_3 ( V_15 , L_10 , V_16 ) ;\r\nif ( F_4 ( args -> V_12 , 0 , 0 , false ) ) {\r\nF_3 ( V_15 , L_11 ,\r\nargs -> V_12 . V_17 , args -> V_12 . V_70 ) ;\r\nif ( args -> V_12 . V_70 == 0 ) {\r\nF_10 ( & V_68 -> V_71 ) ;\r\nV_68 -> V_35 -> V_72 ( V_68 , 0 ) ;\r\nF_11 ( & V_68 -> V_73 . V_74 , 0 ) ;\r\nreturn 0 ;\r\n} else\r\nif ( args -> V_12 . V_70 != 0 ) {\r\nF_12 ( & V_68 -> V_4 , 0 , true ) ;\r\nreturn 0 ;\r\n}\r\n} else\r\nreturn V_14 ;\r\n}\r\nbreak;\r\ncase V_75 :\r\nif ( ! V_35 -> V_76 . V_52 )\r\nreturn - V_59 ;\r\nreturn V_35 -> V_76 . V_52 ( V_15 , V_3 , V_13 , V_16 , V_8 , V_37 ) ;\r\ndefault:\r\nbreak;\r\n}\r\nreturn - V_41 ;\r\n}\r\nstatic int\r\nF_13 ( const struct V_77 * V_78 ,\r\nvoid * V_13 , T_2 V_16 , struct V_26 * * V_79 )\r\n{\r\nconst struct V_80 * V_81 = V_78 -> V_82 ;\r\nstruct V_31 * V_32 = V_31 ( V_78 -> V_83 ) ;\r\nreturn V_81 -> V_84 ( V_81 -> V_35 , V_81 -> V_27 , V_32 , V_81 -> V_85 ,\r\nV_78 , V_13 , V_16 , V_79 ) ;\r\n}\r\nstatic int\r\nF_14 ( const struct V_77 * V_78 ,\r\nvoid * V_13 , T_2 V_16 , struct V_26 * * V_79 )\r\n{\r\nconst struct V_86 * V_81 = V_78 -> V_82 ;\r\nstruct V_31 * V_32 = V_31 ( V_78 -> V_83 ) ;\r\nreturn V_81 -> V_84 ( V_81 -> V_35 , V_81 -> V_27 , V_32 , V_81 -> V_85 ,\r\nV_78 , V_13 , V_16 , V_79 ) ;\r\n}\r\nstatic int\r\nF_15 ( struct V_26 * V_15 , int V_87 ,\r\nstruct V_77 * V_81 )\r\n{\r\nstruct V_31 * V_32 = V_31 ( V_15 ) ;\r\nif ( V_87 < F_16 ( V_32 -> V_35 -> V_88 ) ) {\r\nV_81 -> V_4 = V_32 -> V_35 -> V_88 [ V_87 ] -> V_4 ;\r\nV_81 -> V_82 = V_32 -> V_35 -> V_88 [ V_87 ] ;\r\nV_81 -> V_84 = F_13 ;\r\nreturn 0 ;\r\n}\r\nV_87 -= F_16 ( V_32 -> V_35 -> V_88 ) ;\r\nif ( V_87 < F_16 ( V_32 -> V_35 -> V_89 ) ) {\r\nV_81 -> V_4 = V_32 -> V_35 -> V_89 [ V_87 ] -> V_4 ;\r\nV_81 -> V_82 = V_32 -> V_35 -> V_89 [ V_87 ] ;\r\nV_81 -> V_84 = F_14 ;\r\nreturn 0 ;\r\n}\r\nreturn - V_41 ;\r\n}\r\nstatic int\r\nF_17 ( struct V_26 * V_15 , bool V_90 )\r\n{\r\nstruct V_31 * V_32 = V_31 ( V_15 ) ;\r\nV_32 -> V_35 -> V_91 ( V_32 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_18 ( struct V_26 * V_15 )\r\n{\r\nstruct V_31 * V_32 = V_31 ( V_15 ) ;\r\nreturn V_32 -> V_35 -> V_92 ( V_32 ) ;\r\n}\r\nstatic void *\r\nF_19 ( struct V_26 * V_15 )\r\n{\r\nstruct V_31 * V_32 = V_31 ( V_15 ) ;\r\nF_20 ( & V_32 -> V_93 ) ;\r\nF_21 ( & V_32 -> V_94 ) ;\r\nreturn V_32 ;\r\n}\r\nint\r\nF_22 ( const struct V_95 * V_35 ,\r\nstruct V_96 * V_4 , const struct V_77 * V_78 ,\r\nvoid * V_13 , T_2 V_16 , struct V_26 * * V_79 )\r\n{\r\nstruct V_33 * V_3 = V_33 ( V_4 ) ;\r\nstruct V_31 * V_32 ;\r\nstruct V_1 * V_2 = V_3 -> V_4 . V_5 . V_6 . V_2 ;\r\nint V_14 ;\r\nif ( ! ( V_32 = F_23 ( sizeof( * V_32 ) , V_97 ) ) )\r\nreturn - V_98 ;\r\n* V_79 = & V_32 -> V_15 ;\r\nF_24 ( & V_99 , V_78 , & V_32 -> V_15 ) ;\r\nV_32 -> V_35 = V_35 ;\r\nV_32 -> V_3 = V_3 ;\r\nV_14 = F_25 ( V_3 -> V_4 . V_5 . V_6 . V_2 , 0x10000 , 0x10000 ,\r\nfalse , NULL , & V_32 -> V_94 ) ;\r\nif ( V_14 )\r\nreturn V_14 ;\r\nreturn F_26 ( V_2 , 0x1000 , 0 , V_32 -> V_94 , & V_32 -> V_93 ) ;\r\n}\r\nvoid\r\nF_27 ( struct V_31 * V_32 )\r\n{\r\nstruct V_1 * V_2 = V_32 -> V_3 -> V_4 . V_5 . V_6 . V_2 ;\r\nF_28 ( V_2 , 0x610024 , 0x00000000 ) ;\r\nF_28 ( V_2 , 0x610020 , 0x00000000 ) ;\r\n}\r\nint\r\nF_29 ( struct V_31 * V_32 )\r\n{\r\nstruct V_33 * V_3 = V_32 -> V_3 ;\r\nstruct V_1 * V_2 = V_3 -> V_4 . V_5 . V_6 . V_2 ;\r\nT_2 V_100 ;\r\nint V_101 ;\r\nV_100 = F_2 ( V_2 , 0x614004 ) ;\r\nF_28 ( V_2 , 0x610184 , V_100 ) ;\r\nfor ( V_101 = 0 ; V_101 < V_3 -> V_4 . V_8 . V_45 ; V_101 ++ ) {\r\nV_100 = F_2 ( V_2 , 0x616100 + ( V_101 * 0x800 ) ) ;\r\nF_28 ( V_2 , 0x610190 + ( V_101 * 0x10 ) , V_100 ) ;\r\nV_100 = F_2 ( V_2 , 0x616104 + ( V_101 * 0x800 ) ) ;\r\nF_28 ( V_2 , 0x610194 + ( V_101 * 0x10 ) , V_100 ) ;\r\nV_100 = F_2 ( V_2 , 0x616108 + ( V_101 * 0x800 ) ) ;\r\nF_28 ( V_2 , 0x610198 + ( V_101 * 0x10 ) , V_100 ) ;\r\nV_100 = F_2 ( V_2 , 0x61610c + ( V_101 * 0x800 ) ) ;\r\nF_28 ( V_2 , 0x61019c + ( V_101 * 0x10 ) , V_100 ) ;\r\n}\r\nfor ( V_101 = 0 ; V_101 < V_3 -> V_35 -> V_51 . V_45 ; V_101 ++ ) {\r\nV_100 = F_2 ( V_2 , 0x61a000 + ( V_101 * 0x800 ) ) ;\r\nF_28 ( V_2 , 0x6101d0 + ( V_101 * 0x04 ) , V_100 ) ;\r\n}\r\nfor ( V_101 = 0 ; V_101 < V_3 -> V_35 -> V_56 . V_45 ; V_101 ++ ) {\r\nV_100 = F_2 ( V_2 , 0x61c000 + ( V_101 * 0x800 ) ) ;\r\nF_28 ( V_2 , 0x6101e0 + ( V_101 * 0x04 ) , V_100 ) ;\r\n}\r\nfor ( V_101 = 0 ; V_101 < V_3 -> V_35 -> V_76 . V_45 ; V_101 ++ ) {\r\nV_100 = F_2 ( V_2 , 0x61e000 + ( V_101 * 0x800 ) ) ;\r\nF_28 ( V_2 , 0x6101f0 + ( V_101 * 0x04 ) , V_100 ) ;\r\n}\r\nif ( F_2 ( V_2 , 0x610024 ) & 0x00000100 ) {\r\nF_28 ( V_2 , 0x610024 , 0x00000100 ) ;\r\nF_30 ( V_2 , 0x6194e8 , 0x00000001 , 0x00000000 ) ;\r\nif ( F_31 (device, 2000 ,\r\nif (!(nvkm_rd32(device, 0x6194e8) & 0x00000002))\r\nbreak;\r\n) < 0 )\r\nreturn - V_102 ;\r\n}\r\nF_28 ( V_2 , 0x610010 , ( V_32 -> V_94 -> V_103 >> 8 ) | 9 ) ;\r\nF_28 ( V_2 , 0x61002c , 0x00000370 ) ;\r\nF_28 ( V_2 , 0x610028 , 0x00000000 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int\r\nF_32 ( struct V_96 * V_3 , const struct V_77 * V_78 ,\r\nvoid * V_13 , T_2 V_16 , struct V_26 * * V_79 )\r\n{\r\nreturn F_22 ( & V_31 , V_3 , V_78 ,\r\nV_13 , V_16 , V_79 ) ;\r\n}
