
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys HDL Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Verilog Compiler, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v" (library COREAHBTOAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v" (library COREAHBTOAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v" (library COREAHBTOAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v" (library COREAHBTOAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAPB3_0\CoreAPB3_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v" (library COREAXITOAHBL_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_ujtag_wrapper.v" (library COREJTAGDEBUG_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v" (library COREJTAGDEBUG_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v" (library COREJTAGDEBUG_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v" (library COREJTAGDEBUG_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreJTAGDebug_0\CoreJTAGDebug_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v" (library CORETIMER_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreTimer_0\CoreTimer_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreTimer_1\CoreTimer_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Clock_gen.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\fifo_256x8_g4.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\FCCC_0\FCCC_0_0\FCCC_0_FCCC_0_0_FCCC.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\FCCC_0\FCCC_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_gluebridge.v" (library work)
@W: CG1337 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_gluebridge.v":261:11:261:33|Net AXI_MSLAVE_MEM_AWREGION is not declared.
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4buffer_buffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4buffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_22.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4user_yanker_yank.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4user_yanker.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w4_i15.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_state_machine.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_tap_controller.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w2_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_xbar.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_xing.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d3_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_reset_catch_and_sync_d3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_amoalu.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_arbiter_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_arbiter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_data_array.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_hella_cache_arbiter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_sync_crossing_sink.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_xbar_int_xbar.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_alu.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_breakpoint_unit.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rvcexpander.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_ibuf.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_mul_div.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_plusarg_reader.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_15.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket_tile_tile.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_identity_module.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d4_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_3.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_synchronizer_shift_reg_w1_d1_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_4.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_5.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_valid_sync.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlasync_crossing_sink_dmi_xing.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_async_dm_inner.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_sync_crossing_source.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlasync_crossing_source_dm_inner.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_async_dm_outer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_debug.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_55.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfilter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_10.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_16.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket_system.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0_0\OSC_0_OSC_0_0_OSC.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v" (library COREAHBLSRAM_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v" (library COREAHBLSRAM_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\usram_128to9216x8.v" (library COREAHBLSRAM_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v" (library COREAHBLSRAM_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\CoreAHBLSRAM.v" (library COREAHBLSRAM_LIB)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\hdl\reset_synchronizer.v" (library work)
@I::"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\BaseDesign\BaseDesign.v" (library work)
Verilog syntax check successful!
Selecting top level module BaseDesign
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":126:7:126:10|Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
@N: CG775 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":23:7:23:41|Component CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@W: CG1283 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":568:2:568:11|Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":568:2:568:11|Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":568:2:568:11|Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":568:2:568:11|Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":2813:2:2813:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":217:2:217:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000010000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z1
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z1 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_defaultslavesm.v":20:7:20:32|Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000010000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0 .......
@W: CL177 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":633:0:633:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG1283 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":2879:2:2879:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":217:2:217:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000100000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z2
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z2 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000100000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 .......
@W: CL177 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":633:0:633:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG1283 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":2945:2:2945:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":217:2:217:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z3
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z3 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
@W: CL177 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":633:0:633:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG1283 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":3011:2:3011:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":20:7:20:30|Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z4
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z4 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavestage.v":22:7:22:28|Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000000000000
	M0_AHBSLOTENABLE=17'b00000000010000000
	M1_AHBSLOTENABLE=17'b00000000100000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":23:7:23:41|Synthesizing module CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011000
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b1
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b1
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	MASTER0_INTERFACE=1'b1
	MASTER1_INTERFACE=1'b1
	MASTER2_INTERFACE=1'b1
	MASTER3_INTERFACE=1'b1
	SLAVE0_INTERFACE=1'b1
	SLAVE1_INTERFACE=1'b1
	SLAVE2_INTERFACE=1'b1
	SLAVE3_INTERFACE=1'b1
	SLAVE4_INTERFACE=1'b1
	SLAVE5_INTERFACE=1'b1
	SLAVE6_INTERFACE=1'b1
	SLAVE7_INTERFACE=1'b1
	SLAVE8_INTERFACE=1'b1
	SLAVE9_INTERFACE=1'b1
	SLAVE10_INTERFACE=1'b1
	SLAVE11_INTERFACE=1'b1
	SLAVE12_INTERFACE=1'b1
	SLAVE13_INTERFACE=1'b1
	SLAVE14_INTERFACE=1'b1
	SLAVE15_INTERFACE=1'b1
	SLAVE16_INTERFACE=1'b1
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b00000000010000000
	M1_AHBSLOTENABLE=17'b00000000100000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000000000000
   Generated name = CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite_Z5
Running optimization stage 1 on CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite_Z5 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0.v":9:7:9:16|Synthesizing module CoreAHBL_0 in library work.
Running optimization stage 1 on CoreAHBL_0 .......
@N: CG775 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Component COREAHBTOAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAHBTOAPB3_LIB
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":26:7:26:30|Synthesizing module CoreAHBtoAPB3_AhbToApbSM in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	RSP_OKAY=2'b00
	RSP_ERROR=2'b01
	IDLE=3'b000
	WRITE0=3'b001
	WRITE1=3'b010
	READ0=3'b011
	WAIT=3'b100
   Generated name = CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4
Running optimization stage 1 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":26:7:26:36|Synthesizing module CoreAHBtoAPB3_PenableScheduler in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=2'b00
	WAIT=2'b01
	WAITCLR=2'b10
   Generated name = CoreAHBtoAPB3_PenableScheduler_0s_0_1_2
Running optimization stage 1 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_apbaddrdata.v":27:7:27:31|Synthesizing module CoreAHBtoAPB3_ApbAddrData in library COREAHBTOAPB3_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreAHBtoAPB3_ApbAddrData_0s
Running optimization stage 1 on CoreAHBtoAPB3_ApbAddrData_0s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":25:7:25:19|Synthesizing module COREAHBTOAPB3 in library COREAHBTOAPB3_LIB.

	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBTOAPB3_24s_0s
Running optimization stage 1 on COREAHBTOAPB3_24s_0s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\COREAHBTOAPB3_0\COREAHBTOAPB3_0.v":9:7:9:21|Synthesizing module COREAHBTOAPB3_0 in library work.
Running optimization stage 1 on COREAHBTOAPB3_0 .......
@N: CG775 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b0
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b1
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0110
	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000000
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000010000
	SL5=16'b0000000000100000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z6
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z6 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAPB3_0\CoreAPB3_0.v":9:7:9:16|Synthesizing module CoreAPB3_0 in library work.
Running optimization stage 1 on CoreAPB3_0 .......
@N: CG775 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v":21:7:21:53|Component CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v":21:7:21:32|Synthesizing module COREAXITOAHBL_WSTRBPopCntr in library COREAXITOAHBL_LIB.

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_WSTRBPopCntr_64s_8s
Running optimization stage 1 on COREAXITOAHBL_WSTRBPopCntr_64s_8s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v":21:7:21:35|Synthesizing module COREAXITOAHBL_WSRTBAddrOffset in library COREAXITOAHBL_LIB.

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_WSRTBAddrOffset_64s_8s
Running optimization stage 1 on COREAXITOAHBL_WSRTBAddrOffset_64s_8s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v":21:7:21:31|Synthesizing module COREAXITOAHBL_readByteCnt in library COREAXITOAHBL_LIB.
Running optimization stage 1 on COREAXITOAHBL_readByteCnt .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v":22:7:22:32|Synthesizing module COREAXITOAHBL_AXISlaveCtrl in library COREAXITOAHBL_LIB.

	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ID_WIDTH=32'b00000000000000000000000000000101
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	AXI_IDLE=4'b0000
	AXI_REG_WR_ADDR=4'b0001
	AXI_REG_WR_DATA_N=4'b0010
	AXI_REG_WR_DATA_LAST=4'b0011
	AXI_WR_AHB_WAIT=4'b0100
	AXI_WR_RESP=4'b0101
	AXI_WAIT_LAST=4'b0110
	AXI_REG_RD_ADDR=4'b0111
	AXI_RD_WAIT=4'b1000
	AXI_RD_DATA_N=4'b1001
	AXI_RD_DATA_LAST=4'b1010
   Generated name = COREAXITOAHBL_AXISlaveCtrl_Z7
Running optimization stage 1 on COREAXITOAHBL_AXISlaveCtrl_Z7 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v":21:7:21:29|Synthesizing module COREAXITOAHBL_AXIOutReg in library COREAXITOAHBL_LIB.

	ID_WIDTH=32'b00000000000000000000000000000101
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_AXIOutReg_5s_64s_8s
Running optimization stage 1 on COREAXITOAHBL_AXIOutReg_5s_64s_8s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v":21:7:21:37|Synthesizing module COREAXITOAHBL_RAM_syncWrAsyncRd in library COREAXITOAHBL_LIB.

	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s
Running optimization stage 1 on COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v":77:0:77:5|Found RAM mem, depth=16, width=64
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":22:7:22:33|Synthesizing module COREAXITOAHBL_AHBMasterCtrl in library COREAXITOAHBL_LIB.

	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
	AXI_DW=1'b1
	AHB_IDLE=4'b0000
	AHB_WR_SETUP=4'b0001
	AHB_WR_NON_SEQ_ADDR=4'b0010
	AHB_WR_NON_SEQ_DATA=4'b0011
	AHB_WR_ERROR=4'b0100
	AHB_WR_SEQ_ADDR=4'b0101
	AHB_WR_SEQ_DATA=4'b0110
	AHB_WR_SEQ_LAST_BEAT=4'b0111
	AHB_RD_SETUP=4'b1000
	AHB_RD_NON_SEQ_ADDR=4'b1001
	AHB_RD_ERROR=4'b1010
	AHB_RD_NON_SEQ_DATA=4'b1011
	AHB_RD_SEQ_ADDR=4'b1100
	AHB_RD_SEQ_DATA=4'b1101
	AHB_RD_SEQ_DATA_LAST_BEAT=4'b1110
   Generated name = COREAXITOAHBL_AHBMasterCtrl_Z8
Running optimization stage 1 on COREAXITOAHBL_AHBMasterCtrl_Z8 .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":264:0:264:5|Pruning unused register AXILenInt[3:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v":21:7:21:53|Synthesizing module CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL in library COREAXITOAHBL_LIB.

	ID_WIDTH=32'b00000000000000000000000000000101
	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ASYNC_CLOCKS=32'b00000000000000000000000000000000
	AXI_SEL_MM_S=32'b00000000000000000000000000000001
	EXPOSE_WID=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	NO_OF_REG_STAGES=32'b00000000000000000000000000000010
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s
Running optimization stage 1 on CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0.v":9:7:9:21|Synthesizing module CoreAXITOAHBL_0 in library work.
Running optimization stage 1 on CoreAXITOAHBL_0 .......
@N: CG775 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v":21:7:21:53|Component CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL not found in library "work" or "__hyper__lib__", but found in library COREAXITOAHBL_LIB
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v":21:7:21:53|Synthesizing module CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL in library COREAXITOAHBL_LIB.

	ID_WIDTH=32'b00000000000000000000000000000101
	NO_BURST_TRANS=32'b00000000000000000000000000000000
	WRAP_SUPPORT=32'b00000000000000000000000000000000
	ASYNC_CLOCKS=32'b00000000000000000000000000000000
	AXI_SEL_MM_S=32'b00000000000000000000000000000001
	EXPOSE_WID=32'b00000000000000000000000000000000
	AXI_DWIDTH=32'b00000000000000000000000001000000
	NO_OF_REG_STAGES=32'b00000000000000000000000000000010
	AXI_STRBWIDTH=32'b00000000000000000000000000001000
   Generated name = CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s
Running optimization stage 1 on CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1.v":9:7:9:21|Synthesizing module CoreAXITOAHBL_1 in library work.
Running optimization stage 1 on CoreAXITOAHBL_1 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":23:7:23:40|Synthesizing module CoreGPIO_IN_CoreGPIO_IN_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000010
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b0
	FIXED_CONFIG_3=1'b0
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b00
	IO_TYPE_1=2'b00
	IO_TYPE_2=2'b00
	IO_TYPE_3=2'b00
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11000000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0000000000000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_IN_CoreGPIO_IN_0_CoreGPIO_Z9
@N: CG179 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":512:16:512:28|Removing redundant assignment.
@N: CG179 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":515:16:515:28|Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_IN_CoreGPIO_IN_0_CoreGPIO_Z9 .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN.v":9:7:9:17|Synthesizing module CoreGPIO_IN in library work.
Running optimization stage 1 on CoreGPIO_IN .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":23:7:23:42|Synthesizing module CoreGPIO_OUT_CoreGPIO_OUT_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000000100
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b0
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b0
	FIXED_CONFIG_5=1'b0
	FIXED_CONFIG_6=1'b0
	FIXED_CONFIG_7=1'b0
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b01
	IO_TYPE_1=2'b01
	IO_TYPE_2=2'b01
	IO_TYPE_3=2'b01
	IO_TYPE_4=2'b00
	IO_TYPE_5=2'b00
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b111
	IO_INT_TYPE_3=3'b111
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11110000000000000000000000000000
	IO_INT_TYPE=96'b111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b0101010100000000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = CoreGPIO_OUT_CoreGPIO_OUT_0_CoreGPIO_Z10
@N: CG179 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":512:16:512:28|Removing redundant assignment.
@N: CG179 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":515:16:515:28|Removing redundant assignment.
Running optimization stage 1 on CoreGPIO_OUT_CoreGPIO_OUT_0_CoreGPIO_Z10 .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT.v":9:7:9:18|Synthesizing module CoreGPIO_OUT in library work.
Running optimization stage 1 on CoreGPIO_OUT .......
@N: CG775 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":22:7:22:19|Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":22:7:22:19|Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011000
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000001
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000001
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000001
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000001
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000001
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000001
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000001
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000001
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000001
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000001
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000001
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000001
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000001
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000001
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000001
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000001
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b1111111111111111
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000001
   Generated name = COREJTAGDEBUG_Z11
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":689:7:689:11|Synthesizing module UJTAG in library work.
Running optimization stage 1 on UJTAG .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_ujtag_wrapper.v":39:7:39:33|Synthesizing module COREJTAGDEBUG_UJTAG_WRAPPER in library COREJTAGDEBUG_LIB.
Running optimization stage 1 on COREJTAGDEBUG_UJTAG_WRAPPER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_bufd.v":20:7:20:24|Synthesizing module corejtagdebug_bufd in library COREJTAGDEBUG_LIB.

	DELAY_NUM=32'b00000000000000000000000000100010
   Generated name = corejtagdebug_bufd_34s
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":234:7:234:10|Synthesizing module BUFD in library work.
Running optimization stage 1 on BUFD .......
Running optimization stage 1 on corejtagdebug_bufd_34s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v":47:7:47:27|Synthesizing module COREJTAGDEBUG_UJ_JTAG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0 .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v":212:44:212:51|Removing instance BUFD_TDI because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug_uj_jtag.v":211:44:211:51|Removing instance BUFD_TMS because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":147:8:147:52|Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":154:8:154:52|Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":161:8:161:52|Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":168:8:168:52|Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.
Running optimization stage 1 on COREJTAGDEBUG_Z11 .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":477:19:477:29|Removing instance genblk3.genblk1.TGT_TCK_GLB because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":390:56:390:64|Removing instance genblk2.genblk2[0].BUFD_TRST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreJTAGDebug_0\CoreJTAGDebug_0.v":9:7:9:21|Synthesizing module CoreJTAGDebug_0 in library work.
Running optimization stage 1 on CoreJTAGDebug_0 .......
@N: CG775 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Synthesizing module CoreTimer in library CORETIMER_LIB.

	WIDTH=32'b00000000000000000000000000100000
	INTACTIVEH=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000011000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreTimer_32s_1s_24s_0s
@N: CG179 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":273:37:273:41|Removing redundant assignment.
Running optimization stage 1 on CoreTimer_32s_1s_24s_0s .......
@W: CL190 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreTimer_0\CoreTimer_0.v":9:7:9:17|Synthesizing module CoreTimer_0 in library work.
Running optimization stage 1 on CoreTimer_0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreTimer_1\CoreTimer_1.v":9:7:9:17|Synthesizing module CoreTimer_1 in library work.
Running optimization stage 1 on CoreTimer_1 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Clock_gen.v":30:0:30:38|Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":14:0:14:37|Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	CUARTI1ll=32'b00000000000000000000000000000000
	CUARTl1ll=32'b00000000000000000000000000000001
	CUARTOO0l=32'b00000000000000000000000000000010
	CUARTIO0l=32'b00000000000000000000000000000011
	CUARTlO0l=32'b00000000000000000000000000000100
	CUARTOI0l=32'b00000000000000000000000000000101
	CUARTII0l=32'b00000000000000000000000000000110
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":605:0:605:5|Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":605:0:605:5|Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":870:0:870:8|Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":301:0:301:5|Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":301:0:301:5|Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v":14:0:14:37|Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	CUARTOIIl=32'b00000000000000000000000000000000
	CUARTIIIl=32'b00000000000000000000000000000001
	CUARTlIIl=32'b00000000000000000000000000000010
	CUARTOlIl=32'b00000000000000000000000000000011
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v":750:0:750:7|Removing redundant assignment.
@N: CG179 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v":857:0:857:8|Removing redundant assignment.
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v":1613:0:1613:5|Sharing sequential element CUARTI1l. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":14:0:14:37|Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_COREUART_0s_0s_0s_24s_0s_0s
@N: CG179 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":1338:0:1338:7|Removing redundant assignment.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":333:0:333:7|Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_COREUART_0s_0s_0s_24s_0s_0s .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":1268:0:1268:5|Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":1159:0:1159:5|Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":1159:0:1159:5|Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":1106:0:1106:5|Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":984:0:984:5|Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":936:0:936:5|Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":936:0:936:5|Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":888:0:888:5|Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":888:0:888:5|Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUART.v":405:0:405:5|Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":14:0:14:40|Synthesizing module CoreUARTapb_0_CoreUARTapb_0_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000011000
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000000
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreUARTapb_0_CoreUARTapb_0_0_CoreUARTapb_Z12
@N: CG179 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":785:0:785:8|Removing redundant assignment.
@N: CG179 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":868:0:868:8|Removing redundant assignment.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":283:0:283:8|Object CUARTI1OI is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on CoreUARTapb_0_CoreUARTapb_0_0_CoreUARTapb_Z12 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0.v":9:7:9:19|Synthesizing module CoreUARTapb_0 in library work.
Running optimization stage 1 on CoreUARTapb_0 .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\FCCC_0\FCCC_0_0\FCCC_0_FCCC_0_0_FCCC.v":5:7:5:26|Synthesizing module FCCC_0_FCCC_0_0_FCCC in library work.
Running optimization stage 1 on FCCC_0_FCCC_0_0_FCCC .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\FCCC_0\FCCC_0.v":9:7:9:12|Synthesizing module FCCC_0 in library work.
Running optimization stage 1 on FCCC_0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_int_xbar.v":64:7:64:77|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_identity_module.v":64:7:64:84|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":64:7:64:86|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":693:2:693:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":164:13:164:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":166:13:166:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":168:13:168:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":170:13:170:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":172:13:172:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":174:13:174:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":692:10:692:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":64:7:64:74|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_address, depth=2, width=31
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":64:7:64:76|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_1 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_1 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_1.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":64:7:64:76|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_2 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":216:2:216:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":85:13:85:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":93:13:93:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":101:13:101:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":109:13:109:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":117:13:117:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":125:13:125:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":133:13:133:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":135:13:135:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":137:13:137:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":215:10:215:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_2 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_address, depth=2, width=31
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_2.v":264:2:264:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":64:7:64:76|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_3 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_3 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_3.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":64:7:64:76|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_4 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":165:2:165:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":79:13:79:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":87:13:87:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":95:13:95:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":103:13:103:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":105:13:105:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":107:13:107:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":164:10:164:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_4 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found RAM ram_source, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_4.v":198:2:198:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_system_bus_slave_tlbuffer.v":64:7:64:103|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":64:7:64:77|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":160:2:160:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":86:13:86:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":88:13:88:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":90:13:90:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":92:13:92:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":94:13:94:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":96:13:96:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":98:13:98:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":100:13:100:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":159:10:159:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":64:7:64:115|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":523:2:523:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":137:13:137:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":139:13:139:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":141:13:141:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":162:13:162:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":164:13:164:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":166:13:166:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":168:13:168:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":170:13:170:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":172:13:172:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":174:13:174:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":176:13:176:20|Object _RAND_10 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":522:10:522:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlsplitter_system_bus_master_tlsplitter.v":64:7:64:108|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":64:7:64:108|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":278:2:278:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":105:13:105:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":107:13:107:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":109:13:109:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":113:13:113:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":277:10:277:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":64:7:64:76|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_6 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":87:13:87:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":95:13:95:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":103:13:103:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":111:13:111:19|Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":119:13:119:19|Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":127:13:127:19|Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":135:13:135:19|Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":143:13:143:19|Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":145:13:145:19|Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":147:13:147:19|Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":232:10:232:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_6 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_error, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_sink, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_param, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_6.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":64:7:64:92|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":747:2:747:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":111:13:111:19|Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":113:13:113:19|Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":115:13:115:19|Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\BaseDesign_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":64:7:64:91|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":303:2:303:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_simple_lazy_module_system_bus_from_tiletile.v":64:7:64:112|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_system_bus_sbus.v":64:7:64:84|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":64:7:64:89|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":513:2:513:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlbuffer.v":64:7:64:106|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_1.v":64:7:64:79|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_1.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_3.v":64:7:64:79|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_3 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_3.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_3 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":64:7:64:114|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1012:2:1012:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_688 is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_912 is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1090:2:1090:7|Register bit _T_1136 is always 0.
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":64:7:64:119|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1126:2:1126:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@W: CL271 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Register bit _T_232_0_lut[0] is always 0.
@W: CL260 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_periphery_bus_slave_tlfragmenter.v":64:7:64:110|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_periphery_bus_pbus.v":64:7:64:87|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":64:7:64:79|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_4 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater_4.v":162:2:162:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_4 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v":64:7:64:83|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v":477:2:477:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v":64:7:64:86|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlbuffer_memory_bus_master_tlbuffer.v":64:7:64:104|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_memory_bus_mem_buses_0.v":64:7:64:91|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0 in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlfilter.v":64:7:64:77|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFILTER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFILTER .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":64:7:64:82|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_level_gateway.v":87:2:87:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_10.v":64:7:64:77|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_10 in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_10.v":175:2:175:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_10 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":64:7:64:80|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4030:2:4030:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2014:79:2014:110|Removing instance MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":64:7:64:101|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":545:2:545:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dmito_tl_dmi2tl.v":64:7:64:84|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":64:7:64:84|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR in library work.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":401:2:401:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg.v":64:7:64:84|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w32_i0.v":64:7:64:95|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0 in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_reset_reg_vec_w1_i0.v":64:7:64:94|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 .......
@N: CG364 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":64:7:64:98|Synthesizing module MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER in library work.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER .......

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\BaseDesign_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":246:2:246:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink.v":206:91:206:134|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v":221:2:221:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7047:2:7047:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER .......
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved2 is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[0] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[1] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_reserved0[3] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[0] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[1] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[3] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_datacount[4] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[0] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[1] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[2] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[3] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_progbufsize[4] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[0] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[1] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved0[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[0] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[1] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[3] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[4] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[5] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[6] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[7] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[8] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[9] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved1[10] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[0] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[1] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTCSReg_reserved3[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[1] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[3] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[4] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[5] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[6] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[7] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[8] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[9] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[10] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecdata[11] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[14] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit ABSTRACTAUTOReg_autoexecprogbuf[15] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[0] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[1] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[3] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[6] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[15] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[16] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[17] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[18] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[19] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[25] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[26] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[30] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_0[31] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[0] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[1] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[2] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[3] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[4] is always 1.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[7] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[8] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[9] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[10] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[11] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[12] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[13] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[14] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[15] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[16] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[17] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[18] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[19] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[21] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[22] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[23] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[24] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[25] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[26] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[27] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[28] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[29] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[30] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Register bit abstractGeneratedMem_1[31] is always 0.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1 .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v":206:91:206:134|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":246:2:246:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2 .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v":184:91:184:134|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v":440:2:440:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR_INT_XBAR .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ARBITER .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":78:4:78:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":86:2:86:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":106:21:106:38|Found RAM ram, depth=128, width=21
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":110:21:110:38|Found RAM ram, depth=2048, width=8
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ARBITER_1 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v":549:2:549:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLB .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AMOALU .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2559:2:2559:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE .......
@W: CL271 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s2_waw_hazard is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit _T_948 is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s2_meta_correctable_errors is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Register bit s2_meta_uncorrectable_errors is always 0.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":107:21:107:38|Found RAM ram, depth=128, width=20
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":107:21:107:38|Found RAM ram, depth=2048, width=32
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":342:2:342:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE .......
@W: CL271 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":396:2:396:7|Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb_1.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLB_1 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":397:2:397:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":353:2:353:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND .......
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Register bit s2_tlb_resp_miss is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Register bit s1_pc[0] is always 0.
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Register bit s1_pc[1] is always 0.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":233:2:233:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_11 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_mask, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_param, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_11.v":286:2:286:7|Found RAM ram_opcode, depth=2, width=3
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v":159:2:159:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_13 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v":199:2:199:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_14 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_data, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_address, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_source, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_size, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_14.v":242:2:242:7|Found RAM ram_opcode, depth=2, width=3
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_15.v":111:2:111:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_15 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK_1 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_HELLA_CACHE_ARBITER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_RVCEXPANDER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IBUF .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1396:2:1396:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CSRFILE .......
@N: CL189 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Register bit reg_mstatus_spp is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\BaseDesign_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL260 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ALU .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_mul_div.v":367:2:367:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV .......

	FORMAT=144'b011011010110000101111000001011010110001101101111011100100110010100101101011000110111100101100011011011000110010101110011001111010010010101100100
	DEFAULT=32'b00000000000000000000000000000000
   Generated name = MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER_max-core-cycles=%d_0s
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER_max-core-cycles=%d_0s .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2496:2:2496:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":1486:126:1486:158|Removing instance MIV_RV32IMA_L1_AXI_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Found RAM _T_1151, depth=31, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Found RAM _T_1151, depth=31, width=32
@W: CL260 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XING .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_16.v":155:2:155:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_16 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_17 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":688:2:688:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER_TRIM .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_18.v":107:2:107:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_18 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_22.v":131:2:131:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_22.v":154:2:154:7|Found RAM ram, depth=2, width=7
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":267:2:267:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_28 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_qos, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_prot, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_cache, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_lock, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_burst, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_len, depth=2, width=8
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_addr, depth=2, width=32
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_28.v":330:2:330:7|Found RAM ram_id, depth=2, width=4
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v":165:2:165:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_29 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|Found RAM ram_last, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|Found RAM ram_strb, depth=2, width=8
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_29.v":198:2:198:7|Found RAM ram_data, depth=2, width=64
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v":148:2:148:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_30 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|Found RAM ram_resp, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_30.v":176:2:176:7|Found RAM ram_id, depth=2, width=4
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v":182:2:182:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_32 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_last, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_resp, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_data, depth=2, width=64
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_32.v":220:2:220:7|Found RAM ram_id, depth=2, width=4
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":267:2:267:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_33 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_qos, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_prot, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_cache, depth=2, width=4
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_lock, depth=2, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_burst, depth=2, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_size, depth=2, width=3
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_len, depth=2, width=8
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_addr, depth=2, width=31
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_33.v":330:2:330:7|Found RAM ram_id, depth=2, width=4
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v":199:2:199:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_48 .......
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_last, depth=8, width=1
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_user, depth=8, width=7
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_resp, depth=8, width=2
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_data, depth=8, width=64
@N: CL134 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_48.v":242:2:242:7|Found RAM ram_id, depth=8, width=4
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v":1028:2:1028:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER .......
@W: CL260 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v":1062:2:1062:7|Pruning register bit 3 of _T_658[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v":302:2:302:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_54 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v":688:2:688:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_55.v":141:2:141:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_55 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v":131:2:131:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_56 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlerror_error.v":379:2:379:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":493:2:493:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v":611:2:611:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":357:2:357:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v":74:2:74:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2 .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v":77:2:77:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v":102:2:102:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v":467:2:467:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG .......
@W: CG532 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_rocket_system.v":2270:2:2270:8|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM .......

	RESET_VECTOR_ADDR_1=32'b00000000000000000110000000000000
	RESET_VECTOR_ADDR_0=32'b00000000000000000000000000000000
	MASTER_TYPE=32'b00000000000000000000000000000000
	MEM_WID=4'b0101
	MMIO_WID=4'b0101
   Generated name = MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_AXI_AXIGLUE_BRIDGE .......
@W: CG781 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":475:34:475:34|Input AXI_MSLAVE_MEM_BUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":495:34:495:34|Input AXI_MSLAVE_MEM_RUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":520:35:520:35|Input AXI_MSLAVE_MMIO_BUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":540:35:540:35|Input AXI_MSLAVE_MMIO_RUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Removing wire MMIO_AXI_WID, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Removing wire MEM_AXI_WID, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":184:19:184:30|Removing wire MEM_AWREGION, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":186:19:186:28|Removing wire MEM_AWUSER, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":192:19:192:27|Removing wire MEM_WUSER, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":208:19:208:30|Removing wire MEM_ARREGION, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":210:19:210:28|Removing wire MEM_ARUSER, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":228:19:228:31|Removing wire MMIO_AWREGION, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":230:19:230:29|Removing wire MMIO_AWUSER, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":236:19:236:28|Removing wire MMIO_WUSER, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":252:19:252:31|Removing wire MMIO_ARREGION, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":254:19:254:29|Removing wire MMIO_ARUSER, as there is no assignment to it.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s .......
@W: CL318 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|*Output MMIO_AXI_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|*Output MEM_AXI_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on MiV_RV32IMA_L1_AXI_0 .......
Running optimization stage 1 on RCOSC_25_50MHZ .......
Running optimization stage 1 on OSC_0_OSC_0_0_OSC .......
@W: CL318 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0_0\OSC_0_OSC_0_0_OSC.v":16:7:16:24|*Output RCOSC_25_50MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0_0\OSC_0_OSC_0_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0_0\OSC_0_OSC_0_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0_0\OSC_0_OSC_0_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0_0\OSC_0_OSC_0_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 1 on OSC_0 .......
Running optimization stage 1 on reset_synchronizer .......
@N: CG775 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\CoreAHBLSRAM.v":29:7:29:34|Component SRAM_0_SRAM_0_0_COREAHBLSRAM not found in library "work" or "__hyper__lib__", but found in library COREAHBLSRAM_LIB

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=2'b00
	AHB_WR=2'b01
	AHB_RD=2'b10
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	RESP_OKAY=2'b00
	RESP_ERROR=2'b01
	TRN_IDLE=2'b00
	TRN_BUSY=2'b01
	TRN_SEQ=2'b11
	TRN_NONSEQ=2'b10
	SINGLE=3'b000
	INCR=3'b001
	WRAP4=3'b010
	INCR4=3'b011
	WRAP8=3'b100
	INCR8=3'b101
	WRAP16=3'b110
	INCR16=3'b111
   Generated name = SRAM_0_SRAM_0_0_AHBLSramIf_Z13
@N: CG179 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v":328:21:328:25|Removing redundant assignment.
Running optimization stage 1 on SRAM_0_SRAM_0_0_AHBLSramIf_Z13 .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v":184:3:184:8|Pruning unused register HWDATA_d[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v":184:3:184:8|Pruning unused register HTRANS_d[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v":184:3:184:8|Pruning unused register HBURST_d[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v":184:3:184:8|Pruning unused register HSEL_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v":184:3:184:8|Pruning unused register HREADYIN_d. Make sure that there are no unused intermediate registers.

	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	LSRAM_NUM_LOCATIONS_DWIDTH32=32'b00000000000000001000000000000000
	LSRAM_NUM_LOCATIONS_4=32'b00000000000000001000000000000000
	USRAM_NUM_LOCATIONS_DWIDTH32=32'b00000000000000000000000010000000
	USRAM_NUM_LOCATIONS_4=32'b00000000000000000000000000100000
	AHB_DWIDTH=32'b00000000000000000000000000100000
	SYNC_RESET=32'b00000000000000000000000000000000
	S_IDLE=2'b00
	S_WR=2'b01
	S_RD=2'b10
   Generated name = SRAM_0_SRAM_0_0_SramCtrlIf_0s_32768s_32768s_128s_32s_32s_0s_0_1_2
Running optimization stage 1 on RAM1K18 .......

	DEPTH=32'b00000000000000001000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	AHB_DWIDTH=32'b00000000000000000000000000100000
   Generated name = SRAM_0_SRAM_0_0_lsram_2048to139264x8_32768s_0s_32s
Running optimization stage 1 on SRAM_0_SRAM_0_0_lsram_2048to139264x8_32768s_0s_32s .......
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9909:10:9909:16|Removing instance block17 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9889:9:9889:15|Removing instance block18 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9868:10:9868:16|Removing instance block19 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9848:9:9848:15|Removing instance block20 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9827:9:9827:15|Removing instance block21 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9807:9:9807:15|Removing instance block22 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9786:9:9786:15|Removing instance block23 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9765:9:9765:15|Removing instance block24 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9744:9:9744:15|Removing instance block25 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9724:9:9724:15|Removing instance block26 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9704:9:9704:15|Removing instance block27 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9683:9:9683:15|Removing instance block28 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9662:9:9662:15|Removing instance block29 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9640:9:9640:15|Removing instance block30 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9619:9:9619:15|Removing instance block31 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9599:9:9599:15|Removing instance block32 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9578:9:9578:15|Removing instance block33 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9558:9:9558:15|Removing instance block34 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9538:9:9538:15|Removing instance block35 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9517:10:9517:16|Removing instance block36 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9497:9:9497:15|Removing instance block37 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9477:9:9477:15|Removing instance block38 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9456:9:9456:15|Removing instance block39 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9435:9:9435:15|Removing instance block40 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9415:9:9415:15|Removing instance block41 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9394:9:9394:15|Removing instance block42 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9373:9:9373:15|Removing instance block43 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9352:9:9352:15|Removing instance block44 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9331:9:9331:15|Removing instance block45 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9310:9:9310:15|Removing instance block46 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9289:9:9289:15|Removing instance block47 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9268:9:9268:15|Removing instance block48 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9247:9:9247:15|Removing instance block49 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9226:9:9226:15|Removing instance block50 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9205:9:9205:15|Removing instance block51 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9184:9:9184:15|Removing instance block52 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9163:9:9163:15|Removing instance block53 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9142:9:9142:15|Removing instance block54 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9121:9:9121:15|Removing instance block55 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9100:9:9100:15|Removing instance block56 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9079:9:9079:15|Removing instance block57 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9058:9:9058:15|Removing instance block58 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9037:9:9037:15|Removing instance block59 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":9016:9:9016:15|Removing instance block60 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":8995:9:8995:15|Removing instance block61 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":8974:9:8974:15|Removing instance block62 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":8953:9:8953:15|Removing instance block63 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":8933:9:8933:15|Removing instance block64 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":8913:9:8913:15|Removing instance block65 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":8893:9:8893:15|Removing instance block66 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":8872:9:8872:15|Removing instance block67 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":8851:9:8851:15|Removing instance block68 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":586:4:586:9|Pruning unused register ckRdAddr[15:9]. Make sure that there are no unused intermediate registers.
@N: CG179 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v":356:26:356:38|Removing redundant assignment.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v":111:31:111:42|Removing wire u_BUSY_all_0, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v":112:31:112:42|Removing wire u_BUSY_all_1, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v":113:31:113:42|Removing wire u_BUSY_all_2, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v":114:31:114:42|Removing wire u_BUSY_all_3, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v":116:31:116:42|Removing wire l_BUSY_all_1, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v":117:31:117:42|Removing wire l_BUSY_all_2, as there is no assignment to it.
@W: CG360 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v":118:31:118:42|Removing wire l_BUSY_all_3, as there is no assignment to it.
Running optimization stage 1 on SRAM_0_SRAM_0_0_SramCtrlIf_0s_32768s_32768s_128s_32s_32s_0s_0_1_2 .......

	FAMILY=32'b00000000000000000000000000011000
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	LSRAM_NUM_LOCATIONS_DWIDTH32=32'b00000000000000001000000000000000
	USRAM_NUM_LOCATIONS_DWIDTH32=32'b00000000000000000000000010000000
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = SRAM_0_SRAM_0_0_COREAHBLSRAM_24s_32s_32s_32768s_128s_0s_0s
Running optimization stage 1 on SRAM_0_SRAM_0_0_COREAHBLSRAM_24s_32s_32s_32768s_128s_0s_0s .......
Running optimization stage 1 on SRAM_0 .......
Running optimization stage 1 on SYSRESET .......
Running optimization stage 1 on BaseDesign .......
Running optimization stage 2 on BaseDesign .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on SRAM_0 .......
Running optimization stage 2 on SRAM_0_SRAM_0_0_COREAHBLSRAM_24s_32s_32s_32768s_128s_0s_0s .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\CoreAHBLSRAM.v":69:28:69:32|Input port bits 31 to 20 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on SRAM_0_SRAM_0_0_lsram_2048to139264x8_32768s_0s_32s .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":64:26:64:34|Input port bits 15 to 13 of writeAddr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":65:26:65:33|Input port bits 15 to 13 of readAddr[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\lsram_2048to139264x8.v":65:26:65:33|Input port bits 8 to 0 of readAddr[15:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on RAM1K18 .......
Running optimization stage 2 on SRAM_0_SRAM_0_0_SramCtrlIf_0s_32768s_32768s_128s_32s_32s_0s_0_1_2 .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v":138:3:138:8|Trying to extract state machine for register sramcurr_state.
Extracted state machine for register sramcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v":78:29:78:40|Input port bits 19 to 18 of ahbsram_addr[19:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v":118:31:118:42|*Input l_BUSY_all_3 to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\SramCtrlIf.v":80:29:80:47|Input ahbsram_wdata_usram is unused.
Running optimization stage 2 on SRAM_0_SRAM_0_0_AHBLSramIf_Z13 .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v":209:3:209:8|Trying to extract state machine for register ahbcurr_state.
Extracted state machine for register ahbcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\SRAM_0\SRAM_0_0\rtl\vlog\core\AHBLSramIf.v":108:28:108:31|Input BUSY is unused.
Running optimization stage 2 on reset_synchronizer .......
Running optimization stage 2 on OSC_0 .......
Running optimization stage 2 on OSC_0_OSC_0_0_OSC .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\OSC_0\OSC_0_0\OSC_0_OSC_0_0_OSC.v":14:7:14:9|Input XTL is unused.
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_AXI_AXIGLUE_BRIDGE .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_gluebridge.v":16:19:16:45|Input AXI_MIRROR_MST_MEM_AWREGION is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_24576_0_0s_5s_5s .......
@W: CL156 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":184:19:184:30|*Input MEM_AWREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":186:19:186:28|*Input MEM_AWUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":192:19:192:27|*Input MEM_WUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":208:19:208:30|*Input MEM_ARREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":210:19:210:28|*Input MEM_ARUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":228:19:228:31|*Input MMIO_AWREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":230:19:230:29|*Input MMIO_AWUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":236:19:236:28|*Input MMIO_WUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":252:19:252:31|*Input MMIO_ARREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi.v":254:19:254:29|*Input MMIO_ARUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_SYSTEM .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DEBUG_TRANSPORT_MODULE_JTAG .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v":66:10:66:14|Input reset is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v":70:10:70:26|Input io_chainIn_update is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_2 .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v":66:15:66:19|Input reset is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_JTAG_STATE_MACHINE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W4_I15 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_NEGATIVE_EDGE_LATCH .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_CHAIN .......
@N: CL135 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 4 words and data bit width of 1.
@N: CL135 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":491:2:491:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":66:16:66:20|Input reset is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_chain.v":70:16:70:32|Input io_chainIn_update is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN_1 .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v":66:16:66:20|Input reset is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CAPTURE_UPDATE_CHAIN .......
@N: CL135 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 16 words and data bit width of 1.
@N: CL135 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":627:2:627:7|Found sequential shift regs with address depth of 3 words and data bit width of 1.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":66:15:66:19|Input reset is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLERROR_ERROR .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_56 .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v":65:15:65:19|Input clock is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v":66:15:66:19|Input reset is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_56.v":67:15:67:26|Input io_deq_ready is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_55 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4 .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v":69:16:69:36|Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_54 .......
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER .......
@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v":125:16:125:33|Input port bit 3 of auto_out_b_bits_id[3:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v":142:16:142:33|Input port bit 3 of auto_out_r_bits_id[3:0] is unused

Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_48 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_33 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4BUFFER_BUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_32 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_30 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_29 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_28 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4USER_YANKER_YANK .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_22 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_18 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AXI4ID_INDEXER_TRIM .......
@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v":125:16:125:33|Input port bit 3 of auto_out_b_bits_id[3:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v":142:16:142:33|Input port bit 3 of auto_out_r_bits_id[3:0] is unused

Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLTO_AXI4_CONVERTER .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":69:16:69:36|Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":103:16:103:35|Input port bit 6 of auto_out_b_bits_user[6:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":121:16:121:35|Input port bit 6 of auto_out_r_bits_user[6:0] is unused

Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_17 .......
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_16 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XING .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3 .......
@N: CL135 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v":96:2:96:7|Found sequential shift sync with address depth of 3 words and data bit width of 31.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET_TILE_TILE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ROCKET .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PLUSARG_READER_max-core-cycles=%d_0s .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MUL_DIV .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_mul_div.v":405:2:405:7|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ALU .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_BREAKPOINT_UNIT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_CSRFILE .......
@W: CL260 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IBUF .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_ibuf.v":65:16:65:20|Input clock is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_RVCEXPANDER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_HELLA_CACHE_ARBITER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3 .......
@N: CL135 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v":96:2:96:7|Found sequential shift sync with address depth of 3 words and data bit width of 1.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_15 .......
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_15.v":129:2:129:7|Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_14 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_13 .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v":65:16:65:20|Input clock is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v":66:16:66:20|Input reset is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_queue_13.v":67:16:67:27|Input io_deq_ready is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_11 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_FRONTEND_FRONTEND .......
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":75:16:75:30|Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":77:16:77:33|Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SHIFT_QUEUE .......
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLB_1 .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb_1.v":65:16:65:20|Input clock is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ICACHE_ICACHE .......
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":396:2:396:7|Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":71:16:71:44|Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":77:16:77:31|Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":77:16:77:31|Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_icache_icache.v":78:16:78:26|Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DCACHE .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Trying to extract state machine for register release_state.
Extracted state machine for register release_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   101
   110
   111
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_AMOALU .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLB .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v":65:16:65:20|Input clock is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlb.v":66:16:66:27|Input io_req_valid is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ARBITER_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DCACHE_DATA_ARRAY .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_dcache_data_array.v":67:16:67:31|Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ARBITER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR_INT_XBAR .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_TL_MASTER_XBAR .......
@W: CL260 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v":462:2:462:7|Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_DEBUG .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_ASYNC_DM_INNER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_RESET_CATCH_AND_SYNC_D3 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W12_D1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SINK_DMI_XING .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_2 .......
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_error' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_sink' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W54_D1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_INNER_DM_INNER .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Trying to extract state machine for register ctrlStateReg.
Extracted state machine for register ctrlStateReg
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL279 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":72:16:72:40|Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":86:16:86:41|Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_ASYNC_DM_OUTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLASYNC_CROSSING_SOURCE_DM_INNER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_5 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_4 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_3 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W42_D1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE .......
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing register 'mem_0_source' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D1_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D4_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLDEBUG_MODULE_OUTER_DM_OUTER .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":70:16:70:41|Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":70:16:70:41|Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused

@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W32_I0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_DMI_XBAR .......
@W: CL260 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":85:16:85:39|Input auto_out_1_d_bits_opcode is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":95:16:95:39|Input auto_out_0_d_bits_opcode is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":96:16:96:38|Input auto_out_0_d_bits_param is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":97:16:97:37|Input auto_out_0_d_bits_size is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":99:16:99:37|Input auto_out_0_d_bits_sink is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_DMITO_TL_DMI2TL .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_COREPLEX_LOCAL_INTERRUPTER_CLINT .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":74:16:74:37|Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":74:16:74:37|Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLPLIC_PLIC .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":104:16:104:37|Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":104:16:104:37|Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_10 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFILTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_MEMORY_BUS_MEM_BUSES_0 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_MEMORY_BUS_MASTER_TLBUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_MEMORY_BUS .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v":65:16:65:20|Input clock is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_memory_bus.v":66:16:66:20|Input reset is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_4 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_PERIPHERY_BUS_PBUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLATOMIC_AUTOMATA_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFRAGMENTER_PERIPHERY_BUS_SLAVE_TLFRAGMENTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_3 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_PERIPHERY_BUS_SLAVE_TLBUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_PERIPHERY_BUS .......
@W: CL260 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":539:2:539:7|Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SYSTEM_BUS_SBUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_SIMPLE_LAZY_MODULE_SYSTEM_BUS_FROM_TILETILE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLCACHE_CORK_SYSTEM_BUS .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_6 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLFIFOFIXER_SYSTEM_BUS_PBUS_TLFIFOFIXER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLSPLITTER_SYSTEM_BUS_MASTER_TLSPLITTER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET_SYSTEM_BUS_SLAVE_TLWIDTH_WIDGET .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_REPEATER .......
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing register 'saved_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing register 'saved_sink' because it is only assigned 0 or its original value.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLBUFFER_SYSTEM_BUS_SLAVE_TLBUFFER .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_4 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_3 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_2 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE_1 .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_QUEUE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_TLXBAR_SYSTEM_BUS .......
@W: CL260 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":723:2:723:7|Pruning register bit 3 of _T_2153[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":98:16:98:37|Input auto_out_3_d_bits_sink is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":112:16:112:37|Input auto_out_2_d_bits_sink is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":129:16:129:37|Input auto_out_1_d_bits_sink is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\MiV_RV32IMA_L1_AXI_0\MiV_RV32IMA_L1_AXI_0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":147:16:147:37|Input auto_out_0_d_bits_sink is unused.
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_IDENTITY_MODULE .......
Running optimization stage 2 on MiV_RV32IMA_L1_AXI_0_MiV_RV32IMA_L1_AXI_0_0_MIV_RV32IMA_L1_AXI_INT_XBAR .......
Running optimization stage 2 on FCCC_0 .......
Running optimization stage 2 on FCCC_0_FCCC_0_0_FCCC .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on CoreUARTapb_0 .......
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_CoreUARTapb_Z12 .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":126:0:126:4|Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\CoreUARTapb.v":283:0:283:8|*Unassigned bits of CUARTI1OI[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_COREUART_0s_0s_0s_24s_0s_0s .......
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Rx_async.v":871:0:871:5|Trying to extract state machine for register CUARTll0.
Extracted state machine for register CUARTll0
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":301:0:301:5|Trying to extract state machine for register CUARTlI0l.
Extracted state machine for register CUARTlI0l
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":81:0:81:7|Input CUARTI1I is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":84:0:84:7|Input CUARTlO1 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Tx_async.v":87:0:87:7|Input CUARTOI1 is unused.
Running optimization stage 2 on CoreUARTapb_0_CoreUARTapb_0_0_Clock_gen_0s_0s .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreUARTapb_0\CoreUARTapb_0_0\rtl\vlog\core_obfuscated\Clock_gen.v":75:0:75:16|Input BAUD_VAL_FRACTION is unused.
Running optimization stage 2 on CoreTimer_1 .......
Running optimization stage 2 on CoreTimer_0 .......
Running optimization stage 2 on CoreTimer_32s_1s_24s_0s .......
Running optimization stage 2 on CoreJTAGDebug_0 .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_24s_0s_34s_85_0_0 .......
Running optimization stage 2 on BUFD .......
Running optimization stage 2 on corejtagdebug_bufd_34s .......
Running optimization stage 2 on COREJTAGDEBUG_UJTAG_WRAPPER .......
Running optimization stage 2 on UJTAG .......
Running optimization stage 2 on COREJTAGDEBUG_Z11 .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":42:8:42:16|Input TGT_TDO_1 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":49:8:49:16|Input TGT_TDO_2 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":56:8:56:16|Input TGT_TDO_3 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":63:8:63:16|Input TGT_TDO_4 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":70:8:70:16|Input TGT_TDO_5 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":77:8:77:16|Input TGT_TDO_6 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":84:8:84:16|Input TGT_TDO_7 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":91:8:91:16|Input TGT_TDO_8 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":98:8:98:16|Input TGT_TDO_9 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":105:8:105:17|Input TGT_TDO_10 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":112:8:112:17|Input TGT_TDO_11 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":119:8:119:17|Input TGT_TDO_12 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":126:8:126:17|Input TGT_TDO_13 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":133:8:133:17|Input TGT_TDO_14 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":140:8:140:17|Input TGT_TDO_15 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":142:8:142:52|Input UJTAG_BYPASS_TCK_0 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":143:8:143:52|Input UJTAG_BYPASS_TMS_0 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":144:8:144:52|Input UJTAG_BYPASS_TDI_0 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":145:8:145:54|Input UJTAG_BYPASS_TRSTB_0 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":149:8:149:52|Input UJTAG_BYPASS_TCK_1 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":150:8:150:52|Input UJTAG_BYPASS_TMS_1 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":151:8:151:52|Input UJTAG_BYPASS_TDI_1 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":152:8:152:54|Input UJTAG_BYPASS_TRSTB_1 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":156:8:156:52|Input UJTAG_BYPASS_TCK_2 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":157:8:157:52|Input UJTAG_BYPASS_TMS_2 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":158:8:158:52|Input UJTAG_BYPASS_TDI_2 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":159:8:159:54|Input UJTAG_BYPASS_TRSTB_2 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":163:8:163:52|Input UJTAG_BYPASS_TCK_3 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":164:8:164:52|Input UJTAG_BYPASS_TMS_3 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":165:8:165:52|Input UJTAG_BYPASS_TDI_3 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREJTAGDEBUG\3.1.100\core\corejtagdebug.v":166:8:166:54|Input UJTAG_BYPASS_TRSTB_3 is unused.
Running optimization stage 2 on CoreGPIO_OUT .......
Running optimization stage 2 on CoreGPIO_OUT_CoreGPIO_OUT_0_CoreGPIO_Z10 .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_OUT\CoreGPIO_OUT_0\rtl\vlog\core\coregpio.v":186:26:186:32|Input GPIO_IN is unused.
Running optimization stage 2 on CoreGPIO_IN .......
Running optimization stage 2 on CoreGPIO_IN_CoreGPIO_IN_0_CoreGPIO_Z9 .......
@N: CL135 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreGPIO_IN\CoreGPIO_IN_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 2 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on CoreAXITOAHBL_1 .......
Running optimization stage 2 on CoreAXITOAHBL_1_CoreAXITOAHBL_1_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v":123:24:123:26|Input WID is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_1\CoreAXITOAHBL_1_0\rtl\vlog\core\CoreAXItoAHBL.v":124:24:124:30|Input WID_BIF is unused.
Running optimization stage 2 on CoreAXITOAHBL_0 .......
Running optimization stage 2 on CoreAXITOAHBL_0_CoreAXITOAHBL_0_0_COREAXITOAHBL_5s_0s_0s_0s_1s_0s_64s_2s_8s .......
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v":123:24:123:26|Input WID is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAXITOAHBL_0\CoreAXITOAHBL_0_0\rtl\vlog\core\CoreAXItoAHBL.v":124:24:124:30|Input WID_BIF is unused.
Running optimization stage 2 on COREAXITOAHBL_AHBMasterCtrl_Z8 .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":445:0:445:5|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 15 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":92:24:92:29|Input AXILen is unused.
Running optimization stage 2 on COREAXITOAHBL_RAM_syncWrAsyncRd_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_AXIOutReg_5s_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_AXISlaveCtrl_Z7 .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v":470:0:470:5|Trying to extract state machine for register currState.
Extracted state machine for register currState
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAXITOAHBL\3.4.100\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v":119:28:119:33|Input port bits 2 to 0 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAXITOAHBL_readByteCnt .......
Running optimization stage 2 on COREAXITOAHBL_WSRTBAddrOffset_64s_8s .......
Running optimization stage 2 on COREAXITOAHBL_WSTRBPopCntr_64s_8s .......
Running optimization stage 2 on CoreAPB3_0 .......
Running optimization stage 2 on CoreAPB3_Z6 .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":75:18:75:22|Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":104:18:104:25|Input PRDATAS0 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":121:13:121:20|Input PREADYS0 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":138:13:138:21|Input PSLVERRS0 is unused.
@N: CL159 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synlog\BaseDesign_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Running optimization stage 2 on COREAHBTOAPB3_0 .......
Running optimization stage 2 on COREAHBTOAPB3_24s_0s .......
@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v":33:28:33:33|Input port bit 0 of HTRANS[1:0] is unused

Running optimization stage 2 on CoreAHBtoAPB3_ApbAddrData_0s .......
Running optimization stage 2 on CoreAHBtoAPB3_PenableScheduler_0s_0_1_2 .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_penablescheduler.v":111:4:111:9|Trying to extract state machine for register penableSchedulerState.
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Running optimization stage 2 on CoreAHBtoAPB3_AhbToApbSM_0s_0_1_0_1_2_3_4 .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v":265:4:265:9|Trying to extract state machine for register ahbToApbSMState.
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on CoreAHBL_0 .......
Running optimization stage 2 on CoreAHBL_0_CoreAHBL_0_0_CoreAHBLite_Z5 .......
@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":184:15:184:22|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":197:15:197:22|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":210:15:210:22|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":223:15:223:22|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":236:15:236:22|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":249:15:249:22|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":262:15:262:22|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":275:15:275:22|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":288:15:288:22|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":301:15:301:22|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":314:15:314:23|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":327:15:327:23|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":340:15:340:23|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":353:15:353:23|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":366:15:366:23|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":379:15:379:23|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\work\CoreAHBL_0\CoreAHBL_0_0\rtl\vlog\core\coreahblite.v":392:15:392:23|Input port bit 1 of HRESP_S16[1:0] is unused

Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_0_128_256_0_0_0s .......
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z4 .......
@N: CL201 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_0_0s_0_1_0 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z3 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_256_0s_0_1_0 .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:25|Input port bits 16 to 9 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:25|Input port bits 7 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:21|Input port bits 16 to 9 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:21|Input port bits 7 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z2 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_0_128_0s_0_1_0 .......
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:25|Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:25|Input port bits 6 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:21|Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\component\Actel\DirectCore\CoreAHBLite\5.4.102\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:21|Input port bits 6 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z1 .......
Running optimization stage 2 on AND2 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\GitHub-LSRAM-12.3\RISC-V-Creative-Board-1\Libero_Projects\MiV_AXI_IG2_Creative\synthesis\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 210MB peak: 242MB)

Process took 0h:00m:10s realtime, 0h:00m:10s cputime

Process completed successfully.
# Thu Feb 27 11:58:25 2020

###########################################################]
###########################################################[

Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: IRD-LT-M52413

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Feb 27 11:58:26 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:11s realtime, 0h:00m:11s cputime

Process completed successfully.
# Thu Feb 27 11:58:26 2020

###########################################################]
