Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec 30 14:49:52 2023
| Host         : DESKTOP-KQ35SGU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    498         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (498)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5107)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (498)
--------------------------
 There are 460 register/latch pins with no clock driven by root clock pin: graphics/clk_div_25mhz/clk_div_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: init/clk_2hz_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: move/clk_10hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5107)
---------------------------------------------------
 There are 5107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.584        0.000                      0                  652        0.128        0.000                      0                  652        4.600        0.000                       0                   423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.584        0.000                      0                  652        0.128        0.000                      0                  652        4.600        0.000                       0                   423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[209]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 0.405ns (10.026%)  route 3.634ns (89.974%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.043ns = ( 14.043 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.393     4.408    fsm/clk
    SLICE_X42Y79         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.236     4.644 f  fsm/state_reg[1]/Q
                         net (fo=22, routed)          0.383     5.027    fsm/state[1]
    SLICE_X42Y79         LUT2 (Prop_lut2_I1_O)        0.126     5.153 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         2.312     7.465    init/map_reg[265]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.043     7.508 r  init/map[265]_i_1/O
                         net (fo=8, routed)           0.939     8.448    create_map/map_reg[265]_0
    SLICE_X34Y67         FDRE                                         r  create_map/map_reg[209]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.268    14.043    create_map/clk_IBUF_BUFG
    SLICE_X34Y67         FDRE                                         r  create_map/map_reg[209]/C
                         clock pessimism              0.328    14.371    
                         clock uncertainty           -0.035    14.336    
    SLICE_X34Y67         FDRE (Setup_fdre_C_R)       -0.304    14.032    create_map/map_reg[209]
  -------------------------------------------------------------------
                         required time                         14.032    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  5.584    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[265]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 0.405ns (10.811%)  route 3.341ns (89.189%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 14.042 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.393     4.408    fsm/clk
    SLICE_X42Y79         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.236     4.644 f  fsm/state_reg[1]/Q
                         net (fo=22, routed)          0.383     5.027    fsm/state[1]
    SLICE_X42Y79         LUT2 (Prop_lut2_I1_O)        0.126     5.153 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         2.312     7.465    init/map_reg[265]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.043     7.508 r  init/map[265]_i_1/O
                         net (fo=8, routed)           0.646     8.154    create_map/map_reg[265]_0
    SLICE_X41Y66         FDRE                                         r  create_map/map_reg[265]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.267    14.042    create_map/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  create_map/map_reg[265]/C
                         clock pessimism              0.328    14.370    
                         clock uncertainty           -0.035    14.335    
    SLICE_X41Y66         FDRE (Setup_fdre_C_R)       -0.304    14.031    create_map/map_reg[265]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[255]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.362ns (9.566%)  route 3.422ns (90.434%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.038ns = ( 14.038 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.393     4.408    fsm/clk
    SLICE_X42Y79         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.236     4.644 f  fsm/state_reg[1]/Q
                         net (fo=22, routed)          0.383     5.027    fsm/state[1]
    SLICE_X42Y79         LUT2 (Prop_lut2_I1_O)        0.126     5.153 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         3.039     8.193    create_map/map_reg[273]_0
    SLICE_X44Y68         FDRE                                         r  create_map/map_reg[255]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.263    14.038    create_map/clk_IBUF_BUFG
    SLICE_X44Y68         FDRE                                         r  create_map/map_reg[255]/C
                         clock pessimism              0.328    14.366    
                         clock uncertainty           -0.035    14.331    
    SLICE_X44Y68         FDRE (Setup_fdre_C_CE)      -0.178    14.153    create_map/map_reg[255]
  -------------------------------------------------------------------
                         required time                         14.153    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[122]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.405ns (11.076%)  route 3.252ns (88.924%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.393     4.408    fsm/clk
    SLICE_X42Y79         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.236     4.644 f  fsm/state_reg[1]/Q
                         net (fo=22, routed)          0.383     5.027    fsm/state[1]
    SLICE_X42Y79         LUT2 (Prop_lut2_I1_O)        0.126     5.153 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         2.312     7.465    init/map_reg[265]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.043     7.508 r  init/map[265]_i_1/O
                         net (fo=8, routed)           0.557     8.065    create_map/map_reg[265]_0
    SLICE_X34Y70         FDRE                                         r  create_map/map_reg[122]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.266    14.041    create_map/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  create_map/map_reg[122]/C
                         clock pessimism              0.328    14.369    
                         clock uncertainty           -0.035    14.334    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.304    14.030    create_map/map_reg[122]
  -------------------------------------------------------------------
                         required time                         14.030    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             5.965ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[152]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 0.405ns (11.076%)  route 3.252ns (88.924%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.393     4.408    fsm/clk
    SLICE_X42Y79         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.236     4.644 f  fsm/state_reg[1]/Q
                         net (fo=22, routed)          0.383     5.027    fsm/state[1]
    SLICE_X42Y79         LUT2 (Prop_lut2_I1_O)        0.126     5.153 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         2.312     7.465    init/map_reg[265]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.043     7.508 r  init/map[265]_i_1/O
                         net (fo=8, routed)           0.557     8.065    create_map/map_reg[265]_0
    SLICE_X34Y70         FDRE                                         r  create_map/map_reg[152]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.266    14.041    create_map/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  create_map/map_reg[152]/C
                         clock pessimism              0.328    14.369    
                         clock uncertainty           -0.035    14.334    
    SLICE_X34Y70         FDRE (Setup_fdre_C_R)       -0.304    14.030    create_map/map_reg[152]
  -------------------------------------------------------------------
                         required time                         14.030    
                         arrival time                          -8.065    
  -------------------------------------------------------------------
                         slack                                  5.965    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.690ns  (logic 0.362ns (9.810%)  route 3.328ns (90.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns = ( 14.037 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.393     4.408    fsm/clk
    SLICE_X42Y79         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.236     4.644 f  fsm/state_reg[1]/Q
                         net (fo=22, routed)          0.383     5.027    fsm/state[1]
    SLICE_X42Y79         LUT2 (Prop_lut2_I1_O)        0.126     5.153 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         2.945     8.098    create_map/map_reg[273]_0
    SLICE_X44Y70         FDSE                                         r  create_map/map_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.262    14.037    create_map/clk_IBUF_BUFG
    SLICE_X44Y70         FDSE                                         r  create_map/map_reg[25]/C
                         clock pessimism              0.328    14.365    
                         clock uncertainty           -0.035    14.330    
    SLICE_X44Y70         FDSE (Setup_fdse_C_CE)      -0.178    14.152    create_map/map_reg[25]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.092ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[247]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.405ns (11.402%)  route 3.147ns (88.598%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.040ns = ( 14.040 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.393     4.408    fsm/clk
    SLICE_X42Y79         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.236     4.644 f  fsm/state_reg[1]/Q
                         net (fo=22, routed)          0.383     5.027    fsm/state[1]
    SLICE_X42Y79         LUT2 (Prop_lut2_I1_O)        0.126     5.153 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         2.312     7.465    init/map_reg[265]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.043     7.508 r  init/map[265]_i_1/O
                         net (fo=8, routed)           0.452     7.960    create_map/map_reg[265]_0
    SLICE_X44Y66         FDRE                                         r  create_map/map_reg[247]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.265    14.040    create_map/clk_IBUF_BUFG
    SLICE_X44Y66         FDRE                                         r  create_map/map_reg[247]/C
                         clock pessimism              0.328    14.368    
                         clock uncertainty           -0.035    14.333    
    SLICE_X44Y66         FDRE (Setup_fdre_C_R)       -0.281    14.052    create_map/map_reg[247]
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  6.092    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.362ns (10.186%)  route 3.192ns (89.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 14.031 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.393     4.408    fsm/clk
    SLICE_X42Y79         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.236     4.644 f  fsm/state_reg[1]/Q
                         net (fo=22, routed)          0.383     5.027    fsm/state[1]
    SLICE_X42Y79         LUT2 (Prop_lut2_I1_O)        0.126     5.153 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         2.809     7.962    create_map/map_reg[273]_0
    SLICE_X48Y71         FDSE                                         r  create_map/map_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.256    14.031    create_map/clk_IBUF_BUFG
    SLICE_X48Y71         FDSE                                         r  create_map/map_reg[17]/C
                         clock pessimism              0.328    14.359    
                         clock uncertainty           -0.035    14.324    
    SLICE_X48Y71         FDSE (Setup_fdse_C_CE)      -0.201    14.123    create_map/map_reg[17]
  -------------------------------------------------------------------
                         required time                         14.123    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.362ns (10.186%)  route 3.192ns (89.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 14.031 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.393     4.408    fsm/clk
    SLICE_X42Y79         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.236     4.644 f  fsm/state_reg[1]/Q
                         net (fo=22, routed)          0.383     5.027    fsm/state[1]
    SLICE_X42Y79         LUT2 (Prop_lut2_I1_O)        0.126     5.153 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         2.809     7.962    create_map/map_reg[273]_0
    SLICE_X48Y71         FDSE                                         r  create_map/map_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.256    14.031    create_map/clk_IBUF_BUFG
    SLICE_X48Y71         FDSE                                         r  create_map/map_reg[31]/C
                         clock pessimism              0.328    14.359    
                         clock uncertainty           -0.035    14.324    
    SLICE_X48Y71         FDSE (Setup_fdse_C_CE)      -0.201    14.123    create_map/map_reg[31]
  -------------------------------------------------------------------
                         required time                         14.123    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[236]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.405ns (11.767%)  route 3.037ns (88.233%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.041ns = ( 14.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.408ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.393     4.408    fsm/clk
    SLICE_X42Y79         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y79         FDCE (Prop_fdce_C_Q)         0.236     4.644 f  fsm/state_reg[1]/Q
                         net (fo=22, routed)          0.383     5.027    fsm/state[1]
    SLICE_X42Y79         LUT2 (Prop_lut2_I1_O)        0.126     5.153 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         2.312     7.465    init/map_reg[265]
    SLICE_X42Y68         LUT2 (Prop_lut2_I1_O)        0.043     7.508 r  init/map[265]_i_1/O
                         net (fo=8, routed)           0.342     7.850    create_map/map_reg[265]_0
    SLICE_X42Y66         FDRE                                         r  create_map/map_reg[236]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.266    14.041    create_map/clk_IBUF_BUFG
    SLICE_X42Y66         FDRE                                         r  create_map/map_reg[236]/C
                         clock pessimism              0.328    14.369    
                         clock uncertainty           -0.035    14.334    
    SLICE_X42Y66         FDRE (Setup_fdre_C_R)       -0.281    14.053    create_map/map_reg[236]
  -------------------------------------------------------------------
                         required time                         14.053    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                  6.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 ps2/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/enter_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.704%)  route 0.098ns (43.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.596     1.842    ps2/clk
    SLICE_X39Y81         FDCE                                         r  ps2/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.100     1.942 r  ps2/data_reg[0]/Q
                         net (fo=5, routed)           0.098     2.040    ps2/data_reg_n_0_[0]
    SLICE_X38Y81         LUT6 (Prop_lut6_I3_O)        0.028     2.068 r  ps2/enter_i_1/O
                         net (fo=1, routed)           0.000     2.068    ps2/enter_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  ps2/enter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.813     2.298    ps2/clk
    SLICE_X38Y81         FDRE                                         r  ps2/enter_reg/C
                         clock pessimism             -0.445     1.853    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.087     1.940    ps2/enter_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ps2/temp_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.646%)  route 0.110ns (52.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.598     1.844    ps2/clk
    SLICE_X37Y82         FDCE                                         r  ps2/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDCE (Prop_fdce_C_Q)         0.100     1.944 r  ps2/temp_data_reg[0]/Q
                         net (fo=2, routed)           0.110     2.054    ps2/temp_data[0]
    SLICE_X39Y81         FDCE                                         r  ps2/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.813     2.298    ps2/clk
    SLICE_X39Y81         FDCE                                         r  ps2/data_reg[0]/C
                         clock pessimism             -0.427     1.871    
    SLICE_X39Y81         FDCE (Hold_fdce_C_D)         0.040     1.911    ps2/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ps2/ps2_clk_falg2_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/negedge_ps2_clk_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.717%)  route 0.086ns (40.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.600     1.846    ps2/clk
    SLICE_X36Y84         FDCE                                         r  ps2/ps2_clk_falg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDCE (Prop_fdce_C_Q)         0.100     1.946 r  ps2/ps2_clk_falg2_reg/Q
                         net (fo=2, routed)           0.086     2.032    ps2/ps2_clk_falg2
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.028     2.060 r  ps2/negedge_ps2_clk_shift_i_1/O
                         net (fo=1, routed)           0.000     2.060    ps2/negedge_ps2_clk
    SLICE_X37Y84         FDRE                                         r  ps2/negedge_ps2_clk_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.817     2.302    ps2/clk
    SLICE_X37Y84         FDRE                                         r  ps2/negedge_ps2_clk_shift_reg/C
                         clock pessimism             -0.445     1.857    
    SLICE_X37Y84         FDRE (Hold_fdre_C_D)         0.060     1.917    ps2/negedge_ps2_clk_shift_reg
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.532%)  route 0.091ns (41.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.598     1.844    display_level_num/m7/M2/clk
    SLICE_X27Y80         FDRE                                         r  display_level_num/m7/M2/buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y80         FDRE (Prop_fdre_C_Q)         0.100     1.944 r  display_level_num/m7/M2/buffer_reg[29]/Q
                         net (fo=1, routed)           0.091     2.034    display_level_num/m7/M2/in10[28]
    SLICE_X25Y80         LUT3 (Prop_lut3_I1_O)        0.028     2.062 r  display_level_num/m7/M2/buffer[28]_i_1/O
                         net (fo=1, routed)           0.000     2.062    display_level_num/m7/M2/buffer[28]
    SLICE_X25Y80         FDRE                                         r  display_level_num/m7/M2/buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.815     2.300    display_level_num/m7/M2/clk
    SLICE_X25Y80         FDRE                                         r  display_level_num/m7/M2/buffer_reg[28]/C
                         clock pessimism             -0.444     1.856    
    SLICE_X25Y80         FDRE (Hold_fdre_C_D)         0.060     1.916    display_level_num/m7/M2/buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ps2/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/up_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.092%)  route 0.118ns (47.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.596     1.842    ps2/clk
    SLICE_X39Y81         FDCE                                         r  ps2/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.100     1.942 r  ps2/data_reg[7]/Q
                         net (fo=5, routed)           0.118     2.059    ps2/data_reg_n_0_[7]
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.028     2.087 r  ps2/up_i_1/O
                         net (fo=1, routed)           0.000     2.087    ps2/up_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  ps2/up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.813     2.298    ps2/clk
    SLICE_X38Y81         FDRE                                         r  ps2/up_reg/C
                         clock pessimism             -0.445     1.853    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.087     1.940    ps2/up_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 ps2/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/right_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.880%)  route 0.119ns (48.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.596     1.842    ps2/clk
    SLICE_X39Y81         FDCE                                         r  ps2/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDCE (Prop_fdce_C_Q)         0.100     1.942 r  ps2/data_reg[7]/Q
                         net (fo=5, routed)           0.119     2.060    ps2/data_reg_n_0_[7]
    SLICE_X38Y81         LUT6 (Prop_lut6_I4_O)        0.028     2.088 r  ps2/right_i_1/O
                         net (fo=1, routed)           0.000     2.088    ps2/right_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  ps2/right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.813     2.298    ps2/clk
    SLICE_X38Y81         FDRE                                         r  ps2/right_reg/C
                         clock pessimism             -0.445     1.853    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.087     1.940    ps2/right_reg
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ps2/temp_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.464%)  route 0.102ns (50.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.599     1.845    ps2/clk
    SLICE_X35Y82         FDCE                                         r  ps2/temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y82         FDCE (Prop_fdce_C_Q)         0.100     1.945 r  ps2/temp_data_reg[4]/Q
                         net (fo=3, routed)           0.102     2.047    ps2/temp_data[4]
    SLICE_X35Y81         FDCE                                         r  ps2/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.815     2.300    ps2/clk
    SLICE_X35Y81         FDCE                                         r  ps2/data_reg[4]/C
                         clock pessimism             -0.444     1.856    
    SLICE_X35Y81         FDCE (Hold_fdce_C_D)         0.040     1.896    ps2/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/start_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/EN_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.996%)  route 0.101ns (44.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.299ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.597     1.843    display_level_num/m7/M2/clk
    SLICE_X25Y79         FDRE                                         r  display_level_num/m7/M2/start_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  display_level_num/m7/M2/start_reg[1]/Q
                         net (fo=4, routed)           0.101     2.043    display_level_num/m7/M2/start[1]
    SLICE_X24Y79         LUT2 (Prop_lut2_I0_O)        0.028     2.071 r  display_level_num/m7/M2/EN_i_2/O
                         net (fo=1, routed)           0.000     2.071    display_level_num/m7/M2/EN_i_2_n_0
    SLICE_X24Y79         FDCE                                         r  display_level_num/m7/M2/EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.814     2.299    display_level_num/m7/M2/clk
    SLICE_X24Y79         FDCE                                         r  display_level_num/m7/M2/EN_reg/C
                         clock pessimism             -0.445     1.854    
    SLICE_X24Y79         FDCE (Hold_fdce_C_D)         0.060     1.914    display_level_num/m7/M2/EN_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ps2/num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.130ns (53.142%)  route 0.115ns (46.858%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.599     1.845    ps2/clk
    SLICE_X36Y83         FDCE                                         r  ps2/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDCE (Prop_fdce_C_Q)         0.100     1.945 r  ps2/num_reg[1]/Q
                         net (fo=14, routed)          0.115     2.059    ps2/sel0[1]
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.030     2.089 r  ps2/num[3]_i_2/O
                         net (fo=1, routed)           0.000     2.089    ps2/p_1_in[3]
    SLICE_X37Y83         FDCE                                         r  ps2/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.816     2.301    ps2/clk
    SLICE_X37Y83         FDCE                                         r  ps2/num_reg[3]/C
                         clock pessimism             -0.445     1.856    
    SLICE_X37Y83         FDCE (Hold_fdce_C_D)         0.075     1.931    ps2/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/buffer_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/buffer_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (42.022%)  route 0.177ns (57.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.597     1.843    display_level_num/m7/M2/clk
    SLICE_X24Y70         FDRE                                         r  display_level_num/m7/M2/buffer_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y70         FDRE (Prop_fdre_C_Q)         0.100     1.943 r  display_level_num/m7/M2/buffer_reg[41]/Q
                         net (fo=1, routed)           0.177     2.119    display_level_num/m7/M2/in10[40]
    SLICE_X22Y70         LUT3 (Prop_lut3_I1_O)        0.028     2.147 r  display_level_num/m7/M2/buffer[40]_i_1/O
                         net (fo=1, routed)           0.000     2.147    display_level_num/m7/M2/buffer[40]
    SLICE_X22Y70         FDRE                                         r  display_level_num/m7/M2/buffer_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.840     2.325    display_level_num/m7/M2/clk
    SLICE_X22Y70         FDRE                                         r  display_level_num/m7/M2/buffer_reg[40]/C
                         clock pessimism             -0.427     1.898    
    SLICE_X22Y70         FDRE (Hold_fdre_C_D)         0.087     1.985    display_level_num/m7/M2/buffer_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X29Y70   create_map/map_reg[166]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X33Y68   create_map/map_reg[195]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X39Y67   create_map/map_reg[219]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X45Y68   create_map/map_reg[229]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X42Y68   create_map/map_reg[235]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X42Y68   create_map/map_reg[239]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X45Y67   create_map/map_reg[243]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X45Y66   create_map/map_reg[249]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X43Y67   create_map/map_reg[256]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X29Y70   create_map/map_reg[166]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X29Y70   create_map/map_reg[166]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X33Y68   create_map/map_reg[195]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X33Y68   create_map/map_reg[195]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X39Y67   create_map/map_reg[219]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X39Y67   create_map/map_reg[219]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X45Y68   create_map/map_reg[229]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X45Y68   create_map/map_reg[229]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X42Y68   create_map/map_reg[235]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X42Y68   create_map/map_reg[235]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X27Y73   create_map/map_reg[100]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X27Y73   create_map/map_reg[100]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X26Y73   create_map/map_reg[101]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X26Y73   create_map/map_reg[101]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X25Y72   create_map/map_reg[102]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X25Y72   create_map/map_reg[102]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X30Y75   create_map/map_reg[103]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X30Y75   create_map/map_reg[103]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X25Y71   create_map/map_reg[104]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X25Y71   create_map/map_reg[104]/C



