CommandLine
C:\Xilinx\10.1\ISE\bin\nt\unwrapped\bitgen.exe -ise C:/XUP/Markets/PLDs/Workshops/courses/v10_1_fpga_flow/sp3ekit/labsolutions/VHDL/lab2/arwz_pace.ise -intstyle ise -f uart_clock.ut uart_clock.ncd
s
FormatString
bitgen [-d] [-j] [-b] [-w] [-l] [-m] [-t] [-n] [-u] [-a] [--p] [-r <bitFile>] [-intstyle ise|xflow|silent] [-ise <projectrepositoryfile>] {-bd <BRAM_data_file> [tag <tagname>]} {-g <setting_value>} <infile[.ncd]> [<outfile>] [<pcffile[.pcf]>]
s
