<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\0.PROJECTS\0.Bosna\0.Git-Repo\eduSOC\3.build\hw_build.GUI\impl\gwsynthesis\eduSOC.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\0.PROJECTS\0.Bosna\0.Git-Repo\eduSOC\1.hw\constraints\top.pinout.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\0.PROJECTS\0.Bosna\0.Git-Repo\eduSOC\1.hw\constraints\top.timing.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Mar  4 10:50:46 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3661</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1876</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk_27 </td>
</tr>
<tr>
<td>u_pll/u_pll_s1/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>u_pll/u_pll_s1/CLKOUT </td>
</tr>
<tr>
<td>u_pll/u_pll_s1/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>9.259</td>
<td>108.000
<td>0.000</td>
<td>4.630</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>u_pll/u_pll_s1/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/u_pll_s1/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>u_pll/u_pll_s1/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/u_pll_s1/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>clk_27_ibuf/I</td>
<td>clk_27</td>
<td>u_pll/u_pll_s1/CLKOUTD3 </td>
</tr>
<tr>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>u_pll/u_pll_s1/CLKOUT</td>
<td>u_pll/u_pll_s1/CLKOUT.default_gen_clk</td>
<td>u_pll/u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>54.000(MHz)</td>
<td>67.816(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_27!</h4>
<h4>No timing paths to get frequency of u_pll/u_pll_s1/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/u_pll_s1/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/u_pll_s1/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/u_pll_s1/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/u_pll_s1/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/u_pll_s1/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/u_pll_s1/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/u_pll_s1/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/u_pll_s1/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/u_pll_s1/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/u_pll_s1/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/u_pll_s1/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.886</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_8_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>7.335</td>
</tr>
<tr>
<td>2</td>
<td>1.968</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_25_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>7.254</td>
</tr>
<tr>
<td>3</td>
<td>2.059</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_27_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>7.163</td>
</tr>
<tr>
<td>4</td>
<td>2.216</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_10_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>7.005</td>
</tr>
<tr>
<td>5</td>
<td>2.216</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_11_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>7.005</td>
</tr>
<tr>
<td>6</td>
<td>2.357</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_13_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.865</td>
</tr>
<tr>
<td>7</td>
<td>2.482</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_18_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.739</td>
</tr>
<tr>
<td>8</td>
<td>2.605</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_19_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.616</td>
</tr>
<tr>
<td>9</td>
<td>2.605</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_22_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.616</td>
</tr>
<tr>
<td>10</td>
<td>2.611</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_17_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.610</td>
</tr>
<tr>
<td>11</td>
<td>2.616</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_16_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.605</td>
</tr>
<tr>
<td>12</td>
<td>2.634</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_9_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.588</td>
</tr>
<tr>
<td>13</td>
<td>2.634</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_12_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.588</td>
</tr>
<tr>
<td>14</td>
<td>2.652</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_23_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.569</td>
</tr>
<tr>
<td>15</td>
<td>2.675</td>
<td>u_sdram/u_sdram_ctrl/rdat_3_s0/Q</td>
<td>u_cpu/u_cpu_0/is_sb_sh_sw_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.546</td>
</tr>
<tr>
<td>16</td>
<td>2.692</td>
<td>u_sdram/u_sdram_ctrl/rdat_3_s0/Q</td>
<td>u_cpu/u_cpu_0/is_alu_reg_imm_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.529</td>
</tr>
<tr>
<td>17</td>
<td>2.722</td>
<td>u_sdram/u_sdram_ctrl/rdat_3_s0/Q</td>
<td>u_cpu/u_cpu_0/instr_auipc_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.499</td>
</tr>
<tr>
<td>18</td>
<td>2.739</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_26_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.482</td>
</tr>
<tr>
<td>19</td>
<td>2.759</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_20_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.462</td>
</tr>
<tr>
<td>20</td>
<td>2.776</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/cpuregs_1821_REDUCAREG_G_s/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.445</td>
</tr>
<tr>
<td>21</td>
<td>2.809</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_21_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.412</td>
</tr>
<tr>
<td>22</td>
<td>2.809</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_29_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.412</td>
</tr>
<tr>
<td>23</td>
<td>2.818</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_24_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.403</td>
</tr>
<tr>
<td>24</td>
<td>2.826</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_28_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.395</td>
</tr>
<tr>
<td>25</td>
<td>2.859</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_out_15_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.259</td>
<td>0.003</td>
<td>6.362</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.336</td>
<td>u_cpu/u_cpu_0/mem_addr_9_s0/Q</td>
<td>u_cpu/u_imem/mem_mem_0_0_s/AD[12]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>2</td>
<td>0.337</td>
<td>u_cpu/u_cpu_0/mem_wdata_20_s0/Q</td>
<td>u_dmem/mem_2_mem_2_0_2_s/DI[0]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>3</td>
<td>0.350</td>
<td>u_cpu/u_cpu_0/mem_addr_10_s0/Q</td>
<td>u_cpu/u_imem/mem_mem_0_0_s/AD[13]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>4</td>
<td>0.364</td>
<td>u_cpu/u_cpu_0/mem_wdata_31_s0/Q</td>
<td>u_dmem/mem_3_mem_3_0_3_s/DI[1]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.613</td>
</tr>
<tr>
<td>5</td>
<td>0.365</td>
<td>u_cpu/u_cpu_0/mem_wdata_7_s0/Q</td>
<td>u_dmem/mem_0_mem_0_0_3_s/DI[1]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.614</td>
</tr>
<tr>
<td>6</td>
<td>0.376</td>
<td>u_cpu/u_cpu_0/mem_wdata_19_s0/Q</td>
<td>u_dmem/mem_2_mem_2_0_1_s/DI[1]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.625</td>
</tr>
<tr>
<td>7</td>
<td>0.376</td>
<td>u_cpu/u_cpu_0/mem_wdata_13_s0/Q</td>
<td>u_dmem/mem_1_mem_1_0_2_s/DI[1]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.625</td>
</tr>
<tr>
<td>8</td>
<td>0.376</td>
<td>u_cpu/u_cpu_0/mem_addr_2_s0/Q</td>
<td>u_cpu/u_imem/mem_mem_0_0_s/AD[5]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.494</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>u_uart/rx_cnt1us_1_s0/Q</td>
<td>u_uart/rx_cnt1us_1_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>u_uart/rx_cnt1us_3_s0/Q</td>
<td>u_uart/rx_cnt1us_3_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>u_sdram/u_sdram_ctrl/cnt_15us_2_s1/Q</td>
<td>u_sdram/u_sdram_ctrl/cnt_15us_2_s1/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>u_cpu/u_cpu_0/reg_sh_3_s0/Q</td>
<td>u_cpu/u_cpu_0/reg_sh_3_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.427</td>
<td>u_uart/rx_state_1_s2/Q</td>
<td>u_uart/rx_state_1_s2/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>14</td>
<td>0.427</td>
<td>u_sdram/u_sdram_ctrl/cnt_15us_0_s3/Q</td>
<td>u_sdram/u_sdram_ctrl/cnt_15us_0_s3/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>15</td>
<td>0.427</td>
<td>u_sdram/u_sdram_ctrl/cnt_1us_2_s0/Q</td>
<td>u_sdram/u_sdram_ctrl/cnt_1us_2_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>16</td>
<td>0.427</td>
<td>u_sdram/u_sdram_ctrl/cnt_1us_4_s0/Q</td>
<td>u_sdram/u_sdram_ctrl/cnt_1us_4_s0/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>17</td>
<td>0.428</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_1_s1/Q</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_1_s1/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>18</td>
<td>0.428</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_3_s1/Q</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_3_s1/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>19</td>
<td>0.429</td>
<td>u_uart/tx_state_2_s1/Q</td>
<td>u_uart/tx_state_2_s1/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>20</td>
<td>0.429</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_0_s1/Q</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_0_s1/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>21</td>
<td>0.433</td>
<td>u_sdram/u_sdram_ctrl/state_2_s1/Q</td>
<td>u_sdram/u_sdram_ctrl/state_2_s1/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.444</td>
</tr>
<tr>
<td>22</td>
<td>0.434</td>
<td>u_sdram/u_sdram_ctrl/state_1_s1/Q</td>
<td>u_sdram/u_sdram_ctrl/state_1_s1/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.445</td>
</tr>
<tr>
<td>23</td>
<td>0.439</td>
<td>u_cpu/u_cpu_0/cpu_state_2_s1/Q</td>
<td>u_cpu/u_cpu_0/cpu_state_2_s1/D</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>24</td>
<td>0.454</td>
<td>u_cpu/u_cpu_0/mem_addr_11_s0/Q</td>
<td>u_dmem/mem_2_mem_2_0_2_s/AD[10]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>25</td>
<td>0.463</td>
<td>u_cpu/u_cpu_0/mem_wdata_21_s0/Q</td>
<td>u_dmem/mem_2_mem_2_0_2_s/DI[1]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/uart_tx_s1/PRESET</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>2</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_state_0_s1/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>3</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_state_1_s1/PRESET</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>4</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_state_2_s1/PRESET</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>5</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_state_3_s1/PRESET</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>6</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/rx_state_3_s2/PRESET</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>7</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/rx_state_0_s2/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>8</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/rx_state_1_s2/PRESET</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>9</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/rx_state_2_s2/PRESET</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>10</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/csr_uart_rx.oflow_30_s1/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>11</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/csr_uart_rx.valid_31_s1/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>12</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_0_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>13</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_1_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>14</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_2_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>15</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_3_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>16</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_4_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>17</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_5_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>18</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_6_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>19</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_7_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>20</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_cnt1us_0_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>21</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_cnt1us_1_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>22</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_cnt1us_2_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>23</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_cnt1us_3_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>24</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/csr_uart_rx.data_0_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
<tr>
<td>25</td>
<td>16.730</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/csr_uart_rx.data_1_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>1.754</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.823</td>
<td>u_debounce[2]/out_s0/Q</td>
<td>u_pll/srst_n_pipe_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.834</td>
</tr>
<tr>
<td>2</td>
<td>0.823</td>
<td>u_debounce[2]/out_s0/Q</td>
<td>u_pll/srst_n_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.834</td>
</tr>
<tr>
<td>3</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/uart_tx_s1/PRESET</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>4</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_state_0_s1/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>5</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_state_1_s1/PRESET</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>6</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_state_2_s1/PRESET</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>7</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_state_3_s1/PRESET</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>8</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/rx_state_3_s2/PRESET</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>9</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/rx_state_0_s2/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>10</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/rx_state_1_s2/PRESET</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>11</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/rx_state_2_s2/PRESET</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>12</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/csr_uart_rx.oflow_30_s1/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>13</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/csr_uart_rx.valid_31_s1/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>14</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_0_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>15</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_1_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>16</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_2_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>17</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_3_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>18</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_4_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>19</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_5_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>20</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_6_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>21</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_data_7_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>22</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_cnt1us_0_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>23</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_cnt1us_1_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>24</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_cnt1us_2_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
<tr>
<td>25</td>
<td>1.211</td>
<td>u_pll/srst_n_s0/Q</td>
<td>u_uart/tx_cnt1us_3_s0/CLEAR</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.222</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_debounce[2]/pipe_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_debounce[1]/pipe_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_cpu/u_cpu_0/mem_rdata_q_27_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_cpu/u_cpu_0/mem_rdata_q_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_cpu/u_cpu_0/mem_addr_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_cpu/u_cpu_0/decoded_imm_uj_12_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_cpu/u_cpu_0/alu_out_q_24_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_sdram_ctrl/dq_out_28_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.496</td>
<td>8.496</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_sdram_ctrl/dq_out_29_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>20.539</td>
<td>2.264</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>u_cpu/u_cpu_0/n3742_s5/I1</td>
</tr>
<tr>
<td>21.088</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3742_s5/F</td>
</tr>
<tr>
<td>21.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>u_cpu/u_cpu_0/reg_out_8_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C25[1][A]</td>
<td>u_cpu/u_cpu_0/reg_out_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.606, 35.529%; route: 4.497, 61.308%; tC2Q: 0.232, 3.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>20.545</td>
<td>2.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>u_cpu/u_cpu_0/n3725_s5/I0</td>
</tr>
<tr>
<td>21.007</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3725_s5/F</td>
</tr>
<tr>
<td>21.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>u_cpu/u_cpu_0/reg_out_25_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>u_cpu/u_cpu_0/reg_out_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 34.728%; route: 4.503, 62.074%; tC2Q: 0.232, 3.198%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>20.545</td>
<td>2.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>u_cpu/u_cpu_0/n3723_s5/I0</td>
</tr>
<tr>
<td>20.916</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3723_s5/F</td>
</tr>
<tr>
<td>20.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>u_cpu/u_cpu_0/reg_out_27_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>u_cpu/u_cpu_0/reg_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.428, 33.898%; route: 4.503, 62.863%; tC2Q: 0.232, 3.239%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>20.296</td>
<td>2.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>u_cpu/u_cpu_0/n3740_s5/I1</td>
</tr>
<tr>
<td>20.758</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3740_s5/F</td>
</tr>
<tr>
<td>20.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>u_cpu/u_cpu_0/reg_out_10_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[1][A]</td>
<td>u_cpu/u_cpu_0/reg_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 35.959%; route: 4.254, 60.729%; tC2Q: 0.232, 3.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>20.296</td>
<td>2.021</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>u_cpu/u_cpu_0/n3739_s5/I1</td>
</tr>
<tr>
<td>20.758</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3739_s5/F</td>
</tr>
<tr>
<td>20.758</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>u_cpu/u_cpu_0/reg_out_11_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C26[2][A]</td>
<td>u_cpu/u_cpu_0/reg_out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 35.959%; route: 4.254, 60.729%; tC2Q: 0.232, 3.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.357</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>20.048</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>u_cpu/u_cpu_0/n3737_s5/I1</td>
</tr>
<tr>
<td>20.618</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3737_s5/F</td>
</tr>
<tr>
<td>20.618</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>u_cpu/u_cpu_0/reg_out_13_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C28[1][A]</td>
<td>u_cpu/u_cpu_0/reg_out_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.627, 38.268%; route: 4.006, 58.352%; tC2Q: 0.232, 3.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>19.943</td>
<td>1.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>u_cpu/u_cpu_0/n3732_s5/I0</td>
</tr>
<tr>
<td>20.492</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3732_s5/F</td>
</tr>
<tr>
<td>20.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>u_cpu/u_cpu_0/reg_out_18_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C30[1][A]</td>
<td>u_cpu/u_cpu_0/reg_out_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.606, 38.669%; route: 3.901, 57.889%; tC2Q: 0.232, 3.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>19.799</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td>u_cpu/u_cpu_0/n3731_s5/I0</td>
</tr>
<tr>
<td>20.369</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3731_s5/F</td>
</tr>
<tr>
<td>20.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[0][B]</td>
<td>u_cpu/u_cpu_0/reg_out_19_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C30[0][B]</td>
<td>u_cpu/u_cpu_0/reg_out_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.627, 39.706%; route: 3.757, 56.788%; tC2Q: 0.232, 3.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.369</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>19.799</td>
<td>1.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td>u_cpu/u_cpu_0/n3728_s5/I0</td>
</tr>
<tr>
<td>20.369</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3728_s5/F</td>
</tr>
<tr>
<td>20.369</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td>u_cpu/u_cpu_0/reg_out_22_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C30[1][B]</td>
<td>u_cpu/u_cpu_0/reg_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.627, 39.706%; route: 3.757, 56.788%; tC2Q: 0.232, 3.507%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>19.793</td>
<td>1.519</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td>u_cpu/u_cpu_0/n3733_s5/I0</td>
</tr>
<tr>
<td>20.363</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3733_s5/F</td>
</tr>
<tr>
<td>20.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td>u_cpu/u_cpu_0/reg_out_17_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C30[0][B]</td>
<td>u_cpu/u_cpu_0/reg_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.627, 39.740%; route: 3.751, 56.750%; tC2Q: 0.232, 3.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.358</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>19.788</td>
<td>1.513</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>u_cpu/u_cpu_0/n3734_s5/I0</td>
</tr>
<tr>
<td>20.358</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3734_s5/F</td>
</tr>
<tr>
<td>20.358</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>u_cpu/u_cpu_0/reg_out_16_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C30[0][B]</td>
<td>u_cpu/u_cpu_0/reg_out_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.627, 39.774%; route: 3.746, 56.713%; tC2Q: 0.232, 3.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>19.771</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td>u_cpu/u_cpu_0/n3741_s5/I1</td>
</tr>
<tr>
<td>20.341</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3741_s5/F</td>
</tr>
<tr>
<td>20.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][B]</td>
<td>u_cpu/u_cpu_0/reg_out_9_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C29[0][B]</td>
<td>u_cpu/u_cpu_0/reg_out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.627, 39.878%; route: 3.729, 56.600%; tC2Q: 0.232, 3.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>19.771</td>
<td>1.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>u_cpu/u_cpu_0/n3738_s5/I1</td>
</tr>
<tr>
<td>20.341</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3738_s5/F</td>
</tr>
<tr>
<td>20.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>u_cpu/u_cpu_0/reg_out_12_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>u_cpu/u_cpu_0/reg_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.627, 39.878%; route: 3.729, 56.600%; tC2Q: 0.232, 3.522%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_31_s0/Q</td>
</tr>
<tr>
<td>15.133</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>u_cpu/cpu_rdata_31_s4/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s4/F</td>
</tr>
<tr>
<td>16.085</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[3][A]</td>
<td>u_cpu/cpu_rdata_31_s1/I2</td>
</tr>
<tr>
<td>16.602</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C20[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s1/F</td>
</tr>
<tr>
<td>17.021</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][B]</td>
<td>u_cpu/cpu_rdata_31_s0/I2</td>
</tr>
<tr>
<td>17.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C22[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s0/F</td>
</tr>
<tr>
<td>18.549</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td>u_cpu/u_cpu_0/n3720_s6/I0</td>
</tr>
<tr>
<td>19.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R20C31[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3720_s6/F</td>
</tr>
<tr>
<td>19.951</td>
<td>0.949</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>u_cpu/u_cpu_0/n3727_s5/I1</td>
</tr>
<tr>
<td>20.322</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3727_s5/F</td>
</tr>
<tr>
<td>20.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>u_cpu/u_cpu_0/reg_out_23_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[2][A]</td>
<td>u_cpu/u_cpu_0/reg_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.451, 37.311%; route: 3.886, 59.157%; tC2Q: 0.232, 3.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/is_sb_sh_sw_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_sdram/u_sdram_ctrl/rdat_3_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_3_s0/Q</td>
</tr>
<tr>
<td>15.647</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td>u_cpu/cpu_rdata_3_s2/I2</td>
</tr>
<tr>
<td>16.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_3_s2/F</td>
</tr>
<tr>
<td>16.265</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>u_cpu/cpu_rdata_3_s0/I1</td>
</tr>
<tr>
<td>16.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C19[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_3_s0/F</td>
</tr>
<tr>
<td>17.331</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[3][B]</td>
<td>u_cpu/u_cpu_0/n918_s8/I0</td>
</tr>
<tr>
<td>17.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C24[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n918_s8/F</td>
</tr>
<tr>
<td>18.451</td>
<td>0.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[3][A]</td>
<td>u_cpu/u_cpu_0/n945_s5/I2</td>
</tr>
<tr>
<td>18.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C29[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n945_s5/F</td>
</tr>
<tr>
<td>19.729</td>
<td>0.908</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>u_cpu/u_cpu_0/n952_s4/I3</td>
</tr>
<tr>
<td>20.299</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n952_s4/F</td>
</tr>
<tr>
<td>20.299</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/is_sb_sh_sw_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>u_cpu/u_cpu_0/is_sb_sh_sw_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>u_cpu/u_cpu_0/is_sb_sh_sw_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.054, 31.376%; route: 4.260, 65.080%; tC2Q: 0.232, 3.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/is_alu_reg_imm_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_sdram/u_sdram_ctrl/rdat_3_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_3_s0/Q</td>
</tr>
<tr>
<td>15.647</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td>u_cpu/cpu_rdata_3_s2/I2</td>
</tr>
<tr>
<td>16.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_3_s2/F</td>
</tr>
<tr>
<td>16.265</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>u_cpu/cpu_rdata_3_s0/I1</td>
</tr>
<tr>
<td>16.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C19[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_3_s0/F</td>
</tr>
<tr>
<td>17.331</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[3][B]</td>
<td>u_cpu/u_cpu_0/n918_s8/I0</td>
</tr>
<tr>
<td>17.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C24[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n918_s8/F</td>
</tr>
<tr>
<td>18.451</td>
<td>0.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>u_cpu/u_cpu_0/n906_s8/I1</td>
</tr>
<tr>
<td>18.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C29[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n906_s8/F</td>
</tr>
<tr>
<td>19.734</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>u_cpu/u_cpu_0/n956_s3/I2</td>
</tr>
<tr>
<td>20.283</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n956_s3/F</td>
</tr>
<tr>
<td>20.283</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/is_alu_reg_imm_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>u_cpu/u_cpu_0/is_alu_reg_imm_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[0][B]</td>
<td>u_cpu/u_cpu_0/is_alu_reg_imm_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.033, 31.136%; route: 4.264, 65.311%; tC2Q: 0.232, 3.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/instr_auipc_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td>u_sdram/u_sdram_ctrl/rdat_3_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R8C2[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_3_s0/Q</td>
</tr>
<tr>
<td>15.647</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td>u_cpu/cpu_rdata_3_s2/I2</td>
</tr>
<tr>
<td>16.018</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_3_s2/F</td>
</tr>
<tr>
<td>16.265</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C19[0][B]</td>
<td>u_cpu/cpu_rdata_3_s0/I1</td>
</tr>
<tr>
<td>16.636</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R27C19[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_3_s0/F</td>
</tr>
<tr>
<td>17.331</td>
<td>0.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[3][B]</td>
<td>u_cpu/u_cpu_0/n918_s8/I0</td>
</tr>
<tr>
<td>17.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C24[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n918_s8/F</td>
</tr>
<tr>
<td>18.451</td>
<td>0.748</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>u_cpu/u_cpu_0/n906_s8/I1</td>
</tr>
<tr>
<td>18.822</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R25C29[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n906_s8/F</td>
</tr>
<tr>
<td>19.790</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_cpu/u_cpu_0/n911_s6/I1</td>
</tr>
<tr>
<td>20.252</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n911_s6/F</td>
</tr>
<tr>
<td>20.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/instr_auipc_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_cpu/u_cpu_0/instr_auipc_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C29[2][B]</td>
<td>u_cpu/u_cpu_0/instr_auipc_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.946, 29.944%; route: 4.321, 66.486%; tC2Q: 0.232, 3.570%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_31_s0/Q</td>
</tr>
<tr>
<td>15.133</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>u_cpu/cpu_rdata_31_s4/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s4/F</td>
</tr>
<tr>
<td>16.085</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[3][A]</td>
<td>u_cpu/cpu_rdata_31_s1/I2</td>
</tr>
<tr>
<td>16.602</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C20[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s1/F</td>
</tr>
<tr>
<td>17.021</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][B]</td>
<td>u_cpu/cpu_rdata_31_s0/I2</td>
</tr>
<tr>
<td>17.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C22[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s0/F</td>
</tr>
<tr>
<td>18.549</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td>u_cpu/u_cpu_0/n3720_s6/I0</td>
</tr>
<tr>
<td>19.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R20C31[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3720_s6/F</td>
</tr>
<tr>
<td>19.686</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>u_cpu/u_cpu_0/n3724_s5/I1</td>
</tr>
<tr>
<td>20.235</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3724_s5/F</td>
</tr>
<tr>
<td>20.235</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>u_cpu/u_cpu_0/reg_out_26_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>u_cpu/u_cpu_0/reg_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 40.559%; route: 3.621, 55.862%; tC2Q: 0.232, 3.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>19.666</td>
<td>1.392</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>u_cpu/u_cpu_0/n3730_s5/I0</td>
</tr>
<tr>
<td>20.215</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3730_s5/F</td>
</tr>
<tr>
<td>20.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>u_cpu/u_cpu_0/reg_out_20_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[0][B]</td>
<td>u_cpu/u_cpu_0/reg_out_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.606, 40.327%; route: 3.624, 56.083%; tC2Q: 0.232, 3.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/cpuregs_1821_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.936</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[0][B]</td>
<td>u_cpu/u_cpu_0/mem_rdata_latched_noshuffle_23_s1/I0</td>
</tr>
<tr>
<td>17.491</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C32[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/mem_rdata_latched_noshuffle_23_s1/F</td>
</tr>
<tr>
<td>17.908</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[3][A]</td>
<td>u_cpu/u_cpu_0/decoded_imm_uj_c_3_s0/I0</td>
</tr>
<tr>
<td>18.279</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C31[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/decoded_imm_uj_c_3_s0/F</td>
</tr>
<tr>
<td>18.778</td>
<td>0.499</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td>u_cpu/u_cpu_0/cpuregs_n2454_DOAL_G_0_s6/I1</td>
</tr>
<tr>
<td>19.231</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C33[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/cpuregs_n2454_DOAL_G_0_s6/F</td>
</tr>
<tr>
<td>19.628</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>u_cpu/u_cpu_0/cpuregs_n2454_DOAL_G_0_s5/I0</td>
</tr>
<tr>
<td>20.198</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/cpuregs_n2454_DOAL_G_0_s5/F</td>
</tr>
<tr>
<td>20.198</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/cpuregs_1821_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>u_cpu/u_cpu_0/cpuregs_1821_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>u_cpu/u_cpu_0/cpuregs_1821_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.036, 47.106%; route: 3.177, 49.294%; tC2Q: 0.232, 3.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_31_s0/Q</td>
</tr>
<tr>
<td>15.133</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>u_cpu/cpu_rdata_31_s4/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s4/F</td>
</tr>
<tr>
<td>16.085</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[3][A]</td>
<td>u_cpu/cpu_rdata_31_s1/I2</td>
</tr>
<tr>
<td>16.602</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C20[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s1/F</td>
</tr>
<tr>
<td>17.021</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][B]</td>
<td>u_cpu/cpu_rdata_31_s0/I2</td>
</tr>
<tr>
<td>17.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C22[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s0/F</td>
</tr>
<tr>
<td>18.549</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td>u_cpu/u_cpu_0/n3720_s6/I0</td>
</tr>
<tr>
<td>19.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R20C31[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3720_s6/F</td>
</tr>
<tr>
<td>19.703</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>u_cpu/u_cpu_0/n3729_s5/I1</td>
</tr>
<tr>
<td>20.165</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3729_s5/F</td>
</tr>
<tr>
<td>20.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>u_cpu/u_cpu_0/reg_out_21_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[0][B]</td>
<td>u_cpu/u_cpu_0/reg_out_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.542, 39.644%; route: 3.638, 56.738%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_31_s0/Q</td>
</tr>
<tr>
<td>15.133</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>u_cpu/cpu_rdata_31_s4/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s4/F</td>
</tr>
<tr>
<td>16.085</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[3][A]</td>
<td>u_cpu/cpu_rdata_31_s1/I2</td>
</tr>
<tr>
<td>16.602</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C20[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s1/F</td>
</tr>
<tr>
<td>17.021</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][B]</td>
<td>u_cpu/cpu_rdata_31_s0/I2</td>
</tr>
<tr>
<td>17.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C22[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s0/F</td>
</tr>
<tr>
<td>18.549</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td>u_cpu/u_cpu_0/n3720_s6/I0</td>
</tr>
<tr>
<td>19.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R20C31[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3720_s6/F</td>
</tr>
<tr>
<td>19.703</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td>u_cpu/u_cpu_0/n3721_s5/I1</td>
</tr>
<tr>
<td>20.165</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3721_s5/F</td>
</tr>
<tr>
<td>20.165</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td>u_cpu/u_cpu_0/reg_out_29_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[1][B]</td>
<td>u_cpu/u_cpu_0/reg_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.542, 39.644%; route: 3.638, 56.738%; tC2Q: 0.232, 3.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.818</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_31_s0/Q</td>
</tr>
<tr>
<td>15.133</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>u_cpu/cpu_rdata_31_s4/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s4/F</td>
</tr>
<tr>
<td>16.085</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[3][A]</td>
<td>u_cpu/cpu_rdata_31_s1/I2</td>
</tr>
<tr>
<td>16.602</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C20[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s1/F</td>
</tr>
<tr>
<td>17.021</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][B]</td>
<td>u_cpu/cpu_rdata_31_s0/I2</td>
</tr>
<tr>
<td>17.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C22[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s0/F</td>
</tr>
<tr>
<td>18.549</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td>u_cpu/u_cpu_0/n3720_s6/I0</td>
</tr>
<tr>
<td>19.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R20C31[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3720_s6/F</td>
</tr>
<tr>
<td>19.785</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td>u_cpu/u_cpu_0/n3726_s5/I1</td>
</tr>
<tr>
<td>20.156</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3726_s5/F</td>
</tr>
<tr>
<td>20.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[1][A]</td>
<td>u_cpu/u_cpu_0/reg_out_24_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C31[1][A]</td>
<td>u_cpu/u_cpu_0/reg_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.451, 38.279%; route: 3.720, 58.098%; tC2Q: 0.232, 3.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td>u_sdram/u_sdram_ctrl/rdat_31_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R35C38[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_31_s0/Q</td>
</tr>
<tr>
<td>15.133</td>
<td>1.148</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>u_cpu/cpu_rdata_31_s4/I2</td>
</tr>
<tr>
<td>15.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s4/F</td>
</tr>
<tr>
<td>16.085</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C20[3][A]</td>
<td>u_cpu/cpu_rdata_31_s1/I2</td>
</tr>
<tr>
<td>16.602</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C20[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s1/F</td>
</tr>
<tr>
<td>17.021</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][B]</td>
<td>u_cpu/cpu_rdata_31_s0/I2</td>
</tr>
<tr>
<td>17.576</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R26C22[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_31_s0/F</td>
</tr>
<tr>
<td>18.549</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][B]</td>
<td>u_cpu/u_cpu_0/n3720_s6/I0</td>
</tr>
<tr>
<td>19.002</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R20C31[0][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3720_s6/F</td>
</tr>
<tr>
<td>19.686</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td>u_cpu/u_cpu_0/n3722_s5/I1</td>
</tr>
<tr>
<td>20.148</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3722_s5/F</td>
</tr>
<tr>
<td>20.148</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td>u_cpu/u_cpu_0/reg_out_28_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[1][B]</td>
<td>u_cpu/u_cpu_0/reg_out_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.542, 39.750%; route: 3.621, 56.622%; tC2Q: 0.232, 3.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>9.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>u_sdram/u_sdram_ctrl/rdat_23_s0/CLK</td>
</tr>
<tr>
<td>13.985</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/rdat_23_s0/Q</td>
</tr>
<tr>
<td>14.911</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>u_cpu/cpu_rdata_23_s1/I2</td>
</tr>
<tr>
<td>15.481</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s1/F</td>
</tr>
<tr>
<td>15.482</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>u_cpu/cpu_rdata_23_s0/I0</td>
</tr>
<tr>
<td>15.999</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">u_cpu/cpu_rdata_23_s0/F</td>
</tr>
<tr>
<td>16.902</td>
<td>0.903</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[3][B]</td>
<td>u_cpu/u_cpu_0/n3719_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C23[3][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s13/F</td>
</tr>
<tr>
<td>17.822</td>
<td>0.403</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][A]</td>
<td>u_cpu/u_cpu_0/n3719_s6/I3</td>
</tr>
<tr>
<td>18.275</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>24</td>
<td>R26C22[3][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3719_s6/F</td>
</tr>
<tr>
<td>19.545</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td>u_cpu/u_cpu_0/n3735_s5/I1</td>
</tr>
<tr>
<td>20.115</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3735_s5/F</td>
</tr>
<tr>
<td>20.115</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_out_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td>u_cpu/u_cpu_0/reg_out_15_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C30[2][B]</td>
<td>u_cpu/u_cpu_0/reg_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.259</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.274, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.627, 41.292%; route: 3.503, 55.061%; tC2Q: 0.232, 3.647%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/u_cpu_0/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_imem/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[2][A]</td>
<td>u_cpu/u_cpu_0/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R24C21[2][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>4.185</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_cpu/u_imem/mem_mem_0_0_s/AD[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_cpu/u_imem/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_cpu/u_imem/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.496%; tC2Q: 0.202, 44.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/u_cpu_0/mem_wdata_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dmem/mem_2_mem_2_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[0][A]</td>
<td>u_cpu/u_cpu_0/mem_wdata_20_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C23[0][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/mem_wdata_20_s0/Q</td>
</tr>
<tr>
<td>4.316</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_dmem/mem_2_mem_2_0_2_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_dmem/mem_2_mem_2_0_2_s/CLK</td>
</tr>
<tr>
<td>3.980</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_dmem/mem_2_mem_2_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/u_cpu_0/mem_addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_imem/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][B]</td>
<td>u_cpu/u_cpu_0/mem_addr_10_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R24C21[1][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/mem_addr_10_s0/Q</td>
</tr>
<tr>
<td>4.198</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_cpu/u_imem/mem_mem_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_cpu/u_imem/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_cpu/u_imem/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.807%; tC2Q: 0.202, 43.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.364</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/u_cpu_0/mem_wdata_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dmem/mem_3_mem_3_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C33[1][A]</td>
<td>u_cpu/u_cpu_0/mem_wdata_31_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C33[1][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/mem_wdata_31_s0/Q</td>
</tr>
<tr>
<td>4.344</td>
<td>0.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_dmem/mem_3_mem_3_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_dmem/mem_3_mem_3_0_3_s/CLK</td>
</tr>
<tr>
<td>3.980</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_dmem/mem_3_mem_3_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.411, 67.040%; tC2Q: 0.202, 32.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/u_cpu_0/mem_wdata_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dmem/mem_0_mem_0_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[2][A]</td>
<td>u_cpu/u_cpu_0/mem_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C21[2][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/mem_wdata_7_s0/Q</td>
</tr>
<tr>
<td>4.345</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td style=" font-weight:bold;">u_dmem/mem_0_mem_0_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>u_dmem/mem_0_mem_0_0_3_s/CLK</td>
</tr>
<tr>
<td>3.980</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[3]</td>
<td>u_dmem/mem_0_mem_0_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 67.106%; tC2Q: 0.202, 32.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/u_cpu_0/mem_wdata_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dmem/mem_2_mem_2_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>u_cpu/u_cpu_0/mem_wdata_19_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C22[0][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/mem_wdata_19_s0/Q</td>
</tr>
<tr>
<td>4.356</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_dmem/mem_2_mem_2_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_dmem/mem_2_mem_2_0_1_s/CLK</td>
</tr>
<tr>
<td>3.980</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_dmem/mem_2_mem_2_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.423, 67.678%; tC2Q: 0.202, 32.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/u_cpu_0/mem_wdata_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dmem/mem_1_mem_1_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][A]</td>
<td>u_cpu/u_cpu_0/mem_wdata_13_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C23[0][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/mem_wdata_13_s0/Q</td>
</tr>
<tr>
<td>4.356</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">u_dmem/mem_1_mem_1_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_dmem/mem_1_mem_1_0_2_s/CLK</td>
</tr>
<tr>
<td>3.980</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>u_dmem/mem_1_mem_1_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.423, 67.678%; tC2Q: 0.202, 32.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/u_cpu_0/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_imem/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>u_cpu/u_cpu_0/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>21</td>
<td>R21C21[2][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>4.225</td>
<td>0.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">u_cpu/u_imem/mem_mem_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_cpu/u_imem/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>u_cpu/u_imem/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.292, 59.134%; tC2Q: 0.202, 40.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart/rx_cnt1us_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/rx_cnt1us_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[0][A]</td>
<td>u_uart/rx_cnt1us_1_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R32C18[0][A]</td>
<td style=" font-weight:bold;">u_uart/rx_cnt1us_1_s0/Q</td>
</tr>
<tr>
<td>3.935</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[0][A]</td>
<td>u_uart/n121_s5/I2</td>
</tr>
<tr>
<td>4.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C18[0][A]</td>
<td style=" background: #97FFFF;">u_uart/n121_s5/F</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C18[0][A]</td>
<td style=" font-weight:bold;">u_uart/rx_cnt1us_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[0][A]</td>
<td>u_uart/rx_cnt1us_1_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C18[0][A]</td>
<td>u_uart/rx_cnt1us_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart/rx_cnt1us_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/rx_cnt1us_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>u_uart/rx_cnt1us_3_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C18[0][A]</td>
<td style=" font-weight:bold;">u_uart/rx_cnt1us_3_s0/Q</td>
</tr>
<tr>
<td>3.935</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>u_uart/n119_s5/I3</td>
</tr>
<tr>
<td>4.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td style=" background: #97FFFF;">u_uart/n119_s5/F</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td style=" font-weight:bold;">u_uart/rx_cnt1us_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>u_uart/rx_cnt1us_3_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>u_uart/rx_cnt1us_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/cnt_15us_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_sdram_ctrl/cnt_15us_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_sdram/u_sdram_ctrl/cnt_15us_2_s1/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/cnt_15us_2_s1/Q</td>
</tr>
<tr>
<td>3.935</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_sdram/u_sdram_ctrl/n516_s2/I3</td>
</tr>
<tr>
<td>4.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_sdram_ctrl/n516_s2/F</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/cnt_15us_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_sdram/u_sdram_ctrl/cnt_15us_2_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>u_sdram/u_sdram_ctrl/cnt_15us_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/u_cpu_0/reg_sh_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/reg_sh_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[1][A]</td>
<td>u_cpu/u_cpu_0/reg_sh_3_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C33[1][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_sh_3_s0/Q</td>
</tr>
<tr>
<td>3.935</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[1][A]</td>
<td>u_cpu/u_cpu_0/n3759_s5/I1</td>
</tr>
<tr>
<td>4.167</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3759_s5/F</td>
</tr>
<tr>
<td>4.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C33[1][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/reg_sh_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C33[1][A]</td>
<td>u_cpu/u_cpu_0/reg_sh_3_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C33[1][A]</td>
<td>u_cpu/u_cpu_0/reg_sh_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart/rx_state_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/rx_state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[1][A]</td>
<td>u_uart/rx_state_1_s2/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R33C17[1][A]</td>
<td style=" font-weight:bold;">u_uart/rx_state_1_s2/Q</td>
</tr>
<tr>
<td>3.936</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[1][A]</td>
<td>u_uart/n125_s16/I2</td>
</tr>
<tr>
<td>4.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R33C17[1][A]</td>
<td style=" background: #97FFFF;">u_uart/n125_s16/F</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[1][A]</td>
<td style=" font-weight:bold;">u_uart/rx_state_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[1][A]</td>
<td>u_uart/rx_state_1_s2/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C17[1][A]</td>
<td>u_uart/rx_state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/cnt_15us_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_sdram_ctrl/cnt_15us_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>u_sdram/u_sdram_ctrl/cnt_15us_0_s3/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R21C19[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/cnt_15us_0_s3/Q</td>
</tr>
<tr>
<td>3.936</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>u_sdram/u_sdram_ctrl/n518_s5/I0</td>
</tr>
<tr>
<td>4.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_sdram_ctrl/n518_s5/F</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/cnt_15us_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>u_sdram/u_sdram_ctrl/cnt_15us_0_s3/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>u_sdram/u_sdram_ctrl/cnt_15us_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/cnt_1us_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_sdram_ctrl/cnt_1us_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>u_sdram/u_sdram_ctrl/cnt_1us_2_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C20[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/cnt_1us_2_s0/Q</td>
</tr>
<tr>
<td>3.936</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>u_sdram/u_sdram_ctrl/n496_s2/I3</td>
</tr>
<tr>
<td>4.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_sdram_ctrl/n496_s2/F</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/cnt_1us_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>u_sdram/u_sdram_ctrl/cnt_1us_2_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>u_sdram/u_sdram_ctrl/cnt_1us_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/cnt_1us_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_sdram_ctrl/cnt_1us_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>u_sdram/u_sdram_ctrl/cnt_1us_4_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R22C19[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/cnt_1us_4_s0/Q</td>
</tr>
<tr>
<td>3.936</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>u_sdram/u_sdram_ctrl/n494_s2/I1</td>
</tr>
<tr>
<td>4.168</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_sdram_ctrl/n494_s2/F</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/cnt_1us_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>u_sdram/u_sdram_ctrl/cnt_1us_4_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[0][A]</td>
<td>u_sdram/u_sdram_ctrl/cnt_1us_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/wait_cnt_1_s1/Q</td>
</tr>
<tr>
<td>3.938</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>u_sdram/u_sdram_ctrl/n347_s17/I2</td>
</tr>
<tr>
<td>4.170</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_sdram_ctrl/n347_s17/F</td>
</tr>
<tr>
<td>4.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/wait_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[0][A]</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R18C20[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/wait_cnt_3_s1/Q</td>
</tr>
<tr>
<td>3.938</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>u_sdram/u_sdram_ctrl/n345_s20/I2</td>
</tr>
<tr>
<td>4.170</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_sdram_ctrl/n345_s20/F</td>
</tr>
<tr>
<td>4.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/wait_cnt_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C20[1][A]</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart/tx_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td>u_uart/tx_state_2_s1/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R29C18[1][A]</td>
<td style=" font-weight:bold;">u_uart/tx_state_2_s1/Q</td>
</tr>
<tr>
<td>3.939</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td>u_uart/n305_s30/I2</td>
</tr>
<tr>
<td>4.171</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td style=" background: #97FFFF;">u_uart/n305_s30/F</td>
</tr>
<tr>
<td>4.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td style=" font-weight:bold;">u_uart/tx_state_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td>u_uart/tx_state_2_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C18[1][A]</td>
<td>u_uart/tx_state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.171</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>15</td>
<td>R17C20[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/wait_cnt_0_s1/Q</td>
</tr>
<tr>
<td>3.939</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_sdram/u_sdram_ctrl/n348_s18/I3</td>
</tr>
<tr>
<td>4.171</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_sdram_ctrl/n348_s18/F</td>
</tr>
<tr>
<td>4.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/wait_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>u_sdram/u_sdram_ctrl/wait_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_sdram_ctrl/state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>u_sdram/u_sdram_ctrl/state_2_s1/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>28</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/state_2_s1/Q</td>
</tr>
<tr>
<td>3.942</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>u_sdram/u_sdram_ctrl/n352_s20/I2</td>
</tr>
<tr>
<td>4.174</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_sdram_ctrl/n352_s20/F</td>
</tr>
<tr>
<td>4.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/state_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>u_sdram/u_sdram_ctrl/state_2_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>u_sdram/u_sdram_ctrl/state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.278%; route: 0.010, 2.203%; tC2Q: 0.202, 45.518%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_sdram_ctrl/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_sdram_ctrl/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>u_sdram/u_sdram_ctrl/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R18C20[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/state_1_s1/Q</td>
</tr>
<tr>
<td>3.944</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>u_sdram/u_sdram_ctrl/n353_s15/I1</td>
</tr>
<tr>
<td>4.176</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_sdram_ctrl/n353_s15/F</td>
</tr>
<tr>
<td>4.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_sdram_ctrl/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>u_sdram/u_sdram_ctrl/state_1_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>u_sdram/u_sdram_ctrl/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.135%; route: 0.011, 2.472%; tC2Q: 0.202, 45.393%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/u_cpu_0/cpu_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cpu/u_cpu_0/cpu_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>u_cpu/u_cpu_0/cpu_state_2_s1/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>74</td>
<td>R26C37[0][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/cpu_state_2_s1/Q</td>
</tr>
<tr>
<td>3.949</td>
<td>0.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>u_cpu/u_cpu_0/n3753_s17/I2</td>
</tr>
<tr>
<td>4.181</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" background: #97FFFF;">u_cpu/u_cpu_0/n3753_s17/F</td>
</tr>
<tr>
<td>4.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/cpu_state_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>u_cpu/u_cpu_0/cpu_state_2_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C37[0][A]</td>
<td>u_cpu/u_cpu_0/cpu_state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 51.568%; route: 0.016, 3.532%; tC2Q: 0.202, 44.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.849</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/u_cpu_0/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dmem/mem_2_mem_2_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C21[1][A]</td>
<td>u_cpu/u_cpu_0/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R24C21[1][A]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>4.302</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_dmem/mem_2_mem_2_0_2_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_dmem/mem_2_mem_2_0_2_s/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_dmem/mem_2_mem_2_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 64.665%; tC2Q: 0.202, 35.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.463</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cpu/u_cpu_0/mem_wdata_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dmem/mem_2_mem_2_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C23[2][B]</td>
<td>u_cpu/u_cpu_0/mem_wdata_21_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C23[2][B]</td>
<td style=" font-weight:bold;">u_cpu/u_cpu_0/mem_wdata_21_s0/Q</td>
</tr>
<tr>
<td>4.442</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_dmem/mem_2_mem_2_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_dmem/mem_2_mem_2_0_2_s/CLK</td>
</tr>
<tr>
<td>3.980</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_dmem/mem_2_mem_2_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 71.610%; tC2Q: 0.202, 28.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/uart_tx_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT50[A]</td>
<td style=" font-weight:bold;">u_uart/uart_tx_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT50[A]</td>
<td>u_uart/uart_tx_s1/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT50[A]</td>
<td>u_uart/uart_tx_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td style=" font-weight:bold;">u_uart/tx_state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>u_uart/tx_state_0_s1/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>u_uart/tx_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td style=" font-weight:bold;">u_uart/tx_state_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td>u_uart/tx_state_1_s1/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C19[0][B]</td>
<td>u_uart/tx_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td style=" font-weight:bold;">u_uart/tx_state_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td>u_uart/tx_state_2_s1/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C18[1][A]</td>
<td>u_uart/tx_state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td style=" font-weight:bold;">u_uart/tx_state_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>u_uart/tx_state_3_s1/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>u_uart/tx_state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/rx_state_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[0][A]</td>
<td style=" font-weight:bold;">u_uart/rx_state_3_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[0][A]</td>
<td>u_uart/rx_state_3_s2/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C17[0][A]</td>
<td>u_uart/rx_state_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/rx_state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td style=" font-weight:bold;">u_uart/rx_state_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td>u_uart/rx_state_0_s2/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C17[2][B]</td>
<td>u_uart/rx_state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/rx_state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[1][A]</td>
<td style=" font-weight:bold;">u_uart/rx_state_1_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[1][A]</td>
<td>u_uart/rx_state_1_s2/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C17[1][A]</td>
<td>u_uart/rx_state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/rx_state_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C17[0][B]</td>
<td style=" font-weight:bold;">u_uart/rx_state_2_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[0][B]</td>
<td>u_uart/rx_state_2_s2/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C17[0][B]</td>
<td>u_uart/rx_state_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/csr_uart_rx.oflow_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C18[1][A]</td>
<td style=" font-weight:bold;">u_uart/csr_uart_rx.oflow_30_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[1][A]</td>
<td>u_uart/csr_uart_rx.oflow_30_s1/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C18[1][A]</td>
<td>u_uart/csr_uart_rx.oflow_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/csr_uart_rx.valid_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C18[2][A]</td>
<td style=" font-weight:bold;">u_uart/csr_uart_rx.valid_31_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[2][A]</td>
<td>u_uart/csr_uart_rx.valid_31_s1/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C18[2][A]</td>
<td>u_uart/csr_uart_rx.valid_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[1][B]</td>
<td style=" font-weight:bold;">u_uart/tx_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][B]</td>
<td>u_uart/tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C17[1][B]</td>
<td>u_uart/tx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[2][A]</td>
<td style=" font-weight:bold;">u_uart/tx_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[2][A]</td>
<td>u_uart/tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C18[2][A]</td>
<td>u_uart/tx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[2][B]</td>
<td style=" font-weight:bold;">u_uart/tx_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[2][B]</td>
<td>u_uart/tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C18[2][B]</td>
<td>u_uart/tx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[0][B]</td>
<td style=" font-weight:bold;">u_uart/tx_data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][B]</td>
<td>u_uart/tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C17[0][B]</td>
<td>u_uart/tx_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td style=" font-weight:bold;">u_uart/tx_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>u_uart/tx_data_4_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>u_uart/tx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td style=" font-weight:bold;">u_uart/tx_data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>u_uart/tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>u_uart/tx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][A]</td>
<td style=" font-weight:bold;">u_uart/tx_data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][A]</td>
<td>u_uart/tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C18[1][A]</td>
<td>u_uart/tx_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" font-weight:bold;">u_uart/tx_data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_uart/tx_data_7_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_uart/tx_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_cnt1us_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C17[0][A]</td>
<td style=" font-weight:bold;">u_uart/tx_cnt1us_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[0][A]</td>
<td>u_uart/tx_cnt1us_0_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C17[0][A]</td>
<td>u_uart/tx_cnt1us_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_cnt1us_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[1][B]</td>
<td style=" font-weight:bold;">u_uart/tx_cnt1us_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[1][B]</td>
<td>u_uart/tx_cnt1us_1_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C17[1][B]</td>
<td>u_uart/tx_cnt1us_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_cnt1us_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td style=" font-weight:bold;">u_uart/tx_cnt1us_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>u_uart/tx_cnt1us_2_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>u_uart/tx_cnt1us_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_cnt1us_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td style=" font-weight:bold;">u_uart/tx_cnt1us_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td>u_uart/tx_cnt1us_3_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C17[0][A]</td>
<td>u_uart/tx_cnt1us_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/csr_uart_rx.data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C18[2][B]</td>
<td style=" font-weight:bold;">u_uart/csr_uart_rx.data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C18[2][B]</td>
<td>u_uart/csr_uart_rx.data_0_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C18[2][B]</td>
<td>u_uart/csr_uart_rx.data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.974</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/csr_uart_rx.data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.491</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>4.723</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>6.244</td>
<td>1.522</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td style=" font-weight:bold;">u_uart/csr_uart_rx.data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>23.009</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>u_uart/csr_uart_rx.data_1_s0/CLK</td>
</tr>
<tr>
<td>22.974</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C18[1][B]</td>
<td>u_uart/csr_uart_rx.data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.522, 86.771%; tC2Q: 0.232, 13.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debounce[2]/out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/srst_n_pipe_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>u_debounce[2]/out_s0/CLK</td>
</tr>
<tr>
<td>3.932</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">u_debounce[2]/out_s0/Q</td>
</tr>
<tr>
<td>4.054</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_pll/final_rst_s0/I0</td>
</tr>
<tr>
<td>4.438</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_pll/final_rst_s0/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td style=" font-weight:bold;">u_pll/srst_n_pipe_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td>u_pll/srst_n_pipe_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[0][B]</td>
<td>u_pll/srst_n_pipe_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 46.036%; route: 0.249, 29.867%; tC2Q: 0.201, 24.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debounce[2]/out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td>u_debounce[2]/out_s0/CLK</td>
</tr>
<tr>
<td>3.932</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R25C19[0][A]</td>
<td style=" font-weight:bold;">u_debounce[2]/out_s0/Q</td>
</tr>
<tr>
<td>4.054</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[3][A]</td>
<td>u_pll/final_rst_s0/I0</td>
</tr>
<tr>
<td>4.438</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R25C18[3][A]</td>
<td style=" background: #97FFFF;">u_pll/final_rst_s0/F</td>
</tr>
<tr>
<td>4.565</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 46.036%; route: 0.249, 29.867%; tC2Q: 0.201, 24.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/uart_tx_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT50[A]</td>
<td style=" font-weight:bold;">u_uart/uart_tx_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT50[A]</td>
<td>u_uart/uart_tx_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT50[A]</td>
<td>u_uart/uart_tx_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td style=" font-weight:bold;">u_uart/tx_state_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>u_uart/tx_state_0_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C18[2][A]</td>
<td>u_uart/tx_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td style=" font-weight:bold;">u_uart/tx_state_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C19[0][B]</td>
<td>u_uart/tx_state_1_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C19[0][B]</td>
<td>u_uart/tx_state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td style=" font-weight:bold;">u_uart/tx_state_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[1][A]</td>
<td>u_uart/tx_state_2_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C18[1][A]</td>
<td>u_uart/tx_state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_state_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td style=" font-weight:bold;">u_uart/tx_state_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>u_uart/tx_state_3_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C18[0][A]</td>
<td>u_uart/tx_state_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/rx_state_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[0][A]</td>
<td style=" font-weight:bold;">u_uart/rx_state_3_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[0][A]</td>
<td>u_uart/rx_state_3_s2/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C17[0][A]</td>
<td>u_uart/rx_state_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/rx_state_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td style=" font-weight:bold;">u_uart/rx_state_0_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[2][B]</td>
<td>u_uart/rx_state_0_s2/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C17[2][B]</td>
<td>u_uart/rx_state_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/rx_state_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[1][A]</td>
<td style=" font-weight:bold;">u_uart/rx_state_1_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[1][A]</td>
<td>u_uart/rx_state_1_s2/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C17[1][A]</td>
<td>u_uart/rx_state_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/rx_state_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[0][B]</td>
<td style=" font-weight:bold;">u_uart/rx_state_2_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C17[0][B]</td>
<td>u_uart/rx_state_2_s2/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C17[0][B]</td>
<td>u_uart/rx_state_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/csr_uart_rx.oflow_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[1][A]</td>
<td style=" font-weight:bold;">u_uart/csr_uart_rx.oflow_30_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[1][A]</td>
<td>u_uart/csr_uart_rx.oflow_30_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C18[1][A]</td>
<td>u_uart/csr_uart_rx.oflow_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/csr_uart_rx.valid_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[2][A]</td>
<td style=" font-weight:bold;">u_uart/csr_uart_rx.valid_31_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[2][A]</td>
<td>u_uart/csr_uart_rx.valid_31_s1/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C18[2][A]</td>
<td>u_uart/csr_uart_rx.valid_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][B]</td>
<td style=" font-weight:bold;">u_uart/tx_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][B]</td>
<td>u_uart/tx_data_0_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C17[1][B]</td>
<td>u_uart/tx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[2][A]</td>
<td style=" font-weight:bold;">u_uart/tx_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[2][A]</td>
<td>u_uart/tx_data_1_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C18[2][A]</td>
<td>u_uart/tx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[2][B]</td>
<td style=" font-weight:bold;">u_uart/tx_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[2][B]</td>
<td>u_uart/tx_data_2_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C18[2][B]</td>
<td>u_uart/tx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][B]</td>
<td style=" font-weight:bold;">u_uart/tx_data_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][B]</td>
<td>u_uart/tx_data_3_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C17[0][B]</td>
<td>u_uart/tx_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td style=" font-weight:bold;">u_uart/tx_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>u_uart/tx_data_4_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>u_uart/tx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td style=" font-weight:bold;">u_uart/tx_data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>u_uart/tx_data_5_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C17[1][A]</td>
<td>u_uart/tx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][A]</td>
<td style=" font-weight:bold;">u_uart/tx_data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][A]</td>
<td>u_uart/tx_data_6_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C18[1][A]</td>
<td>u_uart/tx_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td style=" font-weight:bold;">u_uart/tx_data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_uart/tx_data_7_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C18[1][B]</td>
<td>u_uart/tx_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_cnt1us_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[0][A]</td>
<td style=" font-weight:bold;">u_uart/tx_cnt1us_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[0][A]</td>
<td>u_uart/tx_cnt1us_0_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C17[0][A]</td>
<td>u_uart/tx_cnt1us_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_cnt1us_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[1][B]</td>
<td style=" font-weight:bold;">u_uart/tx_cnt1us_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[1][B]</td>
<td>u_uart/tx_cnt1us_1_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C17[1][B]</td>
<td>u_uart/tx_cnt1us_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_cnt1us_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td style=" font-weight:bold;">u_uart/tx_cnt1us_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>u_uart/tx_cnt1us_2_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C17[0][B]</td>
<td>u_uart/tx_cnt1us_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_pll/srst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/tx_cnt1us_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
<tr>
<td>3.933</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>287</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">u_pll/srst_n_s0/Q</td>
</tr>
<tr>
<td>4.953</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td style=" font-weight:bold;">u_uart/tx_cnt1us_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.219</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>653</td>
<td>RIGHTSIDE[0]</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[0][A]</td>
<td>u_uart/tx_cnt1us_3_s0/CLK</td>
</tr>
<tr>
<td>3.742</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C17[0][A]</td>
<td>u_uart/tx_cnt1us_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 83.472%; tC2Q: 0.202, 16.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_pll/srst_n_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>22.249</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_pll/srst_n_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debounce[2]/pipe_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_debounce[2]/pipe_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>22.249</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_debounce[2]/pipe_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debounce[1]/pipe_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_debounce[1]/pipe_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>22.249</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_debounce[1]/pipe_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cpu/u_cpu_0/mem_rdata_q_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/u_cpu_0/mem_rdata_q_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>22.249</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/u_cpu_0/mem_rdata_q_27_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cpu/u_cpu_0/mem_rdata_q_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/u_cpu_0/mem_rdata_q_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>22.249</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/u_cpu_0/mem_rdata_q_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cpu/u_cpu_0/mem_addr_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/u_cpu_0/mem_addr_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>22.249</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/u_cpu_0/mem_addr_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cpu/u_cpu_0/decoded_imm_uj_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/u_cpu_0/decoded_imm_uj_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>22.249</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/u_cpu_0/decoded_imm_uj_12_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_cpu/u_cpu_0/alu_out_q_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_cpu/u_cpu_0/alu_out_q_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>22.249</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_cpu/u_cpu_0/alu_out_q_24_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/u_sdram_ctrl/dq_out_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_sdram_ctrl/dq_out_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>22.249</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_sdram_ctrl/dq_out_28_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.496</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.496</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/u_sdram_ctrl/dq_out_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>11.479</td>
<td>2.219</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.753</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_sdram_ctrl/dq_out_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.738</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>22.249</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_sdram_ctrl/dq_out_29_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>653</td>
<td>clk_54</td>
<td>9.033</td>
<td>2.274</td>
</tr>
<tr>
<td>287</td>
<td>srst54_n</td>
<td>12.277</td>
<td>1.920</td>
</tr>
<tr>
<td>114</td>
<td>cpu_state[1]</td>
<td>12.714</td>
<td>2.120</td>
</tr>
<tr>
<td>89</td>
<td>latched_branch</td>
<td>11.498</td>
<td>1.727</td>
</tr>
<tr>
<td>78</td>
<td>instr_jal</td>
<td>9.586</td>
<td>1.365</td>
</tr>
<tr>
<td>74</td>
<td>cpu_state[2]</td>
<td>13.607</td>
<td>1.521</td>
</tr>
<tr>
<td>69</td>
<td>n1035_3</td>
<td>16.085</td>
<td>1.523</td>
</tr>
<tr>
<td>67</td>
<td>cpu_state[0]</td>
<td>13.228</td>
<td>1.665</td>
</tr>
<tr>
<td>65</td>
<td>n3835_8</td>
<td>12.714</td>
<td>1.555</td>
</tr>
<tr>
<td>63</td>
<td>reg_sh_1_9</td>
<td>11.356</td>
<td>2.689</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C24</td>
<td>90.28%</td>
</tr>
<tr>
<td>R26C34</td>
<td>88.89%</td>
</tr>
<tr>
<td>R22C35</td>
<td>87.50%</td>
</tr>
<tr>
<td>R25C24</td>
<td>87.50%</td>
</tr>
<tr>
<td>R26C32</td>
<td>86.11%</td>
</tr>
<tr>
<td>R24C21</td>
<td>84.72%</td>
</tr>
<tr>
<td>R26C29</td>
<td>83.33%</td>
</tr>
<tr>
<td>R25C30</td>
<td>83.33%</td>
</tr>
<tr>
<td>R25C34</td>
<td>81.94%</td>
</tr>
<tr>
<td>R26C28</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_27 -period 37.037 -waveform {0 18.518} [get_ports {clk_27}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
