Simulator report for Verilog
Mon Feb 19 20:41:05 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 ms       ;
; Simulation Netlist Size     ; 464 nodes    ;
; Simulation Coverage         ;      60.95 % ;
; Total Number of Transitions ; 1093         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C70F896C6 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                    ;
+--------------------------------------------------------------------------------------------+------------------------------------------+---------------+
; Option                                                                                     ; Setting                                  ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                   ; Timing        ;
; Start time                                                                                 ; 0 ns                                     ; 0 ns          ;
; Simulation results format                                                                  ; CVWF                                     ;               ;
; Vector input source                                                                        ; Waveforms/AXI4RegisterModuleB4_Write.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                       ; On            ;
; Check outputs                                                                              ; Off                                      ; Off           ;
; Report simulation coverage                                                                 ; On                                       ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                       ; On            ;
; Display missing 1-value coverage report                                                    ; On                                       ; On            ;
; Display missing 0-value coverage report                                                    ; On                                       ; On            ;
; Detect setup and hold time violations                                                      ; Off                                      ; Off           ;
; Detect glitches                                                                            ; Off                                      ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                      ; Off           ;
; Generate Signal Activity File                                                              ; Off                                      ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                      ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                      ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                       ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                               ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                      ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On                                       ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                     ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      60.95 % ;
; Total nodes checked                                 ; 464          ;
; Total output ports checked                          ; 315          ;
; Total output ports with complete 1/0-value coverage ; 192          ;
; Total output ports with no 1/0-value coverage       ; 82           ;
; Total output ports with no 1-value coverage         ; 84           ;
; Total output ports with no 0-value coverage         ; 121          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                        ; Output Port Name                                                                                                                                                 ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][1]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][1]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][2]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][2]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][3]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][3]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][4]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][4]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][5]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][5]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][6]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][6]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][7]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][7]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][2]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][2]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][3]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][3]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][4]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][4]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][5]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][5]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][6]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][6]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][7]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][7]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][2]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][2]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][3]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][3]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][4]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][4]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][5]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][5]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][6]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][6]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][0]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][0]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][7]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][7]                                                                                                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_Written                                                                                                                     ; |AXI4RegisterModuleB4_TopLevel|State_Written                                                                                                                     ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[0]                                 ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[0]                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[1]                                 ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[1]                                 ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|Equal7~0                                            ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|Equal7~0                                            ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeWFSM[1]                                  ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeWFSM[1]                                  ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeWFSM[0]                                  ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeWFSM[0]                                  ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|AXI4NonBufferedSlaveModule_L93F32T115_Expr          ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|AXI4NonBufferedSlaveModule_L93F32T115_Expr          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|S2M[73]                                             ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|S2M[73]                                             ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~0                                                                                                                     ; |AXI4RegisterModuleB4_TopLevel|State_bytes~0                                                                                                                     ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|outWREADYConfirming                                 ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|outWREADYConfirming                                 ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][0]~1                                                                                                               ; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][0]~1                                                                                                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~2                                                                                                                     ; |AXI4RegisterModuleB4_TopLevel|State_bytes~2                                                                                                                     ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~3                                                                                                                     ; |AXI4RegisterModuleB4_TopLevel|State_bytes~3                                                                                                                     ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~4                                                                                                                     ; |AXI4RegisterModuleB4_TopLevel|State_bytes~4                                                                                                                     ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~5                                                                                                                     ; |AXI4RegisterModuleB4_TopLevel|State_bytes~5                                                                                                                     ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~6                                                                                                                     ; |AXI4RegisterModuleB4_TopLevel|State_bytes~6                                                                                                                     ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~7                                                                                                                     ; |AXI4RegisterModuleB4_TopLevel|State_bytes~7                                                                                                                     ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~8                                                                                                                     ; |AXI4RegisterModuleB4_TopLevel|State_bytes~8                                                                                                                     ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~9                                                                                                                     ; |AXI4RegisterModuleB4_TopLevel|State_bytes~9                                                                                                                     ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][0]~10                                                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][0]~10                                                                                                              ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~11                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~11                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~12                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~12                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~13                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~13                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~14                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~14                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~15                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~15                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~16                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~16                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~17                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~17                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~18                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~18                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][3]~19                                                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][3]~19                                                                                                              ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~20                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~20                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~21                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~21                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~22                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~22                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~23                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~23                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~24                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~24                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~25                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~25                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~26                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~26                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~27                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~27                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][3]~28                                                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][3]~28                                                                                                              ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~29                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~29                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~30                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~30                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~31                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~31                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~32                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~32                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~33                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~33                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~34                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~34                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes~35                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|State_bytes~35                                                                                                                    ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|AXI4NonBufferedSlaveModule_L109F88T131_ExprLhs[0]~0 ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|AXI4NonBufferedSlaveModule_L109F88T131_ExprLhs[0]~0 ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|AXI4NonBufferedSlaveModule_L109F88T131_ExprLhs[0]~1 ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|AXI4NonBufferedSlaveModule_L109F88T131_ExprLhs[0]~1 ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_readFSM[0]~0                                  ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_readFSM[0]~0                                  ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_readFSM[0]~2                                  ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_readFSM[0]~2                                  ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_readFSM[1]~3                                  ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_readFSM[1]~3                                  ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[1]~0                               ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[1]~0                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[0]~1                               ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[0]~1                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[0]~2                               ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[0]~2                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[0]~3                               ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[0]~3                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[1]~4                               ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[1]~4                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[1]~5                               ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeAWFSM[1]~5                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeWFSM~0                                   ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeWFSM~0                                   ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeWFSM~1                                   ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeWFSM~1                                   ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeWFSM~2                                   ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeWFSM~2                                   ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeWFSM~3                                   ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_writeWFSM~3                                   ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModule_L67F9L82T10_AXI4RegisterModule_L68F33T76_Expr                                                                  ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModule_L67F9L82T10_AXI4RegisterModule_L68F33T76_Expr                                                                  ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|outACK                                                                                                                            ; |AXI4RegisterModuleB4_TopLevel|outACK                                                                                                                            ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData0[1]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData0[1]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData0[2]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData0[2]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData0[3]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData0[3]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData0[4]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData0[4]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData0[5]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData0[5]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData0[6]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData0[6]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData0[7]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData0[7]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData1[2]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData1[2]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData1[3]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData1[3]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData1[4]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData1[4]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData1[5]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData1[5]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData1[6]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData1[6]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData1[7]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData1[7]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData2[2]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData2[2]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData2[3]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData2[3]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData2[4]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData2[4]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData2[5]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData2[5]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData2[6]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData2[6]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData3[0]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData3[0]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData3[7]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|outData3[7]                                                                                                                       ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outWritten                                                                                                                        ; |AXI4RegisterModuleB4_TopLevel|outWritten                                                                                                                        ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[1]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[1]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[2]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[2]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[3]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[3]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[4]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[4]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[5]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[5]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[6]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[6]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[7]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[7]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[2]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[2]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[3]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[3]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[4]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[4]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[5]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[5]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[6]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[6]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[7]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[7]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[2]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[2]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[3]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[3]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[4]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[4]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[5]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[5]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[6]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[6]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[0]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[0]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[7]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[7]                                                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_AW_AWREADY                                                                                                                  ; |AXI4RegisterModuleB4_TopLevel|S2M_W_AW_AWREADY                                                                                                                  ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BVALID                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BVALID                                                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_W_WREADY                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|S2M_W_W_WREADY                                                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|inWE                                                                                                                              ; |AXI4RegisterModuleB4_TopLevel|inWE~corein                                                                                                                       ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|Clock                                                                                                                             ; |AXI4RegisterModuleB4_TopLevel|Clock~corein                                                                                                                      ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA0[0]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA0[0]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[0]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[0]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WSTRB[0]                                                                                                                  ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WSTRB[0]~corein                                                                                                           ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WVALID                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WVALID~corein                                                                                                             ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA0[1]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA0[1]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[1]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[1]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA0[2]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA0[2]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[2]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[2]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA0[3]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA0[3]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[3]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[3]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA0[4]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA0[4]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[4]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[4]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA0[5]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA0[5]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[5]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[5]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA0[6]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA0[6]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[6]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[6]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA0[7]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA0[7]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[7]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA0[7]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[0]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[0]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WSTRB[1]                                                                                                                  ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WSTRB[1]~corein                                                                                                           ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA1[1]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA1[1]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[1]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[1]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA1[2]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA1[2]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[2]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[2]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA1[3]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA1[3]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[3]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[3]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA1[4]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA1[4]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[4]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[4]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA1[5]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA1[5]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[5]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[5]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA1[6]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA1[6]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[6]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[6]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA1[7]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA1[7]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[7]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA1[7]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA2[0]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA2[0]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[0]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[0]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WSTRB[2]                                                                                                                  ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WSTRB[2]~corein                                                                                                           ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA2[1]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA2[1]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[1]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[1]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA2[2]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA2[2]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[2]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[2]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA2[3]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA2[3]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[3]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[3]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA2[4]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA2[4]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[4]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[4]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA2[5]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA2[5]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[5]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[5]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA2[6]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA2[6]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[6]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[6]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[7]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA2[7]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA3[0]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA3[0]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[0]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[0]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WSTRB[3]                                                                                                                  ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WSTRB[3]~corein                                                                                                           ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[1]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[1]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[2]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[2]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[3]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[3]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[4]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[4]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[5]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[5]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[6]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[6]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA3[7]                                                                                                                       ; |AXI4RegisterModuleB4_TopLevel|inWDATA3[7]~corein                                                                                                                ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[7]                                                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WDATA3[7]~corein                                                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_B_BREADY                                                                                                                    ; |AXI4RegisterModuleB4_TopLevel|M2S_W_B_BREADY~corein                                                                                                             ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_AW_AWVALID                                                                                                                  ; |AXI4RegisterModuleB4_TopLevel|M2S_W_AW_AWVALID~corein                                                                                                           ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|Clock~clkctrl                                                                                                                     ; |AXI4RegisterModuleB4_TopLevel|Clock~clkctrl                                                                                                                     ; outclk           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                       ; Output Port Name                                                                                                                ; Output Port Type ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_readFSM[1]   ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_readFSM[1]   ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|Equal6~1           ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|Equal6~1           ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_readFSM[1]~1 ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_readFSM[1]~1 ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[0]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[0]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[1]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[1]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[2]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[2]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[3]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[3]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[4]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[4]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[5]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[5]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[6]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[6]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[7]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[7]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RRESP[0]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RRESP[0]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RRESP[1]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RRESP[1]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RLAST                                                                                    ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RLAST                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[0]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[0]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[1]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[1]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[2]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[2]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[3]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[3]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[4]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[4]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[5]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[5]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[6]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[6]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[7]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[7]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RVALID                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RVALID                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[0]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[0]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[1]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[1]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[2]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[2]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[3]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[3]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[4]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[4]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[5]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[5]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[6]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[6]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[7]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[7]                                                                                   ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BRESP[0]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BRESP[0]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BRESP[1]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BRESP[1]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[0]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[0]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[1]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[1]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[2]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[2]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[3]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[3]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[4]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[4]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[5]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[5]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[6]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[6]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[7]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[7]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[0]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[0]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[1]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[1]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[2]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[2]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[3]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[3]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[4]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[4]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[5]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[5]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[6]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[6]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[7]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[7]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[0]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[0]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[1]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[1]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[2]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[2]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[3]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[3]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[4]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[4]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[5]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[5]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[6]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[6]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[7]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[7]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[0]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[0]~corein                                                                            ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[1]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[1]~corein                                                                            ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[2]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[2]~corein                                                                            ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[3]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[3]~corein                                                                            ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[4]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[4]~corein                                                                            ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[5]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[5]~corein                                                                            ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[6]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[6]~corein                                                                            ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[7]                                                                                   ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[7]~corein                                                                            ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[0]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[0]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[1]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[1]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[2]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[2]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[3]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[3]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[4]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[4]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[5]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[5]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[6]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[6]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[7]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[7]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|Reset                                                                                            ; |AXI4RegisterModuleB4_TopLevel|Reset~corein                                                                                     ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA1[0]                                                                                      ; |AXI4RegisterModuleB4_TopLevel|inWDATA1[0]~corein                                                                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA2[7]                                                                                      ; |AXI4RegisterModuleB4_TopLevel|inWDATA2[7]~corein                                                                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA3[1]                                                                                      ; |AXI4RegisterModuleB4_TopLevel|inWDATA3[1]~corein                                                                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA3[2]                                                                                      ; |AXI4RegisterModuleB4_TopLevel|inWDATA3[2]~corein                                                                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA3[3]                                                                                      ; |AXI4RegisterModuleB4_TopLevel|inWDATA3[3]~corein                                                                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA3[4]                                                                                      ; |AXI4RegisterModuleB4_TopLevel|inWDATA3[4]~corein                                                                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA3[5]                                                                                      ; |AXI4RegisterModuleB4_TopLevel|inWDATA3[5]~corein                                                                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA3[6]                                                                                      ; |AXI4RegisterModuleB4_TopLevel|inWDATA3[6]~corein                                                                               ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_R_RREADY                                                                                   ; |AXI4RegisterModuleB4_TopLevel|M2S_R_R_RREADY~corein                                                                            ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARVALID                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARVALID~corein                                                                          ; combout          ;
+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                     ; Output Port Name                                                                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+
; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][0]                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[0][0]                                                                              ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][0]                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][0]                                                                              ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][1]                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[1][1]                                                                              ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][0]                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][0]                                                                              ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][1]                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][1]                                                                              ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][7]                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[2][7]                                                                              ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][1]                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][1]                                                                              ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][2]                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][2]                                                                              ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][3]                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][3]                                                                              ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][4]                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][4]                                                                              ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][5]                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][5]                                                                              ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][6]                                                                              ; |AXI4RegisterModuleB4_TopLevel|State_bytes[3][6]                                                                              ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_readFSM[0] ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_readFSM[0] ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_readFSM[1] ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|State_readFSM[1] ; regout           ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|Equal6~0         ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|Equal6~0         ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|Equal6~1         ; |AXI4RegisterModuleB4_TopLevel|AXI4RegisterModuleB4_TopLevel_axiSlave:AXI4RegisterModuleB4_TopLevel_axiSlave|Equal6~1         ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|outData0[0]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|outData0[0]                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData1[0]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|outData1[0]                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData1[1]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|outData1[1]                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData2[0]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|outData2[0]                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData2[1]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|outData2[1]                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData2[7]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|outData2[7]                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData3[1]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|outData3[1]                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData3[2]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|outData3[2]                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData3[3]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|outData3[3]                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData3[4]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|outData3[4]                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData3[5]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|outData3[5]                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|outData3[6]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|outData3[6]                                                                                    ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_AR_ARREADY                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_R_AR_ARREADY                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[0]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[0]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[1]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[1]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[2]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[2]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[3]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[3]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[4]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[4]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[5]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[5]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[6]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[6]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[7]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RID[7]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[0]                                                                              ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA0[0]                                                                              ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[0]                                                                              ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[0]                                                                              ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[1]                                                                              ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA1[1]                                                                              ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[0]                                                                              ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[0]                                                                              ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[1]                                                                              ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[1]                                                                              ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[7]                                                                              ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA2[7]                                                                              ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[1]                                                                              ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[1]                                                                              ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[2]                                                                              ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[2]                                                                              ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[3]                                                                              ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[3]                                                                              ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[4]                                                                              ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[4]                                                                              ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[5]                                                                              ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[5]                                                                              ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[6]                                                                              ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RDATA3[6]                                                                              ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RRESP[0]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RRESP[0]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RRESP[1]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RRESP[1]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RLAST                                                                                  ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RLAST                                                                                  ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[0]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[0]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[1]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[1]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[2]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[2]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[3]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[3]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[4]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[4]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[5]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[5]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[6]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[6]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[7]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RUSER[7]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RVALID                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_R_R_RVALID                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[0]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[0]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[1]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[1]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[2]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[2]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[3]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[3]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[4]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[4]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[5]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[5]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[6]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[6]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[7]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BID[7]                                                                                 ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BRESP[0]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BRESP[0]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BRESP[1]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BRESP[1]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[0]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[0]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[1]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[1]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[2]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[2]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[3]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[3]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[4]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[4]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[5]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[5]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[6]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[6]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[7]                                                                               ; |AXI4RegisterModuleB4_TopLevel|S2M_W_B_BUSER[7]                                                                               ; padio            ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[0]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[0]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[1]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[1]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[2]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[2]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[3]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[3]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[4]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[4]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[5]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[5]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[6]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[6]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[7]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARID[7]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[0]                                                                             ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[0]~corein                                                                      ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[1]                                                                             ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[1]~corein                                                                      ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[2]                                                                             ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[2]~corein                                                                      ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[3]                                                                             ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[3]~corein                                                                      ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[4]                                                                             ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[4]~corein                                                                      ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[5]                                                                             ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[5]~corein                                                                      ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[6]                                                                             ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[6]~corein                                                                      ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[7]                                                                             ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARUSER[7]~corein                                                                      ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[0]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[0]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[1]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[1]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[2]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[2]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[3]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[3]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[4]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[4]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[5]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[5]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[6]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[6]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[7]                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WID[7]~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[0]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[0]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[1]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[1]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[2]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[2]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[3]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[3]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[4]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[4]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[5]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[5]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[6]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[6]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[7]                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_W_W_WUSER[7]~corein                                                                        ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA1[0]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|inWDATA1[0]~corein                                                                             ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA2[7]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|inWDATA2[7]~corein                                                                             ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA3[1]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|inWDATA3[1]~corein                                                                             ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA3[2]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|inWDATA3[2]~corein                                                                             ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA3[3]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|inWDATA3[3]~corein                                                                             ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA3[4]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|inWDATA3[4]~corein                                                                             ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA3[5]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|inWDATA3[5]~corein                                                                             ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|inWDATA3[6]                                                                                    ; |AXI4RegisterModuleB4_TopLevel|inWDATA3[6]~corein                                                                             ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_R_RREADY                                                                                 ; |AXI4RegisterModuleB4_TopLevel|M2S_R_R_RREADY~corein                                                                          ; combout          ;
; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARVALID                                                                               ; |AXI4RegisterModuleB4_TopLevel|M2S_R_AR_ARVALID~corein                                                                        ; combout          ;
+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Feb 19 20:41:00 2024
Info: Command: quartus_sim C:\code\qusoc\rtl\rtl.hdl\Verilog.qpf --read_settings_files=on --write_settings_files=off -c Verilog
Info: Using vector source file "Waveforms/AXI4RegisterModuleB4_Write.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of AXI4RegisterModuleB4_Write.vwf called Verilog.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      60.95 %
Info: Number of transitions in simulation is 1093
Info: Vector file AXI4RegisterModuleB4_Write.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Mon Feb 19 20:41:05 2024
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:29


