Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : qor
Design : s15850
Version: M-2016.12-SP1
Date   : Thu Feb  7 19:11:25 2019
****************************************


  Timing Path Group 'ideal_clock1'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          2.02
  Critical Path Slack:          -4.07
  Critical Path Clk Period:      2.00
  Total Negative Slack:      -1230.64
  No. of Violating Paths:      621.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        534
  Hierarchical Port Count:       1602
  Leaf Cell Count:               2594
  Buf/Inv Cell Count:             678
  Buf Cell Count:                 142
  Inv Cell Count:                 536
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2060
  Sequential Cell Count:          534
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4681.078388
  Noncombinational Area:  3528.535412
  Buf/Inv Area:           1017.846736
  Total Buffer Area:           301.41
  Total Inverter Area:         716.43
  Macro/Black Box Area:      0.000000
  Net Area:               1511.873071
  -----------------------------------
  Cell Area:              8209.613800
  Design Area:            9721.486871


  Design Rules
  -----------------------------------
  Total Number of Nets:          2673
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                 11.63
  Mapping Optimization:               23.43
  -----------------------------------------
  Overall Compile Time:               37.66
  Overall Compile Wall Clock Time:    37.84

  --------------------------------------------------------------------

  Design  WNS: 4.07  TNS: 1230.64  Number of Violating Paths: 621


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
