LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY Lab2 IS
  PORT 
  (
    CLOCK_50 : IN  std_logic;
    sw       : IN  std_logic_vector(7 DOWNTO 0);
    pb      : IN  std_logic_vector(3 DOWNTO 0);
    --
    HEX0     : OUT std_logic_vector(6 DOWNTO 0)
   );
END ENTITY Lab2;

ARCHITECTURE arch OF Lab2 IS

BEGIN
	-- You can copy this from the nios_system_inst.vhd that is created when you generate VHDL for it
  	u0 : component nios_system
		port map 
		(
			clk_clk            => CONNECTED_TO_clk_clk,            --         clk.clk
			reset_reset_n      => CONNECTED_TO_reset_reset_n,      --       reset.reset_n
			switches_export    => CONNECTED_TO_switches_export,    --    switches.export
			pushbuttons_export => CONNECTED_TO_pushbuttons_export, -- pushbuttons.export
			hex0_export        => CONNECTED_TO_hex0_export         --        hex0.export
		);
END ARCHITECTURE arch;