Oh no...

Cycle: 0
MARS instruction number: 1	Instruction: jal 4194312
Expected:	Register Write to Reg: 0x1F Val: 0x00400004
Got     :	Register Write to Reg: 0x1F Val: 0x00000000
Incorrect write

Cycle: 2
MARS instruction number: 2	Instruction: jal 4194324
Expected:	Register Write to Reg: 0x1F Val: 0x0040000C
Got     :	Register Write to Reg: 0xXX Val: 0xXXXXXXXX
Incorrect write

Cycle: 3
MARS instruction number: 4	Instruction: addi $29,$31,-8
Expected:	Register Write to Reg: 0x1D Val: 0x00400004
Got     :	Register Write to Reg: 0xXX Val: 0xXXXXXXXX
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


