module top_module(
    output reg out);

    assign out = 0;

endmodule
