{
    "MlibObjs": {},
    "stat": {
        "Frontend(%)": 85.43884934407906,
        "nQuads": 696,
        "ru_self_cgstart": {
            "ru_nvcsw": 235,
            "ru_utime_sec": 0.058095000000000001,
            "ru_nivcsw": 47,
            "ru_stime_sec": 0.027403,
            "ru_maxrss_kb": 51524,
            "ru_minflt": 13722,
            "ru_majflt": 0
        },
        "ru_childs_cgstart": {
            "ru_nvcsw": 0,
            "ru_utime_sec": 0.0,
            "ru_nivcsw": 0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_majflt": 0
        },
        "totalObjSize": 90831,
        "nMops": 1596,
        "ru_self_end": {
            "ru_nvcsw": 308,
            "ru_utime_sec": 0.067996000000000001,
            "ru_nivcsw": 63,
            "ru_stime_sec": 0.038385000000000002,
            "ru_maxrss_kb": 56660,
            "ru_minflt": 15918,
            "ru_majflt": 0
        },
        "ru_childs_end": {
            "ru_nvcsw": 5,
            "ru_utime_sec": 0.00098200000000000002,
            "ru_nivcsw": 2,
            "ru_stime_sec": 0.0029480000000000001,
            "ru_maxrss_kb": 13068,
            "ru_minflt": 587,
            "ru_majflt": 0
        },
        "outputSizePerQuad": 130.0,
        "CodeGen(%)": 14.561150655920937
    },
    "PrevCompiledModules": {
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7213,
                "mod": "...MASTER...",
                "mode": 4,
                "checksum": 0,
                "out": "objs/amcQw_d.o"
            }
        },
        "DataMemoryTest_v": {
            "vPbM3_d": {
                "bytes": 28109,
                "mod": "DataMemoryTest_v",
                "out": "vPbM3_d.o",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.11/_prev_archive_1.a"
            }
        }
    },
    "NameTable": {
        "DataMemoryTest_v": [
            "DataMemoryTest_v",
            "vPbM3",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "PEModules": [],
    "LVLData": [
        "SIM"
    ],
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "DataMemoryTest_v"
    ],
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 90831
    },
    "CompileProcesses": [
        "cgproc.7402.json"
    ],
    "Misc": {
        "default_output_dir": "csrc",
        "daidir_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab08/data_memory/simv.daidir",
        "cwd": "/home/ugrads/j/josephmart/git/ECEN_350/Lab08/data_memory",
        "csrc": "csrc",
        "csrc_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab08/data_memory/csrc",
        "daidir": "simv.daidir",
        "archive_dir": "archive.11"
    },
    "CompileStatus": "Successful"
}