#ChipScope Core Inserter Project File Version 3.0
#Thu Sep 08 18:31:23 CEST 2016
Project.device.designInputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\EDID test\\PANDA_LIGHT_cs.ngc
Project.device.designOutputFile=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\EDID test\\PANDA_LIGHT_cs.ngc
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=D\:\\GitHub\\VHDL\\pandaLight-HDL\\pandaLight-Tests\\EDID test\\_ngo
Project.device.useSRL16=true
Project.filter.dimension=11
Project.filter<0>=
Project.filter<10>=*tx_det*
Project.filter<1>=*scl*
Project.filter<2>=*sda*
Project.filter<3>=*sda_out*
Project.filter<4>=*TX_SDA*
Project.filter<5>=*.O*
Project.filter<6>=*SCL*
Project.filter<7>=E_DDC_MASTER_inst/*
Project.filter<8>=*pmod2_deb*
Project.filter<9>=*E_DDC*
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=1
Project.unit<0>.clockChannel=g_clk
Project.unit<0>.clockEdge=Rising
Project.unit<0>.dataChannel<0>=pmod_DEBOUNCE_gen[0].pmod2_DEBOUNCE_inst/O
Project.unit<0>.dataChannel<10>=E_DDC_MASTER_inst/stm_proc.r_data_out<4>
Project.unit<0>.dataChannel<11>=E_DDC_MASTER_inst/stm_proc.r_data_out<5>
Project.unit<0>.dataChannel<12>=E_DDC_MASTER_inst/stm_proc.r_data_out<6>
Project.unit<0>.dataChannel<13>=E_DDC_MASTER_inst/stm_proc.r_data_out<7>
Project.unit<0>.dataChannel<14>=E_DDC_MASTER_inst/scl_low
Project.unit<0>.dataChannel<15>=E_DDC_MASTER_inst/scl_rise
Project.unit<0>.dataChannel<16>=E_DDC_MASTER_inst/scl_high
Project.unit<0>.dataChannel<17>=E_DDC_MASTER_inst/scl_fall<8>1
Project.unit<0>.dataChannel<18>=E_DDC_MASTER_inst/cur_reg_state<0>
Project.unit<0>.dataChannel<19>=E_DDC_MASTER_inst/cur_reg_state<1>
Project.unit<0>.dataChannel<1>=tx_det_DEBOUNCE_inst/O
Project.unit<0>.dataChannel<20>=E_DDC_MASTER_inst/cur_reg_state<2>
Project.unit<0>.dataChannel<21>=E_DDC_MASTER_inst/cur_reg_state<4>
Project.unit<0>.dataChannel<2>=E_DDC_MASTER_inst/cur_reg_error
Project.unit<0>.dataChannel<3>=E_DDC_MASTER_inst/stm_proc.r_data_out_valid
Project.unit<0>.dataChannel<4>=E_DDC_MASTER_inst/cur_reg_scl_out
Project.unit<0>.dataChannel<5>=E_DDC_MASTER_inst/cur_reg_sda_out
Project.unit<0>.dataChannel<6>=E_DDC_MASTER_inst/stm_proc.r_data_out<0>
Project.unit<0>.dataChannel<7>=E_DDC_MASTER_inst/stm_proc.r_data_out<1>
Project.unit<0>.dataChannel<8>=E_DDC_MASTER_inst/stm_proc.r_data_out<2>
Project.unit<0>.dataChannel<9>=E_DDC_MASTER_inst/stm_proc.r_data_out<3>
Project.unit<0>.dataDepth=4096
Project.unit<0>.dataEqualsTrigger=true
Project.unit<0>.dataPortWidth=22
Project.unit<0>.enableGaps=false
Project.unit<0>.enableStorageQualification=true
Project.unit<0>.enableTimestamps=false
Project.unit<0>.timestampDepth=0
Project.unit<0>.timestampWidth=0
Project.unit<0>.triggerChannel<0><0>=pmod_DEBOUNCE_gen[0].pmod2_DEBOUNCE_inst/O
Project.unit<0>.triggerChannel<0><1>=tx_det_DEBOUNCE_inst/O
Project.unit<0>.triggerChannel<0><2>=E_DDC_MASTER_inst/cur_reg_error
Project.unit<0>.triggerChannel<0><3>=E_DDC_MASTER_inst/stm_proc.r_data_out_valid
Project.unit<0>.triggerChannel<0><4>=E_DDC_MASTER_inst/cur_reg_scl_out
Project.unit<0>.triggerChannel<0><5>=E_DDC_MASTER_inst/cur_reg_sda_out
Project.unit<0>.triggerChannel<1><0>=E_DDC_MASTER_inst/stm_proc.r_data_out<0>
Project.unit<0>.triggerChannel<1><1>=E_DDC_MASTER_inst/stm_proc.r_data_out<1>
Project.unit<0>.triggerChannel<1><2>=E_DDC_MASTER_inst/stm_proc.r_data_out<2>
Project.unit<0>.triggerChannel<1><3>=E_DDC_MASTER_inst/stm_proc.r_data_out<3>
Project.unit<0>.triggerChannel<1><4>=E_DDC_MASTER_inst/stm_proc.r_data_out<4>
Project.unit<0>.triggerChannel<1><5>=E_DDC_MASTER_inst/stm_proc.r_data_out<5>
Project.unit<0>.triggerChannel<1><6>=E_DDC_MASTER_inst/stm_proc.r_data_out<6>
Project.unit<0>.triggerChannel<1><7>=E_DDC_MASTER_inst/stm_proc.r_data_out<7>
Project.unit<0>.triggerChannel<2><0>=E_DDC_MASTER_inst/scl_low
Project.unit<0>.triggerChannel<2><1>=E_DDC_MASTER_inst/scl_rise
Project.unit<0>.triggerChannel<2><2>=E_DDC_MASTER_inst/scl_high
Project.unit<0>.triggerChannel<2><3>=E_DDC_MASTER_inst/scl_fall<8>1
Project.unit<0>.triggerChannel<3><0>=E_DDC_MASTER_inst/cur_reg_state<0>
Project.unit<0>.triggerChannel<3><1>=E_DDC_MASTER_inst/cur_reg_state<1>
Project.unit<0>.triggerChannel<3><2>=E_DDC_MASTER_inst/cur_reg_state<2>
Project.unit<0>.triggerChannel<3><3>=E_DDC_MASTER_inst/cur_reg_state<4>
Project.unit<0>.triggerConditionCountWidth=0
Project.unit<0>.triggerMatchCount<0>=1
Project.unit<0>.triggerMatchCount<1>=1
Project.unit<0>.triggerMatchCount<2>=1
Project.unit<0>.triggerMatchCount<3>=1
Project.unit<0>.triggerMatchCountWidth<0><0>=0
Project.unit<0>.triggerMatchCountWidth<1><0>=0
Project.unit<0>.triggerMatchCountWidth<2><0>=0
Project.unit<0>.triggerMatchCountWidth<3><0>=0
Project.unit<0>.triggerMatchType<0><0>=1
Project.unit<0>.triggerMatchType<1><0>=1
Project.unit<0>.triggerMatchType<2><0>=1
Project.unit<0>.triggerMatchType<3><0>=1
Project.unit<0>.triggerPortCount=4
Project.unit<0>.triggerPortIsData<0>=true
Project.unit<0>.triggerPortIsData<1>=true
Project.unit<0>.triggerPortIsData<2>=true
Project.unit<0>.triggerPortIsData<3>=true
Project.unit<0>.triggerPortWidth<0>=6
Project.unit<0>.triggerPortWidth<1>=8
Project.unit<0>.triggerPortWidth<2>=4
Project.unit<0>.triggerPortWidth<3>=4
Project.unit<0>.triggerSequencerLevels=16
Project.unit<0>.triggerSequencerType=1
Project.unit<0>.type=ilapro
