
*** Running vivado
    with args -log shell_mdm_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source shell_mdm_1_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source shell_mdm_1_0.tcl -notrace
Command: synth_design -top shell_mdm_1_0 -part xcku115-flva1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku115'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku115'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26629 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1377.891 ; gain = 78.000 ; free physical = 9474 ; free virtual = 52380
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'shell_mdm_1_0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/synth/shell_mdm_1_0.vhd:94]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:12362' bound to instance 'U0' of component 'MDM' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/synth/shell_mdm_1_0.vhd:1697]
INFO: [Synth 8-638] synthesizing module 'MDM' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:14013]
	Parameter C_FAMILY bound to: kintexu - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15517]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'MB_BSCANE2' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:253' bound to instance 'BSCAN_I' of component 'MB_BSCANE2' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15584]
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:287]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (1#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:277]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_BUFG' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:315' bound to instance 'BUFG_DRCK' of component 'MB_BUFG' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15737]
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:338]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (2#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:328]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'MDM_Core' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:5413' bound to instance 'MDM_Core_I1' of component 'MDM_Core' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:15821]
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:6649]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'TX_Buffer_Empty_FDRE' of component 'MB_FDRE' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:7553]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:479]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE' (3#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:450]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'JTAG_CONTROL' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:2846' bound to instance 'JTAG_CONTROL_I' of component 'JTAG_CONTROL' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:9985]
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3117]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 1 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDC_1' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:614' bound to instance 'FDC_I' of component 'MB_FDC_1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3466]
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:651]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (4#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:630]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE_1' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:673' bound to instance 'SYNC_FDRE' of component 'MB_FDRE_1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3476]
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:713]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (5#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:690]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_1' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3617]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E' (6#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_2' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3634]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter INIT bound to: 16'b0100001010100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized1' (6#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_1' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3703]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized3' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized3' (6#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_ID_2' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3720]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized5' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized5' (6#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3879]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4117]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4118]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4131]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4132]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRSE' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:816' bound to instance 'Ext_BRK_FDRSE' of component 'MB_FDRSE' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4143]
INFO: [Synth 8-638] synthesizing module 'MB_FDRSE' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRSE' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:898]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRSE' (7#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:842]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'RX_FIFO_I' of component 'SRL_FIFO' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4267]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
INFO: [Synth 8-638] synthesizing module 'MB_MUXCY_XORCY' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native_I1' to cell 'MUXCY_L' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:954]
INFO: [Synth 8-113] binding component instance 'Native_I2' to cell 'XORCY' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:961]
INFO: [Synth 8-256] done synthesizing module 'MB_MUXCY_XORCY' (8#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:943]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_MUXCY_XORCY' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:927' bound to instance 'MUXCY_L_I' of component 'MB_MUXCY_XORCY' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1899]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_XORCY' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1023' bound to instance 'XORCY_I' of component 'MB_XORCY' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1913]
INFO: [Synth 8-638] synthesizing module 'MB_XORCY' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'XORCY' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1047]
INFO: [Synth 8-256] done synthesizing module 'MB_XORCY' (9#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1037]
	Parameter C_TARGET bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDRE' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:433' bound to instance 'FDRE_I' of component 'MB_FDRE' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1923]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized7' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:763]
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized7' (9#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:759]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_STATIC bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'MB_SRL16E' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:736' bound to instance 'SRL16E_I' of component 'MB_SRL16E' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1940]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (10#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1771]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-3491] module 'SRL_FIFO' declared at '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:1751' bound to instance 'TX_FIFO_I' of component 'SRL_FIFO' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:4289]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (11#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3117]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (12#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:6649]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: kintexu - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (13#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (13#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (13#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (13#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (14#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (15#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (16#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'MDM' (17#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:14013]
INFO: [Synth 8-256] done synthesizing module 'shell_mdm_1_0' (18#1) [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/synth/shell_mdm_1_0.vhd:94]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[2]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Address_In_Erly[3]
WARNING: [Synth 8-3331] design address_decoder has unconnected port Bus_RNW
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design slave_attachment has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Rst
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port DbgReg_DRCK
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port DbgReg_UPDATE
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port DbgReg_Access_Lock
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port DbgReg_Force_Lock
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port DbgReg_Unlocked
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port AXI_Transaction
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port AXI_Instr_Overrun
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port AXI_Data_Overrun
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port RESET
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port M_AXI_ACLK
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port M_AXI_ARESETn
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_rd_idle
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_rd_resp[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_rd_resp[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_wr_idle
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_wr_resp[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_wr_resp[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[31]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[30]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[29]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[28]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[27]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[26]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[25]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[24]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[23]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[22]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[21]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[20]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[19]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[18]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[17]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[16]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[15]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[14]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[13]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[12]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[11]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[10]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[9]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[8]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[7]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[6]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[5]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[4]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[3]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[2]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_out[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_exists
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_data_empty
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_dwr_done
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_dwr_resp[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Master_dwr_resp[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[2]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[3]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[4]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[5]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[6]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_0[7]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[2]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[3]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[4]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[5]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[6]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_1[7]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[2]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[3]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[4]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[5]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[6]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_2[7]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[2]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[3]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[4]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[5]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[6]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_3[7]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_4[0]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_4[1]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_4[2]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_4[3]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_4[4]
WARNING: [Synth 8-3331] design JTAG_CONTROL has unconnected port Dbg_Trig_In_4[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1435.500 ; gain = 135.609 ; free physical = 9336 ; free virtual = 52243
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1435.500 ; gain = 135.609 ; free physical = 9328 ; free virtual = 52235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1435.500 ; gain = 135.609 ; free physical = 9328 ; free virtual = 52235
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xcku115-flva1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0_ooc_trace.xdc] for cell 'U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0_ooc_trace.xdc] for cell 'U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/shell_mdm_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/shell_mdm_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.runs/shell_mdm_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.runs/shell_mdm_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  BUFG => BUFGCE: 1 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 1 instances
  MUXCY_L => MUXCY: 6 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2129.973 ; gain = 0.000 ; free physical = 7513 ; free virtual = 50419
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 2129.973 ; gain = 830.082 ; free physical = 8612 ; free virtual = 51522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku115-flva1517-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:52 . Memory (MB): peak = 2129.973 ; gain = 830.082 ; free physical = 8612 ; free virtual = 51522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
WARNING: set_property USER_SLR_ASSIGNMENT could not find object (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ip/shell_mdm_1_0/shell_mdm_1_0.xdc, line 58).
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.runs/shell_mdm_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2129.973 ; gain = 830.082 ; free physical = 8587 ; free virtual = 51497
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 2129.973 ; gain = 830.082 ; free physical = 8379 ; free virtual = 51290
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 36    
	  12 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module JTAG_CONTROL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
	  12 Input      1 Bit        Muxes := 1     
Module MDM_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5520 (col length:120)
BRAMs: 4320 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "mb_data_overrun" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_Read" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.clear_overrun_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/351e/hdl/mdm_v3_2_vh_rfs.vhd:3888]
WARNING: [Synth 8-6014] Unused sequential element Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg was removed.  [/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.srcs/sources_1/bd/srcs/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MDM_Core_I1/JTAG_CONTROL_I/fifo_Read" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
WARNING: [Synth 8-3332] Sequential element (MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module MDM.
WARNING: [Synth 8-3332] Sequential element (Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module MDM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:56 . Memory (MB): peak = 2129.973 ; gain = 830.082 ; free physical = 8240 ; free virtual = 51264
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:33 . Memory (MB): peak = 2274.410 ; gain = 974.520 ; free physical = 8821 ; free virtual = 51741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:34 . Memory (MB): peak = 2298.441 ; gain = 998.551 ; free physical = 8763 ; free virtual = 51683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:01 ; elapsed = 00:01:34 . Memory (MB): peak = 2306.449 ; gain = 1006.559 ; free physical = 8763 ; free virtual = 51683
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:35 . Memory (MB): peak = 2306.449 ; gain = 1006.559 ; free physical = 8732 ; free virtual = 51652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:35 . Memory (MB): peak = 2306.449 ; gain = 1006.559 ; free physical = 8730 ; free virtual = 51650
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:35 . Memory (MB): peak = 2306.449 ; gain = 1006.559 ; free physical = 8724 ; free virtual = 51644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:35 . Memory (MB): peak = 2306.449 ; gain = 1006.559 ; free physical = 8724 ; free virtual = 51644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:35 . Memory (MB): peak = 2306.449 ; gain = 1006.559 ; free physical = 8724 ; free virtual = 51644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:35 . Memory (MB): peak = 2306.449 ; gain = 1006.559 ; free physical = 8724 ; free virtual = 51644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10] | 15     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|MDM         | MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]  | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BSCANE2  |     1|
|2     |BUFG     |     1|
|3     |LUT1     |     4|
|4     |LUT2     |    22|
|5     |LUT3     |    33|
|6     |LUT4     |    33|
|7     |LUT5     |    33|
|8     |LUT6     |    52|
|9     |MUXCY_L  |     6|
|10    |SRL16E   |     1|
|11    |SRL16E_2 |     1|
|12    |SRL16E_3 |     1|
|13    |SRL16E_4 |     1|
|14    |SRL16E_5 |    19|
|15    |XORCY    |     8|
|16    |FDCE     |   119|
|17    |FDC_1    |     1|
|18    |FDPE     |     7|
|19    |FDRE     |    49|
|20    |FDRE_1   |     1|
|21    |FDSE     |     3|
+------+---------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------------+-----------------------------+------+
|      |Instance                                                                  |Module                       |Cells |
+------+--------------------------------------------------------------------------+-----------------------------+------+
|1     |top                                                                       |                             |   396|
|2     |  U0                                                                      |MDM                          |   396|
|3     |    MDM_Core_I1                                                           |MDM_Core                     |   323|
|4     |      JTAG_CONTROL_I                                                      |JTAG_CONTROL                 |   268|
|5     |        \Use_BSCAN.FDC_I                                                  |MB_FDC_1                     |    43|
|6     |        \Use_BSCAN.SYNC_FDRE                                              |MB_FDRE_1                    |     5|
|7     |        \Use_Config_SRL16E.SRL16E_1                                       |MB_SRL16E                    |     1|
|8     |        \Use_Config_SRL16E.SRL16E_2                                       |MB_SRL16E__parameterized1    |     1|
|9     |        \Use_ID_SRL16E.SRL16E_ID_1                                        |MB_SRL16E__parameterized3    |     1|
|10    |        \Use_ID_SRL16E.SRL16E_ID_2                                        |MB_SRL16E__parameterized5    |     4|
|11    |        \Use_UART.Ext_BRK_FDRSE                                           |MB_FDRSE                     |     2|
|12    |        \Use_UART.RX_FIFO_I                                               |SRL_FIFO                     |    30|
|13    |          \Addr_Counters[0].FDRE_I                                        |MB_FDRE_15                   |     2|
|14    |          \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_16            |     2|
|15    |          \Addr_Counters[1].FDRE_I                                        |MB_FDRE_17                   |     2|
|16    |          \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_18            |     2|
|17    |          \Addr_Counters[2].FDRE_I                                        |MB_FDRE_19                   |     7|
|18    |          \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_20            |     2|
|19    |          \Addr_Counters[3].FDRE_I                                        |MB_FDRE_21                   |     2|
|20    |          \Addr_Counters[3].No_MuxCY.XORCY_I                              |MB_XORCY_22                  |     1|
|21    |          \FIFO_RAM[0].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_23 |     1|
|22    |          \FIFO_RAM[1].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_24 |     1|
|23    |          \FIFO_RAM[2].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_25 |     1|
|24    |          \FIFO_RAM[3].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_26 |     1|
|25    |          \FIFO_RAM[4].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_27 |     1|
|26    |          \FIFO_RAM[5].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_28 |     1|
|27    |          \FIFO_RAM[6].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_29 |     1|
|28    |          \FIFO_RAM[7].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_30 |     1|
|29    |        \Use_UART.TX_FIFO_I                                               |SRL_FIFO_0                   |    36|
|30    |          \Addr_Counters[0].FDRE_I                                        |MB_FDRE_2                    |     2|
|31    |          \Addr_Counters[0].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY               |     2|
|32    |          \Addr_Counters[1].FDRE_I                                        |MB_FDRE_3                    |     2|
|33    |          \Addr_Counters[1].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_4             |     2|
|34    |          \Addr_Counters[2].FDRE_I                                        |MB_FDRE_5                    |     7|
|35    |          \Addr_Counters[2].Used_MuxCY.MUXCY_L_I                          |MB_MUXCY_XORCY_6             |     2|
|36    |          \Addr_Counters[3].FDRE_I                                        |MB_FDRE_7                    |     2|
|37    |          \Addr_Counters[3].No_MuxCY.XORCY_I                              |MB_XORCY                     |     1|
|38    |          \FIFO_RAM[0].D16.SRL16E_I                                       |MB_SRL16E__parameterized7    |     2|
|39    |          \FIFO_RAM[1].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_8  |     2|
|40    |          \FIFO_RAM[2].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_9  |     2|
|41    |          \FIFO_RAM[3].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_10 |     2|
|42    |          \FIFO_RAM[4].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_11 |     1|
|43    |          \FIFO_RAM[5].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_12 |     1|
|44    |          \FIFO_RAM[6].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_13 |     1|
|45    |          \FIFO_RAM[7].D16.SRL16E_I                                       |MB_SRL16E__parameterized7_14 |     2|
|46    |      \Use_Uart.TX_Buffer_Empty_FDRE                                      |MB_FDRE                      |     1|
|47    |    \No_Dbg_Reg_Access.BUFG_DRCK                                          |MB_BUFG                      |     1|
|48    |    \Use_AXI_IPIF.AXI_LITE_IPIF_I                                         |axi_lite_ipif                |    62|
|49    |      I_SLAVE_ATTACHMENT                                                  |slave_attachment             |    62|
|50    |        I_DECODER                                                         |address_decoder              |    35|
|51    |          \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f                    |     1|
|52    |          \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |pselect_f__parameterized1    |     1|
|53    |    \Use_E2.BSCAN_I                                                       |MB_BSCANE2                   |    10|
+------+--------------------------------------------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:35 . Memory (MB): peak = 2306.449 ; gain = 1006.559 ; free physical = 8724 ; free virtual = 51644
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4294 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:13 . Memory (MB): peak = 2306.449 ; gain = 312.086 ; free physical = 8745 ; free virtual = 51665
Synthesis Optimization Complete : Time (s): cpu = 00:01:02 ; elapsed = 00:01:35 . Memory (MB): peak = 2306.457 ; gain = 1006.559 ; free physical = 8754 ; free virtual = 51674
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  (CARRY4) => CARRY8: 2 instances
  BUFG => BUFGCE: 1 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
140 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:38 . Memory (MB): peak = 2363.098 ; gain = 1091.086 ; free physical = 8654 ; free virtual = 51574
INFO: [Common 17-1381] The checkpoint '/home/tarafdar/workDir/galapagos/projects/mlKernelsTest/1/1.runs/shell_mdm_1_0_synth_1/shell_mdm_1_0.dcp' has been generated.
