// Seed: 2405298857
module module_0 ();
  assign id_1 = id_1 << 1'b0;
  always @(posedge 1'd0 & id_1)
    for (id_1 = 1; 1'b0; id_1 = id_1) begin : LABEL_0$display
      ;
    end
endmodule
module module_1 #(
    parameter id_5 = 32'd37,
    parameter id_6 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  defparam id_5.id_6 = id_5;
  wire id_7, id_8, id_9;
  wire id_10, id_11;
  module_0 modCall_1 ();
  assign (highz1, strong0) id_10 = 1 !=? 1;
endmodule
