/* Capstone Disassembly Engine, https://www.capstone-engine.org */
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2022, */
/*    Rot127 <unisono@quyllur.org> 2022-2023 */
/* Automatically generated file by Capstone's LLVM TableGen Disassembler Backend. */

/* LLVM-commit: <commit> */
/* LLVM-tag: <tag> */

/* Do not edit. */

/* Capstone's LLVM TableGen Backends: */
/* https://github.com/capstone-engine/llvm-capstone */

  AArch64_OP_GROUP_AMNoIndex = 0,
  AArch64_OP_GROUP_BTIHintOp = 1,
  AArch64_OP_GROUP_ImplicitlyTypedVectorList = 2,
  AArch64_OP_GROUP_InverseCondCode = 3,
  AArch64_OP_GROUP_LogicalImm_int16_t = 4,
  AArch64_OP_GROUP_LogicalImm_int8_t = 5,
  AArch64_OP_GROUP_PSBHintOp = 6,
  AArch64_OP_GROUP_PrefetchOp_1 = 7,
  AArch64_OP_GROUP_SVELogicalImm_int16_t = 8,
  AArch64_OP_GROUP_SVELogicalImm_int32_t = 9,
  AArch64_OP_GROUP_SVELogicalImm_int64_t = 10,
  AArch64_OP_GROUP_SVERegOp_0 = 11,
  AArch64_OP_GROUP_VectorIndex_8 = 12,
  AArch64_OP_GROUP_ZPRasFPR_128 = 13,
  AArch64_OP_GROUP_Operand = 14,
  AArch64_OP_GROUP_SVERegOp_b = 15,
  AArch64_OP_GROUP_SVERegOp_d = 16,
  AArch64_OP_GROUP_SVERegOp_h = 17,
  AArch64_OP_GROUP_SVERegOp_s = 18,
  AArch64_OP_GROUP_MatrixIndex = 19,
  AArch64_OP_GROUP_TypedVectorList_0_d = 20,
  AArch64_OP_GROUP_TypedVectorList_0_s = 21,
  AArch64_OP_GROUP_VRegOperand = 22,
  AArch64_OP_GROUP_TypedVectorList_0_h = 23,
  AArch64_OP_GROUP_VectorIndex_1 = 24,
  AArch64_OP_GROUP_ImmRangeScale_2_1 = 25,
  AArch64_OP_GROUP_AlignedLabel = 26,
  AArch64_OP_GROUP_CondCode = 27,
  AArch64_OP_GROUP_ExactFPImm_AArch64ExactFPImm_half_AArch64ExactFPImm_one = 28,
  AArch64_OP_GROUP_ExactFPImm_AArch64ExactFPImm_zero_AArch64ExactFPImm_one = 29,
  AArch64_OP_GROUP_ExactFPImm_AArch64ExactFPImm_half_AArch64ExactFPImm_two = 30,
  AArch64_OP_GROUP_RegWithShiftExtend_0_8_x_d = 31,
  AArch64_OP_GROUP_RegWithShiftExtend_1_8_w_d = 32,
  AArch64_OP_GROUP_RegWithShiftExtend_0_8_w_d = 33,
  AArch64_OP_GROUP_RegWithShiftExtend_1_8_w_s = 34,
  AArch64_OP_GROUP_RegWithShiftExtend_0_8_w_s = 35,
  AArch64_OP_GROUP_ImmScale_8 = 36,
  AArch64_OP_GROUP_RegWithShiftExtend_0_64_x_d = 37,
  AArch64_OP_GROUP_RegWithShiftExtend_1_64_w_d = 38,
  AArch64_OP_GROUP_RegWithShiftExtend_0_64_w_d = 39,
  AArch64_OP_GROUP_ImmScale_2 = 40,
  AArch64_OP_GROUP_RegWithShiftExtend_0_16_x_d = 41,
  AArch64_OP_GROUP_RegWithShiftExtend_1_16_w_d = 42,
  AArch64_OP_GROUP_RegWithShiftExtend_0_16_w_d = 43,
  AArch64_OP_GROUP_RegWithShiftExtend_1_16_w_s = 44,
  AArch64_OP_GROUP_RegWithShiftExtend_0_16_w_s = 45,
  AArch64_OP_GROUP_ImmScale_4 = 46,
  AArch64_OP_GROUP_RegWithShiftExtend_0_32_x_d = 47,
  AArch64_OP_GROUP_RegWithShiftExtend_1_32_w_d = 48,
  AArch64_OP_GROUP_RegWithShiftExtend_0_32_w_d = 49,
  AArch64_OP_GROUP_RegWithShiftExtend_1_32_w_s = 50,
  AArch64_OP_GROUP_RegWithShiftExtend_0_32_w_s = 51,
  AArch64_OP_GROUP_TypedVectorList_0_b = 52,
  AArch64_OP_GROUP_RegWithShiftExtend_0_8_x_0 = 53,
  AArch64_OP_GROUP_RegWithShiftExtend_0_64_x_0 = 54,
  AArch64_OP_GROUP_RegWithShiftExtend_0_16_x_0 = 55,
  AArch64_OP_GROUP_RegWithShiftExtend_0_32_x_0 = 56,
  AArch64_OP_GROUP_SVCROp = 57,
  AArch64_OP_GROUP_ImmScale_16 = 58,
  AArch64_OP_GROUP_MatrixTile = 59,
  AArch64_OP_GROUP_AddSubImm = 60,
  AArch64_OP_GROUP_ShiftedRegister = 61,
  AArch64_OP_GROUP_ExtendedRegister = 62,
  AArch64_OP_GROUP_ArithExtend = 63,
  AArch64_OP_GROUP_Matrix_64 = 64,
  AArch64_OP_GROUP_Matrix_32 = 65,
  AArch64_OP_GROUP_Imm8OptLsl_uint8_t = 66,
  AArch64_OP_GROUP_Imm8OptLsl_uint64_t = 67,
  AArch64_OP_GROUP_Imm8OptLsl_uint16_t = 68,
  AArch64_OP_GROUP_Imm8OptLsl_uint32_t = 69,
  AArch64_OP_GROUP_AdrLabel = 70,
  AArch64_OP_GROUP_AdrpLabel = 71,
  AArch64_OP_GROUP_RegWithShiftExtend_0_8_x_s = 72,
  AArch64_OP_GROUP_RegWithShiftExtend_0_16_x_s = 73,
  AArch64_OP_GROUP_RegWithShiftExtend_0_32_x_s = 74,
  AArch64_OP_GROUP_RegWithShiftExtend_0_64_x_s = 75,
  AArch64_OP_GROUP_LogicalImm_int32_t = 76,
  AArch64_OP_GROUP_LogicalImm_int64_t = 77,
  AArch64_OP_GROUP_ZPRasFPR_8 = 78,
  AArch64_OP_GROUP_ZPRasFPR_64 = 79,
  AArch64_OP_GROUP_ZPRasFPR_16 = 80,
  AArch64_OP_GROUP_ZPRasFPR_32 = 81,
  AArch64_OP_GROUP_Matrix_16 = 82,
  AArch64_OP_GROUP_Imm = 83,
  AArch64_OP_GROUP_Shifter = 84,
  AArch64_OP_GROUP_ImmHex = 85,
  AArch64_OP_GROUP_ComplexRotationOp_180_90 = 86,
  AArch64_OP_GROUP_GPRSeqPairsClassOperand_32 = 87,
  AArch64_OP_GROUP_GPRSeqPairsClassOperand_64 = 88,
  AArch64_OP_GROUP_ComplexRotationOp_90_0 = 89,
  AArch64_OP_GROUP_SVEPattern = 90,
  AArch64_OP_GROUP_PredicateAsCounter_8 = 91,
  AArch64_OP_GROUP_SVEVecLenSpecifier = 92,
  AArch64_OP_GROUP_PredicateAsCounter_64 = 93,
  AArch64_OP_GROUP_PredicateAsCounter_16 = 94,
  AArch64_OP_GROUP_PredicateAsCounter_32 = 95,
  AArch64_OP_GROUP_Imm8OptLsl_int8_t = 96,
  AArch64_OP_GROUP_Imm8OptLsl_int64_t = 97,
  AArch64_OP_GROUP_Imm8OptLsl_int16_t = 98,
  AArch64_OP_GROUP_Imm8OptLsl_int32_t = 99,
  AArch64_OP_GROUP_BarrierOption = 100,
  AArch64_OP_GROUP_BarriernXSOption = 101,
  AArch64_OP_GROUP_SVERegOp_q = 102,
  AArch64_OP_GROUP_MatrixTileVector_0 = 103,
  AArch64_OP_GROUP_MatrixTileVector_1 = 104,
  AArch64_OP_GROUP_FPImmOperand = 105,
  AArch64_OP_GROUP_TypedVectorList_0_q = 106,
  AArch64_OP_GROUP_SImm_8 = 107,
  AArch64_OP_GROUP_SImm_16 = 108,
  AArch64_OP_GROUP_PredicateAsCounter_0 = 109,
  AArch64_OP_GROUP_TypedVectorList_16_b = 110,
  AArch64_OP_GROUP_PostIncOperand_64 = 111,
  AArch64_OP_GROUP_TypedVectorList_1_d = 112,
  AArch64_OP_GROUP_PostIncOperand_32 = 113,
  AArch64_OP_GROUP_TypedVectorList_2_d = 114,
  AArch64_OP_GROUP_TypedVectorList_2_s = 115,
  AArch64_OP_GROUP_TypedVectorList_4_h = 116,
  AArch64_OP_GROUP_TypedVectorList_4_s = 117,
  AArch64_OP_GROUP_TypedVectorList_8_b = 118,
  AArch64_OP_GROUP_TypedVectorList_8_h = 119,
  AArch64_OP_GROUP_PostIncOperand_16 = 120,
  AArch64_OP_GROUP_PostIncOperand_8 = 121,
  AArch64_OP_GROUP_ImmScale_32 = 122,
  AArch64_OP_GROUP_PostIncOperand_1 = 123,
  AArch64_OP_GROUP_PostIncOperand_4 = 124,
  AArch64_OP_GROUP_PostIncOperand_2 = 125,
  AArch64_OP_GROUP_PostIncOperand_48 = 126,
  AArch64_OP_GROUP_PostIncOperand_24 = 127,
  AArch64_OP_GROUP_RegWithShiftExtend_0_128_x_0 = 128,
  AArch64_OP_GROUP_ImmScale_3 = 129,
  AArch64_OP_GROUP_PostIncOperand_3 = 130,
  AArch64_OP_GROUP_PostIncOperand_12 = 131,
  AArch64_OP_GROUP_PostIncOperand_6 = 132,
  AArch64_OP_GROUP_GPR64x8 = 133,
  AArch64_OP_GROUP_MemExtend_w_8 = 134,
  AArch64_OP_GROUP_MemExtend_x_8 = 135,
  AArch64_OP_GROUP_UImm12Offset_1 = 136,
  AArch64_OP_GROUP_MemExtend_w_64 = 137,
  AArch64_OP_GROUP_MemExtend_x_64 = 138,
  AArch64_OP_GROUP_UImm12Offset_8 = 139,
  AArch64_OP_GROUP_MemExtend_w_16 = 140,
  AArch64_OP_GROUP_MemExtend_x_16 = 141,
  AArch64_OP_GROUP_UImm12Offset_2 = 142,
  AArch64_OP_GROUP_MemExtend_w_128 = 143,
  AArch64_OP_GROUP_MemExtend_x_128 = 144,
  AArch64_OP_GROUP_UImm12Offset_16 = 145,
  AArch64_OP_GROUP_MemExtend_w_32 = 146,
  AArch64_OP_GROUP_MemExtend_x_32 = 147,
  AArch64_OP_GROUP_UImm12Offset_4 = 148,
  AArch64_OP_GROUP_Matrix_0 = 149,
  AArch64_OP_GROUP_ImmRangeScale_4_3 = 150,
  AArch64_OP_GROUP_SIMDType10Operand = 151,
  AArch64_OP_GROUP_MRSSystemRegister = 152,
  AArch64_OP_GROUP_MSRSystemRegister = 153,
  AArch64_OP_GROUP_SystemPStateField = 154,
  AArch64_OP_GROUP_RegWithShiftExtend_1_64_w_s = 155,
  AArch64_OP_GROUP_RegWithShiftExtend_0_64_w_s = 156,
  AArch64_OP_GROUP_PrefetchOp_0 = 157,
  AArch64_OP_GROUP_RPRFMOperand = 158,
  AArch64_OP_GROUP_GPR64as32 = 159,
  AArch64_OP_GROUP_SysCROperand = 160,
  AArch64_OP_GROUP_SyspXzrPair = 161,
  AArch64_OP_GROUP_MatrixTileList = 162,
