Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sat May  5 11:45:29 2018
| Host         : ubuntu running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file Board_Nexys4DDR_timing_summary_routed.rpt -pb Board_Nexys4DDR_timing_summary_routed.pb -rpx Board_Nexys4DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : Board_Nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.322        0.000                      0                 2018        0.104        0.000                      0                 2018        3.000        0.000                       0                   718  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100Mhz  {0.000 5.000}      10.000          100.000         
  clkI1    {0.000 5.000}      10.000          100.000         
  clkfbI   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100Mhz                                                                                                                                                       3.000        0.000                       0                     1  
  clkI1             0.322        0.000                      0                 2018        0.104        0.000                      0                 2018        3.750        0.000                       0                   714  
  clkfbI                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100Mhz
  To Clock:  clk100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  makeClk/clkgen/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkI1
  To Clock:  clkI1

Setup :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_1_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 3.120ns (34.692%)  route 5.873ns (65.308%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.722    -0.818    core/coreArea_cpu/coreJ1CPU/clkOut
    SLICE_X6Y89          FDRE                                         r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/Q
                         net (fo=21, routed)          1.039     0.739    core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/ADDRA0
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.889 r  core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.655     1.544    core/coreArea_cpu/coreJ1CPU/pkg_resize[0]
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.328     1.872 r  core/coreArea_cpu/coreJ1CPU/difference_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    core/coreArea_cpu/coreJ1CPU/difference_carry_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.404 r  core/coreArea_cpu/coreJ1CPU/difference_carry/CO[3]
                         net (fo=1, routed)           0.000     2.404    core/coreArea_cpu/coreJ1CPU/difference_carry_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.518 r  core/coreArea_cpu/coreJ1CPU/difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.518    core/coreArea_cpu/coreJ1CPU/difference_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.632 r  core/coreArea_cpu/coreJ1CPU/difference_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.632    core/coreArea_cpu/coreJ1CPU/difference_carry__1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.746 r  core/coreArea_cpu/coreJ1CPU/difference_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.746    core/coreArea_cpu/coreJ1CPU/difference_carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.968 r  core/coreArea_cpu/coreJ1CPU/difference_carry__3/O[0]
                         net (fo=17, routed)          0.764     3.733    core/coreArea_cpu/coreJ1CPU/ramList_1_reg_3[0]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.329     4.062 r  core/coreArea_cpu/coreJ1CPU/dtos[15]_i_18/O
                         net (fo=16, routed)          0.779     4.841    core/coreArea_cpu/coreJ1CPU/pkg_mux__0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.327     5.168 r  core/coreArea_cpu/coreJ1CPU/dtos[12]_i_9/O
                         net (fo=1, routed)           0.552     5.720    core/coreArea_cpu/mainMem/dtos_reg[11]_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I5_O)        0.124     5.844 r  core/coreArea_cpu/mainMem/dtos[12]_i_6/O
                         net (fo=1, routed)           0.794     6.638    core/coreArea_cpu/mainMem/dtos[12]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.762 r  core/coreArea_cpu/mainMem/dtos[12]_i_3/O
                         net (fo=2, routed)           0.429     7.191    core/coreArea_cpu/mainMem/dtos[12]_i_3_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  core/coreArea_cpu/mainMem/dtos[12]_i_1/O
                         net (fo=4, routed)           0.861     8.176    core/coreArea_cpu/mainMem/D[12]
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.564     8.543    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKARDCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.029    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.497    core/coreArea_cpu/mainMem/ramList_1_reg
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_1_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 3.120ns (34.692%)  route 5.873ns (65.308%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.722    -0.818    core/coreArea_cpu/coreJ1CPU/clkOut
    SLICE_X6Y89          FDRE                                         r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/Q
                         net (fo=21, routed)          1.039     0.739    core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/ADDRA0
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.889 r  core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.655     1.544    core/coreArea_cpu/coreJ1CPU/pkg_resize[0]
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.328     1.872 r  core/coreArea_cpu/coreJ1CPU/difference_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    core/coreArea_cpu/coreJ1CPU/difference_carry_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.404 r  core/coreArea_cpu/coreJ1CPU/difference_carry/CO[3]
                         net (fo=1, routed)           0.000     2.404    core/coreArea_cpu/coreJ1CPU/difference_carry_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.518 r  core/coreArea_cpu/coreJ1CPU/difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.518    core/coreArea_cpu/coreJ1CPU/difference_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.632 r  core/coreArea_cpu/coreJ1CPU/difference_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.632    core/coreArea_cpu/coreJ1CPU/difference_carry__1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.746 r  core/coreArea_cpu/coreJ1CPU/difference_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.746    core/coreArea_cpu/coreJ1CPU/difference_carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.968 r  core/coreArea_cpu/coreJ1CPU/difference_carry__3/O[0]
                         net (fo=17, routed)          0.764     3.733    core/coreArea_cpu/coreJ1CPU/ramList_1_reg_3[0]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.329     4.062 r  core/coreArea_cpu/coreJ1CPU/dtos[15]_i_18/O
                         net (fo=16, routed)          0.779     4.841    core/coreArea_cpu/coreJ1CPU/pkg_mux__0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.327     5.168 r  core/coreArea_cpu/coreJ1CPU/dtos[12]_i_9/O
                         net (fo=1, routed)           0.552     5.720    core/coreArea_cpu/mainMem/dtos_reg[11]_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I5_O)        0.124     5.844 r  core/coreArea_cpu/mainMem/dtos[12]_i_6/O
                         net (fo=1, routed)           0.794     6.638    core/coreArea_cpu/mainMem/dtos[12]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.762 r  core/coreArea_cpu/mainMem/dtos[12]_i_3/O
                         net (fo=2, routed)           0.429     7.191    core/coreArea_cpu/mainMem/dtos[12]_i_3_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I2_O)        0.124     7.315 r  core/coreArea_cpu/mainMem/dtos[12]_i_1/O
                         net (fo=4, routed)           0.861     8.176    core/coreArea_cpu/mainMem/D[12]
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.564     8.543    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKARDCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.029    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     8.497    core/coreArea_cpu/mainMem/ramList_1_reg
  -------------------------------------------------------------------
                         required time                          8.497    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_0_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.868ns  (logic 3.120ns (35.181%)  route 5.748ns (64.819%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.722    -0.818    core/coreArea_cpu/coreJ1CPU/clkOut
    SLICE_X6Y89          FDRE                                         r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/Q
                         net (fo=21, routed)          1.039     0.739    core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/ADDRA0
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.889 r  core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.655     1.544    core/coreArea_cpu/coreJ1CPU/pkg_resize[0]
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.328     1.872 r  core/coreArea_cpu/coreJ1CPU/difference_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    core/coreArea_cpu/coreJ1CPU/difference_carry_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.404 r  core/coreArea_cpu/coreJ1CPU/difference_carry/CO[3]
                         net (fo=1, routed)           0.000     2.404    core/coreArea_cpu/coreJ1CPU/difference_carry_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.518 r  core/coreArea_cpu/coreJ1CPU/difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.518    core/coreArea_cpu/coreJ1CPU/difference_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.632 r  core/coreArea_cpu/coreJ1CPU/difference_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.632    core/coreArea_cpu/coreJ1CPU/difference_carry__1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.746 r  core/coreArea_cpu/coreJ1CPU/difference_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.746    core/coreArea_cpu/coreJ1CPU/difference_carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.968 r  core/coreArea_cpu/coreJ1CPU/difference_carry__3/O[0]
                         net (fo=17, routed)          0.764     3.733    core/coreArea_cpu/coreJ1CPU/ramList_1_reg_3[0]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.329     4.062 r  core/coreArea_cpu/coreJ1CPU/dtos[15]_i_18/O
                         net (fo=16, routed)          0.786     4.848    core/coreArea_cpu/coreJ1CPU/pkg_mux__0
    SLICE_X11Y91         LUT6 (Prop_lut6_I5_O)        0.327     5.175 r  core/coreArea_cpu/coreJ1CPU/dtos[10]_i_9/O
                         net (fo=1, routed)           0.414     5.589    core/coreArea_cpu/mainMem/dtos_reg[9]_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I5_O)        0.124     5.713 r  core/coreArea_cpu/mainMem/dtos[10]_i_6/O
                         net (fo=1, routed)           0.517     6.229    core/coreArea_cpu/mainMem/dtos[10]_i_6_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     6.353 r  core/coreArea_cpu/mainMem/dtos[10]_i_3/O
                         net (fo=1, routed)           0.712     7.066    core/coreArea_cpu/mainMem/dtos[10]_i_3_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     7.190 r  core/coreArea_cpu/mainMem/dtos[10]_i_1/O
                         net (fo=4, routed)           0.861     8.051    core/coreArea_cpu/mainMem/D[10]
    RAMB36_X0Y18         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.567     8.546    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y18         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/CLKARDCLK
                         clock pessimism              0.559     9.106    
                         clock uncertainty           -0.074     9.032    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     8.466    core/coreArea_cpu/mainMem/ramList_0_reg
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_1_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 3.120ns (35.600%)  route 5.644ns (64.400%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.722    -0.818    core/coreArea_cpu/coreJ1CPU/clkOut
    SLICE_X6Y89          FDRE                                         r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/Q
                         net (fo=21, routed)          1.039     0.739    core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/ADDRA0
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.889 r  core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.655     1.544    core/coreArea_cpu/coreJ1CPU/pkg_resize[0]
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.328     1.872 r  core/coreArea_cpu/coreJ1CPU/difference_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    core/coreArea_cpu/coreJ1CPU/difference_carry_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.404 r  core/coreArea_cpu/coreJ1CPU/difference_carry/CO[3]
                         net (fo=1, routed)           0.000     2.404    core/coreArea_cpu/coreJ1CPU/difference_carry_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.518 r  core/coreArea_cpu/coreJ1CPU/difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.518    core/coreArea_cpu/coreJ1CPU/difference_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.632 r  core/coreArea_cpu/coreJ1CPU/difference_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.632    core/coreArea_cpu/coreJ1CPU/difference_carry__1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.746 r  core/coreArea_cpu/coreJ1CPU/difference_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.746    core/coreArea_cpu/coreJ1CPU/difference_carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.968 r  core/coreArea_cpu/coreJ1CPU/difference_carry__3/O[0]
                         net (fo=17, routed)          0.764     3.733    core/coreArea_cpu/coreJ1CPU/ramList_1_reg_3[0]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.329     4.062 r  core/coreArea_cpu/coreJ1CPU/dtos[15]_i_18/O
                         net (fo=16, routed)          0.868     4.930    core/coreArea_cpu/coreJ1CPU/pkg_mux__0
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.327     5.257 r  core/coreArea_cpu/coreJ1CPU/dtos[1]_i_10/O
                         net (fo=1, routed)           0.975     6.232    core/coreArea_cpu/mainMem/dtos_reg[0]_0
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     6.356 r  core/coreArea_cpu/mainMem/dtos[1]_i_6/O
                         net (fo=1, routed)           0.165     6.521    core/coreArea_cpu/mainMem/dtos[1]_i_6_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.645 r  core/coreArea_cpu/mainMem/dtos[1]_i_3/O
                         net (fo=1, routed)           0.304     6.950    core/coreArea_cpu/mainMem/dtos[1]_i_3_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.124     7.074 r  core/coreArea_cpu/mainMem/dtos[1]_i_1/O
                         net (fo=4, routed)           0.873     7.946    core/coreArea_cpu/mainMem/D[1]
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.564     8.543    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKARDCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.029    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     8.463    core/coreArea_cpu/mainMem/ramList_1_reg
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_0_reg/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 3.120ns (35.482%)  route 5.673ns (64.518%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.722    -0.818    core/coreArea_cpu/coreJ1CPU/clkOut
    SLICE_X6Y89          FDRE                                         r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/Q
                         net (fo=21, routed)          1.039     0.739    core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/ADDRA0
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.889 r  core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.655     1.544    core/coreArea_cpu/coreJ1CPU/pkg_resize[0]
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.328     1.872 r  core/coreArea_cpu/coreJ1CPU/difference_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    core/coreArea_cpu/coreJ1CPU/difference_carry_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.404 r  core/coreArea_cpu/coreJ1CPU/difference_carry/CO[3]
                         net (fo=1, routed)           0.000     2.404    core/coreArea_cpu/coreJ1CPU/difference_carry_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.518 r  core/coreArea_cpu/coreJ1CPU/difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.518    core/coreArea_cpu/coreJ1CPU/difference_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.632 r  core/coreArea_cpu/coreJ1CPU/difference_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.632    core/coreArea_cpu/coreJ1CPU/difference_carry__1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.746 r  core/coreArea_cpu/coreJ1CPU/difference_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.746    core/coreArea_cpu/coreJ1CPU/difference_carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.968 f  core/coreArea_cpu/coreJ1CPU/difference_carry__3/O[0]
                         net (fo=17, routed)          0.764     3.733    core/coreArea_cpu/coreJ1CPU/ramList_1_reg_3[0]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.329     4.062 f  core/coreArea_cpu/coreJ1CPU/dtos[15]_i_18/O
                         net (fo=16, routed)          0.779     4.841    core/coreArea_cpu/coreJ1CPU/pkg_mux__0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.327     5.168 f  core/coreArea_cpu/coreJ1CPU/dtos[12]_i_9/O
                         net (fo=1, routed)           0.552     5.720    core/coreArea_cpu/mainMem/dtos_reg[11]_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I5_O)        0.124     5.844 f  core/coreArea_cpu/mainMem/dtos[12]_i_6/O
                         net (fo=1, routed)           0.794     6.638    core/coreArea_cpu/mainMem/dtos[12]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.762 f  core/coreArea_cpu/mainMem/dtos[12]_i_3/O
                         net (fo=2, routed)           0.317     7.079    core/coreArea_cpu/mainMem/dtos[12]_i_3_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I3_O)        0.124     7.203 r  core/coreArea_cpu/mainMem/ramList_0_reg_i_1/O
                         net (fo=2, routed)           0.773     7.975    core/coreArea_cpu/mainMem/ramList_0_reg_i_1_n_0
    RAMB36_X0Y18         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.567     8.546    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y18         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/CLKARDCLK
                         clock pessimism              0.559     9.106    
                         clock uncertainty           -0.074     9.032    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532     8.500    core/coreArea_cpu/mainMem/ramList_0_reg
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_0_reg/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.793ns  (logic 3.120ns (35.482%)  route 5.673ns (64.518%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.722    -0.818    core/coreArea_cpu/coreJ1CPU/clkOut
    SLICE_X6Y89          FDRE                                         r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/Q
                         net (fo=21, routed)          1.039     0.739    core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/ADDRA0
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.889 r  core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.655     1.544    core/coreArea_cpu/coreJ1CPU/pkg_resize[0]
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.328     1.872 r  core/coreArea_cpu/coreJ1CPU/difference_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    core/coreArea_cpu/coreJ1CPU/difference_carry_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.404 r  core/coreArea_cpu/coreJ1CPU/difference_carry/CO[3]
                         net (fo=1, routed)           0.000     2.404    core/coreArea_cpu/coreJ1CPU/difference_carry_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.518 r  core/coreArea_cpu/coreJ1CPU/difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.518    core/coreArea_cpu/coreJ1CPU/difference_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.632 r  core/coreArea_cpu/coreJ1CPU/difference_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.632    core/coreArea_cpu/coreJ1CPU/difference_carry__1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.746 r  core/coreArea_cpu/coreJ1CPU/difference_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.746    core/coreArea_cpu/coreJ1CPU/difference_carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.968 f  core/coreArea_cpu/coreJ1CPU/difference_carry__3/O[0]
                         net (fo=17, routed)          0.764     3.733    core/coreArea_cpu/coreJ1CPU/ramList_1_reg_3[0]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.329     4.062 f  core/coreArea_cpu/coreJ1CPU/dtos[15]_i_18/O
                         net (fo=16, routed)          0.779     4.841    core/coreArea_cpu/coreJ1CPU/pkg_mux__0
    SLICE_X11Y92         LUT6 (Prop_lut6_I5_O)        0.327     5.168 f  core/coreArea_cpu/coreJ1CPU/dtos[12]_i_9/O
                         net (fo=1, routed)           0.552     5.720    core/coreArea_cpu/mainMem/dtos_reg[11]_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I5_O)        0.124     5.844 f  core/coreArea_cpu/mainMem/dtos[12]_i_6/O
                         net (fo=1, routed)           0.794     6.638    core/coreArea_cpu/mainMem/dtos[12]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.762 f  core/coreArea_cpu/mainMem/dtos[12]_i_3/O
                         net (fo=2, routed)           0.317     7.079    core/coreArea_cpu/mainMem/dtos[12]_i_3_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I3_O)        0.124     7.203 r  core/coreArea_cpu/mainMem/ramList_0_reg_i_1/O
                         net (fo=2, routed)           0.773     7.975    core/coreArea_cpu/mainMem/ramList_0_reg_i_1_n_0
    RAMB36_X0Y18         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.567     8.546    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y18         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/CLKARDCLK
                         clock pessimism              0.559     9.106    
                         clock uncertainty           -0.074     9.032    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532     8.500    core/coreArea_cpu/mainMem/ramList_0_reg
  -------------------------------------------------------------------
                         required time                          8.500    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_1_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.726ns  (logic 3.120ns (35.757%)  route 5.606ns (64.243%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.722    -0.818    core/coreArea_cpu/coreJ1CPU/clkOut
    SLICE_X6Y89          FDRE                                         r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/Q
                         net (fo=21, routed)          1.039     0.739    core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/ADDRA0
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.889 r  core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.655     1.544    core/coreArea_cpu/coreJ1CPU/pkg_resize[0]
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.328     1.872 r  core/coreArea_cpu/coreJ1CPU/difference_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    core/coreArea_cpu/coreJ1CPU/difference_carry_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.404 r  core/coreArea_cpu/coreJ1CPU/difference_carry/CO[3]
                         net (fo=1, routed)           0.000     2.404    core/coreArea_cpu/coreJ1CPU/difference_carry_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.518 r  core/coreArea_cpu/coreJ1CPU/difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.518    core/coreArea_cpu/coreJ1CPU/difference_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.632 r  core/coreArea_cpu/coreJ1CPU/difference_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.632    core/coreArea_cpu/coreJ1CPU/difference_carry__1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.746 r  core/coreArea_cpu/coreJ1CPU/difference_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.746    core/coreArea_cpu/coreJ1CPU/difference_carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.968 r  core/coreArea_cpu/coreJ1CPU/difference_carry__3/O[0]
                         net (fo=17, routed)          0.764     3.733    core/coreArea_cpu/coreJ1CPU/ramList_1_reg_3[0]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.329     4.062 r  core/coreArea_cpu/coreJ1CPU/dtos[15]_i_18/O
                         net (fo=16, routed)          0.786     4.848    core/coreArea_cpu/coreJ1CPU/pkg_mux__0
    SLICE_X11Y91         LUT6 (Prop_lut6_I5_O)        0.327     5.175 r  core/coreArea_cpu/coreJ1CPU/dtos[10]_i_9/O
                         net (fo=1, routed)           0.414     5.589    core/coreArea_cpu/mainMem/dtos_reg[9]_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I5_O)        0.124     5.713 r  core/coreArea_cpu/mainMem/dtos[10]_i_6/O
                         net (fo=1, routed)           0.517     6.229    core/coreArea_cpu/mainMem/dtos[10]_i_6_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.124     6.353 r  core/coreArea_cpu/mainMem/dtos[10]_i_3/O
                         net (fo=1, routed)           0.712     7.066    core/coreArea_cpu/mainMem/dtos[10]_i_3_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I2_O)        0.124     7.190 r  core/coreArea_cpu/mainMem/dtos[10]_i_1/O
                         net (fo=4, routed)           0.718     7.908    core/coreArea_cpu/mainMem/D[10]
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.564     8.543    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKARDCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.029    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     8.463    core/coreArea_cpu/mainMem/ramList_1_reg
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -7.908    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_0_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 3.120ns (36.276%)  route 5.481ns (63.724%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.722    -0.818    core/coreArea_cpu/coreJ1CPU/clkOut
    SLICE_X6Y89          FDRE                                         r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/Q
                         net (fo=21, routed)          1.039     0.739    core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/ADDRA0
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.889 r  core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.655     1.544    core/coreArea_cpu/coreJ1CPU/pkg_resize[0]
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.328     1.872 r  core/coreArea_cpu/coreJ1CPU/difference_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    core/coreArea_cpu/coreJ1CPU/difference_carry_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.404 r  core/coreArea_cpu/coreJ1CPU/difference_carry/CO[3]
                         net (fo=1, routed)           0.000     2.404    core/coreArea_cpu/coreJ1CPU/difference_carry_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.518 r  core/coreArea_cpu/coreJ1CPU/difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.518    core/coreArea_cpu/coreJ1CPU/difference_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.632 r  core/coreArea_cpu/coreJ1CPU/difference_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.632    core/coreArea_cpu/coreJ1CPU/difference_carry__1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.746 r  core/coreArea_cpu/coreJ1CPU/difference_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.746    core/coreArea_cpu/coreJ1CPU/difference_carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.968 r  core/coreArea_cpu/coreJ1CPU/difference_carry__3/O[0]
                         net (fo=17, routed)          0.764     3.733    core/coreArea_cpu/coreJ1CPU/ramList_1_reg_3[0]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.329     4.062 r  core/coreArea_cpu/coreJ1CPU/dtos[15]_i_18/O
                         net (fo=16, routed)          0.862     4.924    core/coreArea_cpu/coreJ1CPU/pkg_mux__0
    SLICE_X11Y90         LUT6 (Prop_lut6_I5_O)        0.327     5.251 r  core/coreArea_cpu/coreJ1CPU/dtos[2]_i_10/O
                         net (fo=1, routed)           0.452     5.703    core/coreArea_cpu/mainMem/dtos_reg[1]_1
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.124     5.827 r  core/coreArea_cpu/mainMem/dtos[2]_i_6/O
                         net (fo=1, routed)           0.407     6.234    core/coreArea_cpu/mainMem/dtos[2]_i_6_n_0
    SLICE_X9Y90          LUT6 (Prop_lut6_I1_O)        0.124     6.358 r  core/coreArea_cpu/mainMem/dtos[2]_i_3/O
                         net (fo=1, routed)           0.464     6.822    core/coreArea_cpu/mainMem/dtos[2]_i_3_n_0
    SLICE_X8Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.946 r  core/coreArea_cpu/mainMem/dtos[2]_i_1/O
                         net (fo=4, routed)           0.837     7.783    core/coreArea_cpu/mainMem/D[2]
    RAMB36_X0Y18         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.567     8.546    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y18         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/CLKARDCLK
                         clock pessimism              0.559     9.106    
                         clock uncertainty           -0.074     9.032    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566     8.466    core/coreArea_cpu/mainMem/ramList_0_reg
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_0_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.520ns  (logic 3.120ns (36.621%)  route 5.400ns (63.379%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 8.546 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.722    -0.818    core/coreArea_cpu/coreJ1CPU/clkOut
    SLICE_X6Y89          FDRE                                         r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/Q
                         net (fo=21, routed)          1.039     0.739    core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/ADDRA0
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.889 r  core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.655     1.544    core/coreArea_cpu/coreJ1CPU/pkg_resize[0]
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.328     1.872 r  core/coreArea_cpu/coreJ1CPU/difference_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    core/coreArea_cpu/coreJ1CPU/difference_carry_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.404 r  core/coreArea_cpu/coreJ1CPU/difference_carry/CO[3]
                         net (fo=1, routed)           0.000     2.404    core/coreArea_cpu/coreJ1CPU/difference_carry_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.518 r  core/coreArea_cpu/coreJ1CPU/difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.518    core/coreArea_cpu/coreJ1CPU/difference_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.632 r  core/coreArea_cpu/coreJ1CPU/difference_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.632    core/coreArea_cpu/coreJ1CPU/difference_carry__1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.746 r  core/coreArea_cpu/coreJ1CPU/difference_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.746    core/coreArea_cpu/coreJ1CPU/difference_carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.968 r  core/coreArea_cpu/coreJ1CPU/difference_carry__3/O[0]
                         net (fo=17, routed)          0.764     3.733    core/coreArea_cpu/coreJ1CPU/ramList_1_reg_3[0]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.329     4.062 r  core/coreArea_cpu/coreJ1CPU/dtos[15]_i_18/O
                         net (fo=16, routed)          0.868     4.930    core/coreArea_cpu/coreJ1CPU/pkg_mux__0
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.327     5.257 r  core/coreArea_cpu/coreJ1CPU/dtos[1]_i_10/O
                         net (fo=1, routed)           0.975     6.232    core/coreArea_cpu/mainMem/dtos_reg[0]_0
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.124     6.356 r  core/coreArea_cpu/mainMem/dtos[1]_i_6/O
                         net (fo=1, routed)           0.165     6.521    core/coreArea_cpu/mainMem/dtos[1]_i_6_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.645 r  core/coreArea_cpu/mainMem/dtos[1]_i_3/O
                         net (fo=1, routed)           0.304     6.950    core/coreArea_cpu/mainMem/dtos[1]_i_3_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I2_O)        0.124     7.074 r  core/coreArea_cpu/mainMem/dtos[1]_i_1/O
                         net (fo=4, routed)           0.628     7.702    core/coreArea_cpu/mainMem/D[1]
    RAMB36_X0Y18         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.567     8.546    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y18         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_0_reg/CLKARDCLK
                         clock pessimism              0.559     9.106    
                         clock uncertainty           -0.074     9.032    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566     8.466    core/coreArea_cpu/mainMem/ramList_0_reg
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -7.702    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_cpu/mainMem/ramList_1_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkI1 rise@10.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 3.120ns (37.229%)  route 5.260ns (62.771%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 8.543 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.233     2.715    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.722    -0.818    core/coreArea_cpu/coreJ1CPU/clkOut
    SLICE_X6Y89          FDRE                                         r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.300 r  core/coreArea_cpu/coreJ1CPU/dStackPtr_reg[0]/Q
                         net (fo=21, routed)          1.039     0.739    core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/ADDRA0
    SLICE_X6Y90          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     0.889 r  core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_0_5/RAMA/O
                         net (fo=10, routed)          0.655     1.544    core/coreArea_cpu/coreJ1CPU/pkg_resize[0]
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.328     1.872 r  core/coreArea_cpu/coreJ1CPU/difference_carry_i_4/O
                         net (fo=1, routed)           0.000     1.872    core/coreArea_cpu/coreJ1CPU/difference_carry_i_4_n_0
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.404 r  core/coreArea_cpu/coreJ1CPU/difference_carry/CO[3]
                         net (fo=1, routed)           0.000     2.404    core/coreArea_cpu/coreJ1CPU/difference_carry_n_0
    SLICE_X5Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.518 r  core/coreArea_cpu/coreJ1CPU/difference_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.518    core/coreArea_cpu/coreJ1CPU/difference_carry__0_n_0
    SLICE_X5Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.632 r  core/coreArea_cpu/coreJ1CPU/difference_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.632    core/coreArea_cpu/coreJ1CPU/difference_carry__1_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.746 r  core/coreArea_cpu/coreJ1CPU/difference_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.746    core/coreArea_cpu/coreJ1CPU/difference_carry__2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.968 r  core/coreArea_cpu/coreJ1CPU/difference_carry__3/O[0]
                         net (fo=17, routed)          0.764     3.733    core/coreArea_cpu/coreJ1CPU/ramList_1_reg_3[0]
    SLICE_X4Y93          LUT3 (Prop_lut3_I2_O)        0.329     4.062 r  core/coreArea_cpu/coreJ1CPU/dtos[15]_i_18/O
                         net (fo=16, routed)          0.860     4.922    core/coreArea_cpu/coreJ1CPU/pkg_mux__0
    SLICE_X11Y91         LUT6 (Prop_lut6_I5_O)        0.327     5.249 r  core/coreArea_cpu/coreJ1CPU/dtos[11]_i_9/O
                         net (fo=1, routed)           0.425     5.674    core/coreArea_cpu/mainMem/dtos_reg[10]_0
    SLICE_X10Y91         LUT6 (Prop_lut6_I5_O)        0.124     5.798 r  core/coreArea_cpu/mainMem/dtos[11]_i_6/O
                         net (fo=1, routed)           0.299     6.097    core/coreArea_cpu/mainMem/dtos[11]_i_6_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.124     6.221 r  core/coreArea_cpu/mainMem/dtos[11]_i_3/O
                         net (fo=1, routed)           0.436     6.657    core/coreArea_cpu/mainMem/dtos[11]_i_3_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.781 r  core/coreArea_cpu/mainMem/dtos[11]_i_1/O
                         net (fo=4, routed)           0.781     7.563    core/coreArea_cpu/mainMem/D[11]
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000    10.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           1.162    12.573    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         1.564     8.543    core/coreArea_cpu/mainMem/clkOut
    RAMB36_X0Y17         RAMB36E1                                     r  core/coreArea_cpu/mainMem/ramList_1_reg/CLKARDCLK
                         clock pessimism              0.559     9.103    
                         clock uncertainty           -0.074     9.029    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     8.463    core/coreArea_cpu/mainMem/ramList_1_reg
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -7.563    
  -------------------------------------------------------------------
                         slack                                  0.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 core/coreArea_timerA/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_timerA/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.605    -0.559    core/coreArea_timerA/clkOut
    SLICE_X3Y99          FDRE                                         r  core/coreArea_timerA/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  core/coreArea_timerA/cnt_reg[27]/Q
                         net (fo=4, routed)           0.120    -0.298    core/coreArea_timerA/cnt_reg[27]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.138 r  core/coreArea_timerA/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.137    core/coreArea_timerA/cnt_reg[24]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.083 r  core/coreArea_timerA/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.083    core/coreArea_timerA/cnt_reg[28]_i_1_n_7
    SLICE_X3Y100         FDRE                                         r  core/coreArea_timerA/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.872    -0.801    core/coreArea_timerA/clkOut
    SLICE_X3Y100         FDRE                                         r  core/coreArea_timerA/cnt_reg[28]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    core/coreArea_timerA/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 core/zz_6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_pwm/compareRegs_3_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.868%)  route 0.288ns (67.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.603    -0.561    core/clkOut
    SLICE_X5Y94          FDRE                                         r  core/zz_6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  core/zz_6_reg[3]/Q
                         net (fo=30, routed)          0.288    -0.132    core/coreArea_pwm/zz_6_reg[7][3]
    SLICE_X6Y103         FDRE                                         r  core/coreArea_pwm/compareRegs_3_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.867    -0.805    core/coreArea_pwm/clkOut
    SLICE_X6Y103         FDRE                                         r  core/coreArea_pwm/compareRegs_3_1_reg[3]/C
                         clock pessimism              0.509    -0.296    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.059    -0.237    core/coreArea_pwm/compareRegs_3_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 core/coreArea_timerA/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_timerA/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.605    -0.559    core/coreArea_timerA/clkOut
    SLICE_X3Y99          FDRE                                         r  core/coreArea_timerA/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  core/coreArea_timerA/cnt_reg[27]/Q
                         net (fo=4, routed)           0.120    -0.298    core/coreArea_timerA/cnt_reg[27]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.138 r  core/coreArea_timerA/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.137    core/coreArea_timerA/cnt_reg[24]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.072 r  core/coreArea_timerA/cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.072    core/coreArea_timerA/cnt_reg[28]_i_1_n_5
    SLICE_X3Y100         FDRE                                         r  core/coreArea_timerA/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.872    -0.801    core/coreArea_timerA/clkOut
    SLICE_X3Y100         FDRE                                         r  core/coreArea_timerA/cnt_reg[30]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    core/coreArea_timerA/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 core/zz_6_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_pwm/compareRegs_0_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.286%)  route 0.310ns (68.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.604    -0.560    core/clkOut
    SLICE_X4Y97          FDRE                                         r  core/zz_6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  core/zz_6_reg[0]/Q
                         net (fo=27, routed)          0.310    -0.110    core/coreArea_pwm/zz_6_reg[7][0]
    SLICE_X4Y100         FDRE                                         r  core/coreArea_pwm/compareRegs_0_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.868    -0.804    core/coreArea_pwm/clkOut
    SLICE_X4Y100         FDRE                                         r  core/coreArea_pwm/compareRegs_0_1_reg[0]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.063    -0.232    core/coreArea_pwm/compareRegs_0_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 core/coreArea_uartCtrl/rx/stateMachine_parity_reg/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_uartCtrl/rx/stateMachine_validReg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.453%)  route 0.074ns (28.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.566    -0.598    core/coreArea_uartCtrl/rx/clkOut
    SLICE_X9Y112         FDRE                                         r  core/coreArea_uartCtrl/rx/stateMachine_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  core/coreArea_uartCtrl/rx/stateMachine_parity_reg/Q
                         net (fo=3, routed)           0.074    -0.383    core/coreArea_uartCtrl/rx/stateMachine_parity_reg_n_0
    SLICE_X8Y112         LUT6 (Prop_lut6_I0_O)        0.045    -0.338 r  core/coreArea_uartCtrl/rx/stateMachine_validReg_i_1/O
                         net (fo=1, routed)           0.000    -0.338    core/coreArea_uartCtrl/rx/stateMachine_validReg
    SLICE_X8Y112         FDRE                                         r  core/coreArea_uartCtrl/rx/stateMachine_validReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.836    -0.837    core/coreArea_uartCtrl/rx/clkOut
    SLICE_X8Y112         FDRE                                         r  core/coreArea_uartCtrl/rx/stateMachine_validReg_reg/C
                         clock pessimism              0.252    -0.585    
    SLICE_X8Y112         FDRE (Hold_fdre_C_D)         0.121    -0.464    core/coreArea_uartCtrl/rx/stateMachine_validReg_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 core/zz_6_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_timerB/cmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.849%)  route 0.331ns (70.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.603    -0.561    core/clkOut
    SLICE_X5Y94          FDRE                                         r  core/zz_6_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  core/zz_6_reg[3]/Q
                         net (fo=30, routed)          0.331    -0.089    core/coreArea_timerB/zz_6_reg[15][3]
    SLICE_X5Y102         FDRE                                         r  core/coreArea_timerB/cmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.868    -0.804    core/coreArea_timerB/clkOut
    SLICE_X5Y102         FDRE                                         r  core/coreArea_timerB/cmp_reg[3]/C
                         clock pessimism              0.509    -0.295    
    SLICE_X5Y102         FDRE (Hold_fdre_C_D)         0.070    -0.225    core/coreArea_timerB/cmp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 core/coreArea_timerA/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_timerA/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.605    -0.559    core/coreArea_timerA/clkOut
    SLICE_X3Y99          FDRE                                         r  core/coreArea_timerA/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  core/coreArea_timerA/cnt_reg[27]/Q
                         net (fo=4, routed)           0.120    -0.298    core/coreArea_timerA/cnt_reg[27]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.138 r  core/coreArea_timerA/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.137    core/coreArea_timerA/cnt_reg[24]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.047 r  core/coreArea_timerA/cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.047    core/coreArea_timerA/cnt_reg[28]_i_1_n_6
    SLICE_X3Y100         FDRE                                         r  core/coreArea_timerA/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.872    -0.801    core/coreArea_timerA/clkOut
    SLICE_X3Y100         FDRE                                         r  core/coreArea_timerA/cnt_reg[29]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    core/coreArea_timerA/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 core/coreArea_timerA/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/coreArea_timerA/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.605    -0.559    core/coreArea_timerA/clkOut
    SLICE_X3Y99          FDRE                                         r  core/coreArea_timerA/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  core/coreArea_timerA/cnt_reg[27]/Q
                         net (fo=4, routed)           0.120    -0.298    core/coreArea_timerA/cnt_reg[27]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.138 r  core/coreArea_timerA/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.137    core/coreArea_timerA/cnt_reg[24]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.047 r  core/coreArea_timerA/cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.047    core/coreArea_timerA/cnt_reg[28]_i_1_n_4
    SLICE_X3Y100         FDRE                                         r  core/coreArea_timerA/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.872    -0.801    core/coreArea_timerA/clkOut
    SLICE_X3Y100         FDRE                                         r  core/coreArea_timerA/cnt_reg[31]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    core/coreArea_timerA/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 core/streamFifo_3/pushPtr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/streamFifo_3/ram_reg_0_7_6_7/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.419%)  route 0.294ns (67.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.567    -0.597    core/streamFifo_3/clkOut
    SLICE_X9Y110         FDRE                                         r  core/streamFifo_3/pushPtr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  core/streamFifo_3/pushPtr_value_reg[2]/Q
                         net (fo=20, routed)          0.294    -0.162    core/streamFifo_3/ram_reg_0_7_6_7/ADDRD2
    SLICE_X10Y110        RAMD32                                       r  core/streamFifo_3/ram_reg_0_7_6_7/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.838    -0.835    core/streamFifo_3/ram_reg_0_7_6_7/WCLK
    SLICE_X10Y110        RAMD32                                       r  core/streamFifo_3/ram_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X10Y110        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.306    core/streamFifo_3/ram_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 core/streamFifo_3/pushPtr_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/streamFifo_3/ram_reg_0_7_6_7/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clkI1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkI1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkI1 rise@0.000ns - clkI1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.419%)  route 0.294ns (67.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.440     0.690    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.567    -0.597    core/streamFifo_3/clkOut
    SLICE_X9Y110         FDRE                                         r  core/streamFifo_3/pushPtr_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  core/streamFifo_3/pushPtr_value_reg[2]/Q
                         net (fo=20, routed)          0.294    -0.162    core/streamFifo_3/ram_reg_0_7_6_7/ADDRD2
    SLICE_X10Y110        RAMD32                                       r  core/streamFifo_3/ram_reg_0_7_6_7/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clkI1 rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100Mhz (IN)
                         net (fo=0)                   0.000     0.000    makeClk/clk100Mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  makeClk/clkInBuffer/O
                         net (fo=1, routed)           0.480     0.918    makeClk/clkInI
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  makeClk/clkgen/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    makeClk/clkI1
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  makeClk/clk1Buf/O
                         net (fo=712, routed)         0.838    -0.835    core/streamFifo_3/ram_reg_0_7_6_7/WCLK
    SLICE_X10Y110        RAMD32                                       r  core/streamFifo_3/ram_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism              0.275    -0.560    
    SLICE_X10Y110        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.306    core/streamFifo_3/ram_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkI1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { makeClk/clkgen/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y17     core/coreArea_cpu/mainMem/ramList_1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y18     core/coreArea_cpu/mainMem/ramList_0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y17     core/coreArea_cpu/mainMem/ramList_1_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     core/coreArea_cpu/mainMem/ramList_0_reg/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   makeClk/clk1Buf/I0
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X3Y114     core/bufferCC_3/buffers_0_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X3Y114     core/bufferCC_3/buffers_1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y87      core/coreArea_cpu/coreJ1CPU/dtos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y88      core/coreArea_cpu/coreJ1CPU/dtos_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  makeClk/clkgen/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y106    core/streamFifo_2/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y106    core/streamFifo_2/ram_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y106    core/streamFifo_2/ram_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y106    core/streamFifo_2/ram_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y106    core/streamFifo_2/ram_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y106    core/streamFifo_2/ram_reg_0_7_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y106    core/streamFifo_2/ram_reg_0_7_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y106    core/streamFifo_2/ram_reg_0_7_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y90     core/coreArea_cpu/coreJ1CPU/rStack_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y90     core/coreArea_cpu/coreJ1CPU/rStack_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y107    core/streamFifo_2/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y107    core/streamFifo_2/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y107    core/streamFifo_2/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y107    core/streamFifo_2/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y107    core/streamFifo_2/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y107    core/streamFifo_2/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y107    core/streamFifo_2/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y107    core/streamFifo_2/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y106    core/streamFifo_2/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y91      core/coreArea_cpu/coreJ1CPU/dStack_reg_0_31_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbI
  To Clock:  clkfbI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { makeClk/clkgen/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   makeClk/feedbackBuffer/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  makeClk/clkgen/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  makeClk/clkgen/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  makeClk/clkgen/CLKFBOUT



