#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar 16 14:33:46 2023
# Process ID: 17648
# Current directory: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17656 C:\Users\sf\Desktop\emma\an2\sem2\soc\lab3\project\project\project.xpr
# Log file: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/vivado.log
# Journal file: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project\vivado.jou
# Running On: DESKTOP-QSTS0EO, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1089.297 ; gain = 266.977
update_compile_order -fileset sources_1
open_bd_design {C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/bd/figura3_3/figura3_3.bd}
Reading block design file <C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/bd/figura3_3/figura3_3.bd>...
Adding component instance block -- xilinx.com:module_ref:binary_counter:1.0 - binary_counter_0
Adding component instance block -- xilinx.com:module_ref:binary_counter:1.0 - binary_counter_1
Adding component instance block -- xilinx.com:module_ref:divizor_de_ceas:1.0 - divizor_de_ceas_0
Adding component instance block -- xilinx.com:module_ref:bin2bcd:1.0 - bin2bcd_0
Adding component instance block -- xilinx.com:module_ref:bin2bcd:1.0 - bin2bcd_1
Adding component instance block -- xilinx.com:module_ref:afisare_7seg:1.0 - afisare_7seg_0
Successfully read diagram <figura3_3> from block design file <C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/bd/figura3_3/figura3_3.bd>
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulare'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/divizor_de_ceas.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divizor_de_ceas
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/conversie_bin_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/afisare_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afisare_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_binary_counter_0_0/sim/figura3_3_binary_counter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_binary_counter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_binary_counter_1_0/sim/figura3_3_binary_counter_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_binary_counter_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_divizor_de_ceas_0_0/sim/figura3_3_divizor_de_ceas_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_divizor_de_ceas_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_bin2bcd_0_0/sim/figura3_3_bin2bcd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_bin2bcd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_bin2bcd_1_0/sim/figura3_3_bin2bcd_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_bin2bcd_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_afisare_7seg_0_0/sim/figura3_3_afisare_7seg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_afisare_7seg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/sim/figura3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.gen/sources_1/bd/figura3_3/hdl/figura3_3_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sim_1/new/simulare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare_behav xil_defaultlib.simulare xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare_behav xil_defaultlib.simulare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'An_0' [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sim_1/new/simulare.v:41]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'reset' is not permitted [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sim_1/new/simulare.v:41]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sim_1/new/simulare.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_module_reference {figura3_3_binary_counter_0_0 figura3_3_binary_counter_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/bd/figura3_3/figura3_3.bd'
INFO: [IP_Flow 19-3420] Updated figura3_3_binary_counter_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated figura3_3_binary_counter_1_0 to use current project options
Wrote  : <C:\Users\sf\Desktop\emma\an2\sem2\soc\lab3\project\project\project.srcs\sources_1\bd\figura3_3\figura3_3.bd> 
Wrote  : <C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/bd/figura3_3/ui/bd_bf42d0c7.ui> 
generate_target Simulation [get_files C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/bd/figura3_3/figura3_3.bd]
Wrote  : <C:\Users\sf\Desktop\emma\an2\sem2\soc\lab3\project\project\project.srcs\sources_1\bd\figura3_3\figura3_3.bd> 
Wrote  : <C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/bd/figura3_3/ui/bd_bf42d0c7.ui> 
Verilog Output written to : c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.gen/sources_1/bd/figura3_3/synth/figura3_3.v
Verilog Output written to : c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.gen/sources_1/bd/figura3_3/sim/figura3_3.v
Verilog Output written to : c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.gen/sources_1/bd/figura3_3/hdl/figura3_3_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block binary_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block binary_counter_1 .
Exporting to file c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.gen/sources_1/bd/figura3_3/hw_handoff/figura3_3.hwh
Generated Hardware Definition File c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.gen/sources_1/bd/figura3_3/synth/figura3_3.hwdef
export_ip_user_files -of_objects [get_files C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/bd/figura3_3/figura3_3.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/bd/figura3_3/figura3_3.bd] -directory C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files -ipstatic_source_dir C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.cache/compile_simlib/modelsim} {questa=C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.cache/compile_simlib/questa} {riviera=C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.cache/compile_simlib/riviera} {activehdl=C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'simulare'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simulare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simulare_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/divizor_de_ceas.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divizor_de_ceas
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/conversie_bin_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/afisare_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module afisare_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_binary_counter_0_0/sim/figura3_3_binary_counter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_binary_counter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_binary_counter_1_0/sim/figura3_3_binary_counter_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_binary_counter_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_divizor_de_ceas_0_0/sim/figura3_3_divizor_de_ceas_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_divizor_de_ceas_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_bin2bcd_0_0/sim/figura3_3_bin2bcd_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_bin2bcd_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_bin2bcd_1_0/sim/figura3_3_bin2bcd_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_bin2bcd_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/ip/figura3_3_afisare_7seg_0_0/sim/figura3_3_afisare_7seg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_afisare_7seg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.ip_user_files/bd/figura3_3/sim/figura3_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.gen/sources_1/bd/figura3_3/hdl/figura3_3_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module figura3_3_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sim_1/new/simulare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulare
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare_behav xil_defaultlib.simulare xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simulare_behav xil_defaultlib.simulare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'An_0' [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sim_1/new/simulare.v:34]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'reset' is not permitted [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sim_1/new/simulare.v:34]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sim_1/new/simulare.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1029] Generation completed for the IP Integrator block binary_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block binary_counter_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block divizor_de_ceas_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bin2bcd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bin2bcd_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block afisare_7seg_0 .
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP figura3_3_afisare_7seg_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP figura3_3_bin2bcd_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP figura3_3_bin2bcd_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP figura3_3_binary_counter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP figura3_3_binary_counter_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP figura3_3_divizor_de_ceas_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: figura3_3_afisare_7seg_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: figura3_3_bin2bcd_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: figura3_3_bin2bcd_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: figura3_3_binary_counter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: figura3_3_binary_counter_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: figura3_3_divizor_de_ceas_0_0
[Thu Mar 16 15:06:20 2023] Launched figura3_3_bin2bcd_0_0_synth_1, figura3_3_binary_counter_1_0_synth_1, figura3_3_binary_counter_0_0_synth_1, figura3_3_bin2bcd_1_0_synth_1, figura3_3_afisare_7seg_0_0_synth_1, figura3_3_divizor_de_ceas_0_0_synth_1, synth_1...
Run output will be captured here:
figura3_3_bin2bcd_0_0_synth_1: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/figura3_3_bin2bcd_0_0_synth_1/runme.log
figura3_3_binary_counter_1_0_synth_1: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/figura3_3_binary_counter_1_0_synth_1/runme.log
figura3_3_binary_counter_0_0_synth_1: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/figura3_3_binary_counter_0_0_synth_1/runme.log
figura3_3_bin2bcd_1_0_synth_1: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/figura3_3_bin2bcd_1_0_synth_1/runme.log
figura3_3_afisare_7seg_0_0_synth_1: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/figura3_3_afisare_7seg_0_0_synth_1/runme.log
figura3_3_divizor_de_ceas_0_0_synth_1: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/figura3_3_divizor_de_ceas_0_0_synth_1/runme.log
synth_1: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/synth_1/runme.log
[Thu Mar 16 15:06:20 2023] Launched impl_1...
Run output will be captured here: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 1413.020 ; gain = 15.148
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1584.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2272.016 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2272.016 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2272.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2388.910 ; gain = 896.031
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-02:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-02:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-02:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA76BBA
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 4603.730 ; gain = 2115.844
set_property PROGRAM.FILE {C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/impl_1/figura3_3_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/impl_1/figura3_3_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/impl_1/figura3_3_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA76BBA
close_hw_manager
open_bd_design {C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/bd/figura3_3/figura3_3.bd}
open_bd_design {C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/bd/figura3_3/figura3_3.bd}
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 05 2022-02:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4680.367 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA76BBA
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292AA76BBA.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/impl_1/figura3_3_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/impl_1/figura3_3_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/impl_1/figura3_3_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_module_reference {figura3_3_binary_counter_0_0 figura3_3_binary_counter_1_0}
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v:54]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v:54]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v:54]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v:54]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v:54]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v:54]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'binary_counter'.
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 4680.367 ; gain = 0.000
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v:54]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v:54]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v:54]
update_module_reference {figura3_3_binary_counter_0_0 figura3_3_binary_counter_1_0}
ERROR: [IP_Flow 19-264] [HDL Parser] No interface information is available for Verilog design unit 'binary_counter'.
ERROR: [IP_Flow 19-262] [HDL Parser] Failed to parse top module entity.  This can result from an empty entity or module declaration (i.e. no ports or parameters/generics).  Check that design unit "binary_counter" of HDL file "c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v" is not empty.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/new/binary_counter.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'binary_counter'.
update_module_reference: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4680.367 ; gain = 0.000
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AA76BBA
update_module_reference {figura3_3_binary_counter_0_0 figura3_3_binary_counter_1_0}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/bd/figura3_3/figura3_3.bd'
INFO: [IP_Flow 19-3420] Updated figura3_3_binary_counter_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated figura3_3_binary_counter_1_0 to use current project options
Wrote  : <C:\Users\sf\Desktop\emma\an2\sem2\soc\lab3\project\project\project.srcs\sources_1\bd\figura3_3\figura3_3.bd> 
Wrote  : <C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/sources_1/bd/figura3_3/ui/bd_bf42d0c7.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 4680.367 ; gain = 0.000
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/synth_1/figura3_3_wrapper.dcp to C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 4
Wrote  : <C:\Users\sf\Desktop\emma\an2\sem2\soc\lab3\project\project\project.srcs\sources_1\bd\figura3_3\figura3_3.bd> 
Verilog Output written to : c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.gen/sources_1/bd/figura3_3/synth/figura3_3.v
Verilog Output written to : c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.gen/sources_1/bd/figura3_3/sim/figura3_3.v
Verilog Output written to : c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.gen/sources_1/bd/figura3_3/hdl/figura3_3_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block binary_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block binary_counter_1 .
Exporting to file c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.gen/sources_1/bd/figura3_3/hw_handoff/figura3_3.hwh
Generated Hardware Definition File c:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.gen/sources_1/bd/figura3_3/synth/figura3_3.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP figura3_3_binary_counter_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP figura3_3_binary_counter_1_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: figura3_3_binary_counter_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: figura3_3_binary_counter_1_0
[Thu Mar 16 15:38:19 2023] Launched figura3_3_binary_counter_1_0_synth_1, figura3_3_binary_counter_0_0_synth_1, synth_1...
Run output will be captured here:
figura3_3_binary_counter_1_0_synth_1: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/figura3_3_binary_counter_1_0_synth_1/runme.log
figura3_3_binary_counter_0_0_synth_1: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/figura3_3_binary_counter_0_0_synth_1/runme.log
synth_1: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/synth_1/runme.log
[Thu Mar 16 15:38:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4680.367 ; gain = 0.000
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA76BBA
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/sf/Desktop/emma/an2/sem2/soc/lab3/project/project/project.runs/impl_1/figura3_3_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 15:42:59 2023...
