by Adam Drawc 2019 April

This code was made as the 6th assignment to do in the IUP class.

Purpose of this project was to make a submodule capable of driving a 4 digit
hexadecimal display. The submodule was put in an environment allowing for the 
manual testing through the use of buttons.

This project is intended for studying only.
Made to comply with a SPARTAN 3 FPGA by Xilinx.

