EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 3 7
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Label 6650 2750 0    50   ~ 0
SDRAM_A0
Wire Wire Line
	6550 2750 7050 2750
Wire Wire Line
	6550 2850 7050 2850
Wire Wire Line
	6550 2950 7050 2950
Wire Wire Line
	6550 3050 7050 3050
Wire Wire Line
	6550 3150 7050 3150
Wire Wire Line
	6550 3250 7050 3250
Wire Wire Line
	6550 3350 7050 3350
Wire Wire Line
	6550 3450 7050 3450
Wire Wire Line
	6550 3550 7050 3550
Wire Wire Line
	6550 3650 7050 3650
Wire Wire Line
	6550 3750 7050 3750
Wire Wire Line
	6550 3850 7050 3850
Entry Wire Line
	6450 3750 6550 3850
Entry Wire Line
	6450 3650 6550 3750
Entry Wire Line
	6450 3550 6550 3650
Entry Wire Line
	6450 3450 6550 3550
Entry Wire Line
	6450 3350 6550 3450
Entry Wire Line
	6450 3250 6550 3350
Entry Wire Line
	6450 3150 6550 3250
Entry Wire Line
	6450 3050 6550 3150
Entry Wire Line
	6450 2950 6550 3050
Entry Wire Line
	6450 2850 6550 2950
Entry Wire Line
	6450 2750 6550 2850
Entry Wire Line
	6450 2650 6550 2750
Text Label 6650 2850 0    50   ~ 0
SDRAM_A1
Text Label 6650 2950 0    50   ~ 0
SDRAM_A2
Text Label 6650 3050 0    50   ~ 0
SDRAM_A3
Text Label 6650 3150 0    50   ~ 0
SDRAM_A4
Text Label 6650 3250 0    50   ~ 0
SDRAM_A5
Text Label 6650 3350 0    50   ~ 0
SDRAM_A6
Text Label 6650 3450 0    50   ~ 0
SDRAM_A7
Text Label 6650 3550 0    50   ~ 0
SDRAM_A8
Text Label 6650 3650 0    50   ~ 0
SDRAM_A9
Text Label 6650 3750 0    50   ~ 0
SDRAM_A10
Text Label 6650 3850 0    50   ~ 0
SDRAM_A11
Wire Wire Line
	6550 4150 7050 4150
Wire Wire Line
	6550 4250 7050 4250
Text Label 8700 3350 0    50   ~ 0
SDRAM_DQ15
Wire Wire Line
	8650 3350 9200 3350
Wire Wire Line
	9200 3250 8650 3250
Wire Wire Line
	9200 3150 8650 3150
Wire Wire Line
	9200 3050 8650 3050
Wire Wire Line
	9200 2950 8650 2950
Wire Wire Line
	9200 2850 8650 2850
Wire Wire Line
	9200 2750 8650 2750
Wire Wire Line
	9200 2650 8650 2650
Wire Wire Line
	9200 2550 8650 2550
Wire Wire Line
	9200 2450 8650 2450
Wire Wire Line
	9200 2350 8650 2350
Wire Wire Line
	9200 2250 8650 2250
Wire Wire Line
	9200 2150 8650 2150
Wire Wire Line
	9200 2050 8650 2050
Wire Wire Line
	9200 1950 8650 1950
Wire Wire Line
	9200 1850 8650 1850
Text Label 8700 3250 0    50   ~ 0
SDRAM_DQ14
Text Label 8700 3150 0    50   ~ 0
SDRAM_DQ13
Text Label 8700 3050 0    50   ~ 0
SDRAM_DQ12
Text Label 8700 2950 0    50   ~ 0
SDRAM_DQ11
Text Label 8700 2850 0    50   ~ 0
SDRAM_DQ10
Text Label 8700 2750 0    50   ~ 0
SDRAM_DQ9
Text Label 8700 2650 0    50   ~ 0
SDRAM_DQ8
Text Label 8700 2550 0    50   ~ 0
SDRAM_DQ7
Text Label 8700 2450 0    50   ~ 0
SDRAM_DQ6
Text Label 8700 2350 0    50   ~ 0
SDRAM_DQ5
Text Label 8700 2250 0    50   ~ 0
SDRAM_DQ4
Text Label 8700 2150 0    50   ~ 0
SDRAM_DQ3
Text Label 8700 2050 0    50   ~ 0
SDRAM_DQ2
Text Label 8700 1950 0    50   ~ 0
SDRAM_DQ1
Text Label 8700 1850 0    50   ~ 0
SDRAM_DQ0
Entry Wire Line
	9200 3350 9300 3250
Entry Wire Line
	9200 3250 9300 3150
Entry Wire Line
	9200 3150 9300 3050
Entry Wire Line
	9200 3050 9300 2950
Entry Wire Line
	9200 2950 9300 2850
Entry Wire Line
	9200 2850 9300 2750
Entry Wire Line
	9200 2750 9300 2650
Entry Wire Line
	9200 2650 9300 2550
Entry Wire Line
	9200 2550 9300 2450
Entry Wire Line
	9200 2450 9300 2350
Entry Wire Line
	9200 2350 9300 2250
Entry Wire Line
	9200 2250 9300 2150
Entry Wire Line
	9200 2150 9300 2050
Entry Wire Line
	9200 2050 9300 1950
Entry Wire Line
	9200 1950 9300 1850
Entry Wire Line
	9200 1850 9300 1750
Text GLabel 5750 2500 0    50   Input ~ 0
SDRAM_A[0..12]
Text GLabel 9700 1650 2    50   Input ~ 0
SDRAM_DQ[0..15]
Text Label 9300 1650 0    50   ~ 0
SDRAM_DQ[0..15]
Wire Bus Line
	9300 1650 9700 1650
Text Label 5800 2500 0    50   ~ 0
SDRAM_A[0..12]
Wire Wire Line
	9200 3550 8650 3550
Wire Wire Line
	8650 3650 9200 3650
Entry Wire Line
	9200 3550 9300 3450
Entry Wire Line
	9200 3650 9300 3550
Wire Bus Line
	9300 3400 9800 3400
Text GLabel 5850 4450 0    50   Input ~ 0
SDRAM_BA[0..1]
Text Label 5900 4450 0    50   ~ 0
SDRAM_BA[0..1]
Text Label 6600 4150 0    50   ~ 0
SDRAM_BA0
Text Label 6600 4250 0    50   ~ 0
SDRAM_BA1
Text Label 8700 3550 0    50   ~ 0
SDRAM_DQS0
Text Label 8700 3650 0    50   ~ 0
SDRAM_DQS1
Text GLabel 9800 3400 2    50   Input ~ 0
SDRAM_DQS[0..1]
Text Label 9300 3400 0    50   ~ 0
SDRAM_DQS[0..1]
Wire Wire Line
	6600 1950 7050 1950
Wire Wire Line
	6600 2150 7050 2150
Wire Wire Line
	6600 2350 7050 2350
Text GLabel 6600 2150 0    50   Input ~ 0
SDRAM_CS_N
Text GLabel 6600 2350 0    50   Input ~ 0
SDRAM_RAS_N
Text GLabel 7000 2450 0    50   Input ~ 0
SDRAM_CAS_N
Text GLabel 7000 2550 0    50   Input ~ 0
SDRAM_WE_N
Wire Wire Line
	7000 2450 7050 2450
Wire Wire Line
	7000 2550 7050 2550
Wire Bus Line
	5750 2500 6450 2500
Wire Wire Line
	6600 2050 7050 2050
Text GLabel 6600 2050 0    50   Input ~ 0
SDRAM_CKE
Text GLabel 6600 1950 0    50   Input ~ 0
SDRAM_CLK_N
$Comp
L mybays:K4X1G163PE U2
U 1 1 5F1A3D75
P 7850 3050
F 0 "U2" H 7850 4731 50  0000 C CNN
F 1 "K4X1G163PE" H 7850 4640 50  0000 C CNN
F 2 "mybays:FBGA60-6X10" H 7850 1150 50  0001 C CNN
F 3 "" H 7800 3900 50  0001 C CNN
	1    7850 3050
	1    0    0    -1  
$EndComp
Wire Wire Line
	6550 3950 7050 3950
Wire Wire Line
	6550 4050 7050 4050
Text Label 6650 3950 0    50   ~ 0
SDRAM_A12
Text Label 6650 4050 0    50   ~ 0
SDRAM_A13
Entry Wire Line
	6550 3950 6450 3850
Entry Wire Line
	6550 4050 6450 3950
Wire Bus Line
	5850 4450 6450 4450
Entry Wire Line
	6550 4150 6450 4250
Entry Wire Line
	6550 4250 6450 4350
Wire Wire Line
	6600 1850 7050 1850
Text GLabel 6600 1850 0    50   Input ~ 0
SDRAM_CLK
Wire Wire Line
	9200 3750 8650 3750
Wire Wire Line
	9200 3850 8650 3850
Text Label 8700 3750 0    50   ~ 0
SDRAM_DQM1
Text Label 8700 3850 0    50   ~ 0
SDRAM_DQM0
Wire Bus Line
	9300 3850 9300 4100
Wire Bus Line
	9300 4100 9800 4100
Wire Bus Line
	6450 4250 6450 4450
Wire Bus Line
	9300 3400 9300 3550
Wire Bus Line
	6450 2500 6450 3950
Wire Bus Line
	9300 1650 9300 3250
Entry Wire Line
	9200 3750 9300 3850
Entry Wire Line
	9200 3850 9300 3950
Text GLabel 9800 4100 2    50   Input ~ 0
SDRAM_DQM[0..1]
Text Label 9350 4100 0    50   ~ 0
SDRAM_DQM[0..1]
$EndSCHEMATC
