# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../counter_1_to_6.srcs/sources_1/imports/v2/count1to6.vhd" \
"../../../../counter_1_to_6.srcs/sim_1/imports/counter_1_to_6/tb_count1to6.vhd" \

# Do not sort compile order
nosort
