<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>smm_helper.c source code [codebrowser/target/i386/smm_helper.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/target/i386/smm_helper.c'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>target</a>/<a href='./'>i386</a>/<a href='smm_helper.c.html'>smm_helper.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> *  x86 SMM helpers</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> *  Copyright (c) 2003 Fabrice Bellard</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * This library is free software; you can redistribute it and/or</i></td></tr>
<tr><th id="7">7</th><td><i> * modify it under the terms of the GNU Lesser General Public</i></td></tr>
<tr><th id="8">8</th><td><i> * License as published by the Free Software Foundation; either</i></td></tr>
<tr><th id="9">9</th><td><i> * version 2 of the License, or (at your option) any later version.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * This library is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="12">12</th><td><i> * but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="13">13</th><td><i> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</i></td></tr>
<tr><th id="14">14</th><td><i> * Lesser General Public License for more details.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * You should have received a copy of the GNU Lesser General Public</i></td></tr>
<tr><th id="17">17</th><td><i> * License along with this library; if not, see &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../include/qemu/osdep.h.html">"qemu/osdep.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/qemu/main-loop.h.html">"qemu/main-loop.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="cpu.h.html">"cpu.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/exec/helper-proto.h.html">"exec/helper-proto.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/exec/log.h.html">"exec/log.h"</a></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><i>/* SMM support */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#<span data-ppcond="28">if</span> defined(<span class="macro" data-ref="_M/CONFIG_USER_ONLY">CONFIG_USER_ONLY</span>)</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><em>void</em> do_smm_enter(X86CPU *cpu)</td></tr>
<tr><th id="31">31</th><td>{</td></tr>
<tr><th id="32">32</th><td>}</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><em>void</em> helper_rsm(CPUX86State *env)</td></tr>
<tr><th id="35">35</th><td>{</td></tr>
<tr><th id="36">36</th><td>}</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="28">else</span></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#<span data-ppcond="40">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/SMM_REVISION_ID" data-ref="_M/SMM_REVISION_ID">SMM_REVISION_ID</dfn> 0x00020064</u></td></tr>
<tr><th id="42">42</th><td><u>#<span data-ppcond="40">else</span></u></td></tr>
<tr><th id="43">43</th><td><u>#define SMM_REVISION_ID 0x00020000</u></td></tr>
<tr><th id="44">44</th><td><u>#<span data-ppcond="40">endif</span></u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><em>void</em> <dfn class="decl def" id="do_smm_enter" title='do_smm_enter' data-ref="do_smm_enter">do_smm_enter</dfn>(<a class="typedef" href="cpu-qom.h.html#X86CPU" title='X86CPU' data-type='struct X86CPU' data-ref="X86CPU">X86CPU</a> *<dfn class="local col1 decl" id="1cpu" title='cpu' data-type='X86CPU *' data-ref="1cpu">cpu</dfn>)</td></tr>
<tr><th id="47">47</th><td>{</td></tr>
<tr><th id="48">48</th><td>    <a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col2 decl" id="2env" title='env' data-type='CPUX86State *' data-ref="2env">env</dfn> = &amp;<a class="local col1 ref" href="#1cpu" title='cpu' data-ref="1cpu">cpu</a>-&gt;<a class="ref" href="cpu.h.html#X86CPU::env" title='X86CPU::env' data-ref="X86CPU::env">env</a>;</td></tr>
<tr><th id="49">49</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col3 decl" id="3cs" title='cs' data-type='CPUState *' data-ref="3cs">cs</dfn> = <a class="macro" href="../../include/qom/cpu.h.html#59" title="((CPUState *)(cpu))" data-ref="_M/CPU">CPU</a>(<a class="local col1 ref" href="#1cpu" title='cpu' data-ref="1cpu">cpu</a>);</td></tr>
<tr><th id="50">50</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col4 decl" id="4sm_state" title='sm_state' data-type='target_ulong' data-ref="4sm_state">sm_state</dfn>;</td></tr>
<tr><th id="51">51</th><td>    <a class="typedef" href="cpu.h.html#SegmentCache" title='SegmentCache' data-type='struct SegmentCache' data-ref="SegmentCache">SegmentCache</a> *<dfn class="local col5 decl" id="5dt" title='dt' data-type='SegmentCache *' data-ref="5dt">dt</dfn>;</td></tr>
<tr><th id="52">52</th><td>    <em>int</em> <dfn class="local col6 decl" id="6i" title='i' data-type='int' data-ref="6i">i</dfn>, <dfn class="local col7 decl" id="7offset" title='offset' data-type='int' data-ref="7offset">offset</dfn>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>    <a class="macro" href="../../include/qemu/log.h.html#91" title="do { if (__builtin_expect(!!(qemu_loglevel_mask((1 &lt;&lt; 4))), 0)) { qemu_log(&quot;SMM: enter\n&quot;); } } while (0)" data-ref="_M/qemu_log_mask">qemu_log_mask</a>(<a class="macro" href="../../include/qemu/log.h.html#34" title="(1 &lt;&lt; 4)" data-ref="_M/CPU_LOG_INT">CPU_LOG_INT</a>, <q>"SMM: enter\n"</q>);</td></tr>
<tr><th id="55">55</th><td>    <a class="ref" href="../../include/exec/log.h.html#log_cpu_state_mask" title='log_cpu_state_mask' data-ref="log_cpu_state_mask">log_cpu_state_mask</a>(<a class="macro" href="../../include/qemu/log.h.html#34" title="(1 &lt;&lt; 4)" data-ref="_M/CPU_LOG_INT">CPU_LOG_INT</a>, <a class="macro" href="../../include/qom/cpu.h.html#59" title="((CPUState *)(cpu))" data-ref="_M/CPU">CPU</a>(<a class="local col1 ref" href="#1cpu" title='cpu' data-ref="1cpu">cpu</a>), <a class="enum" href="../../include/qom/cpu.h.html#CPUDumpFlags::CPU_DUMP_CCOP" title='CPUDumpFlags::CPU_DUMP_CCOP' data-ref="CPUDumpFlags::CPU_DUMP_CCOP">CPU_DUMP_CCOP</a>);</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>    <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> |= <a class="macro" href="cpu.h.html#182" title="(1 &lt;&lt; 19)" data-ref="_M/HF_SMM_MASK">HF_SMM_MASK</a>;</td></tr>
<tr><th id="58">58</th><td>    <b>if</b> (<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::hflags2" title='CPUX86State::hflags2' data-ref="CPUX86State::hflags2">hflags2</a> &amp; <a class="macro" href="cpu.h.html#202" title="(1 &lt;&lt; 2)" data-ref="_M/HF2_NMI_MASK">HF2_NMI_MASK</a>) {</td></tr>
<tr><th id="59">59</th><td>        <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::hflags2" title='CPUX86State::hflags2' data-ref="CPUX86State::hflags2">hflags2</a> |= <a class="macro" href="cpu.h.html#204" title="(1 &lt;&lt; 4)" data-ref="_M/HF2_SMM_INSIDE_NMI_MASK">HF2_SMM_INSIDE_NMI_MASK</a>;</td></tr>
<tr><th id="60">60</th><td>    } <b>else</b> {</td></tr>
<tr><th id="61">61</th><td>        <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::hflags2" title='CPUX86State::hflags2' data-ref="CPUX86State::hflags2">hflags2</a> |= <a class="macro" href="cpu.h.html#202" title="(1 &lt;&lt; 2)" data-ref="_M/HF2_NMI_MASK">HF2_NMI_MASK</a>;</td></tr>
<tr><th id="62">62</th><td>    }</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>    <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> = <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::smbase" title='CPUX86State::smbase' data-ref="CPUX86State::smbase">smbase</a> + <var>0x8000</var>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#<span data-ppcond="66">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="67">67</th><td>    <b>for</b> (<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> = <var>0</var>; <a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> &lt; <var>6</var>; <a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>++) {</td></tr>
<tr><th id="68">68</th><td>        <a class="local col5 ref" href="#5dt" title='dt' data-ref="5dt">dt</a> = &amp;<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::segs" title='CPUX86State::segs' data-ref="CPUX86State::segs">segs</a>[<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>];</td></tr>
<tr><th id="69">69</th><td>        <a class="local col7 ref" href="#7offset" title='offset' data-ref="7offset">offset</a> = <var>0x7e00</var> + <a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> * <var>16</var>;</td></tr>
<tr><th id="70">70</th><td>        <a class="ref" href="cpu.h.html#x86_stw_phys" title='x86_stw_phys' data-ref="x86_stw_phys">x86_stw_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <a class="local col7 ref" href="#7offset" title='offset' data-ref="7offset">offset</a>, <a class="local col5 ref" href="#5dt" title='dt' data-ref="5dt">dt</a>-&gt;<a class="ref" href="cpu.h.html#SegmentCache::selector" title='SegmentCache::selector' data-ref="SegmentCache::selector">selector</a>);</td></tr>
<tr><th id="71">71</th><td>        <a class="ref" href="cpu.h.html#x86_stw_phys" title='x86_stw_phys' data-ref="x86_stw_phys">x86_stw_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <a class="local col7 ref" href="#7offset" title='offset' data-ref="7offset">offset</a> + <var>2</var>, (<a class="local col5 ref" href="#5dt" title='dt' data-ref="5dt">dt</a>-&gt;<a class="ref" href="cpu.h.html#SegmentCache::flags" title='SegmentCache::flags' data-ref="SegmentCache::flags">flags</a> &gt;&gt; <var>8</var>) &amp; <var>0xf0ff</var>);</td></tr>
<tr><th id="72">72</th><td>        <a class="ref" href="cpu.h.html#x86_stl_phys" title='x86_stl_phys' data-ref="x86_stl_phys">x86_stl_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <a class="local col7 ref" href="#7offset" title='offset' data-ref="7offset">offset</a> + <var>4</var>, <a class="local col5 ref" href="#5dt" title='dt' data-ref="5dt">dt</a>-&gt;<a class="ref" href="cpu.h.html#SegmentCache::limit" title='SegmentCache::limit' data-ref="SegmentCache::limit">limit</a>);</td></tr>
<tr><th id="73">73</th><td>        <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <a class="local col7 ref" href="#7offset" title='offset' data-ref="7offset">offset</a> + <var>8</var>, <a class="local col5 ref" href="#5dt" title='dt' data-ref="5dt">dt</a>-&gt;<a class="ref" href="cpu.h.html#SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</a>);</td></tr>
<tr><th id="74">74</th><td>    }</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7e68</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::gdt" title='CPUX86State::gdt' data-ref="CPUX86State::gdt">gdt</a>.<a class="ref" href="cpu.h.html#SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</a>);</td></tr>
<tr><th id="77">77</th><td>    <a class="ref" href="cpu.h.html#x86_stl_phys" title='x86_stl_phys' data-ref="x86_stl_phys">x86_stl_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7e64</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::gdt" title='CPUX86State::gdt' data-ref="CPUX86State::gdt">gdt</a>.<a class="ref" href="cpu.h.html#SegmentCache::limit" title='SegmentCache::limit' data-ref="SegmentCache::limit">limit</a>);</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>    <a class="ref" href="cpu.h.html#x86_stw_phys" title='x86_stw_phys' data-ref="x86_stw_phys">x86_stw_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7e70</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::ldt" title='CPUX86State::ldt' data-ref="CPUX86State::ldt">ldt</a>.<a class="ref" href="cpu.h.html#SegmentCache::selector" title='SegmentCache::selector' data-ref="SegmentCache::selector">selector</a>);</td></tr>
<tr><th id="80">80</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7e78</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::ldt" title='CPUX86State::ldt' data-ref="CPUX86State::ldt">ldt</a>.<a class="ref" href="cpu.h.html#SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</a>);</td></tr>
<tr><th id="81">81</th><td>    <a class="ref" href="cpu.h.html#x86_stl_phys" title='x86_stl_phys' data-ref="x86_stl_phys">x86_stl_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7e74</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::ldt" title='CPUX86State::ldt' data-ref="CPUX86State::ldt">ldt</a>.<a class="ref" href="cpu.h.html#SegmentCache::limit" title='SegmentCache::limit' data-ref="SegmentCache::limit">limit</a>);</td></tr>
<tr><th id="82">82</th><td>    <a class="ref" href="cpu.h.html#x86_stw_phys" title='x86_stw_phys' data-ref="x86_stw_phys">x86_stw_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7e72</var>, (<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::ldt" title='CPUX86State::ldt' data-ref="CPUX86State::ldt">ldt</a>.<a class="ref" href="cpu.h.html#SegmentCache::flags" title='SegmentCache::flags' data-ref="SegmentCache::flags">flags</a> &gt;&gt; <var>8</var>) &amp; <var>0xf0ff</var>);</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7e88</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::idt" title='CPUX86State::idt' data-ref="CPUX86State::idt">idt</a>.<a class="ref" href="cpu.h.html#SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</a>);</td></tr>
<tr><th id="85">85</th><td>    <a class="ref" href="cpu.h.html#x86_stl_phys" title='x86_stl_phys' data-ref="x86_stl_phys">x86_stl_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7e84</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::idt" title='CPUX86State::idt' data-ref="CPUX86State::idt">idt</a>.<a class="ref" href="cpu.h.html#SegmentCache::limit" title='SegmentCache::limit' data-ref="SegmentCache::limit">limit</a>);</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td>    <a class="ref" href="cpu.h.html#x86_stw_phys" title='x86_stw_phys' data-ref="x86_stw_phys">x86_stw_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7e90</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::tr" title='CPUX86State::tr' data-ref="CPUX86State::tr">tr</a>.<a class="ref" href="cpu.h.html#SegmentCache::selector" title='SegmentCache::selector' data-ref="SegmentCache::selector">selector</a>);</td></tr>
<tr><th id="88">88</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7e98</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::tr" title='CPUX86State::tr' data-ref="CPUX86State::tr">tr</a>.<a class="ref" href="cpu.h.html#SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</a>);</td></tr>
<tr><th id="89">89</th><td>    <a class="ref" href="cpu.h.html#x86_stl_phys" title='x86_stl_phys' data-ref="x86_stl_phys">x86_stl_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7e94</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::tr" title='CPUX86State::tr' data-ref="CPUX86State::tr">tr</a>.<a class="ref" href="cpu.h.html#SegmentCache::limit" title='SegmentCache::limit' data-ref="SegmentCache::limit">limit</a>);</td></tr>
<tr><th id="90">90</th><td>    <a class="ref" href="cpu.h.html#x86_stw_phys" title='x86_stw_phys' data-ref="x86_stw_phys">x86_stw_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7e92</var>, (<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::tr" title='CPUX86State::tr' data-ref="CPUX86State::tr">tr</a>.<a class="ref" href="cpu.h.html#SegmentCache::flags" title='SegmentCache::flags' data-ref="SegmentCache::flags">flags</a> &gt;&gt; <var>8</var>) &amp; <var>0xf0ff</var>);</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>    <i>/* ??? Vol 1, 16.5.6 Intel MPX and SMM says that IA32_BNDCFGS</i></td></tr>
<tr><th id="93">93</th><td><i>       is saved at offset 7ED0.  Vol 3, 34.4.1.1, Table 32-2, has</i></td></tr>
<tr><th id="94">94</th><td><i>       7EA0-7ED7 as "reserved".  What's this, and what's really</i></td></tr>
<tr><th id="95">95</th><td><i>       supposed to happen?  */</i></td></tr>
<tr><th id="96">96</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7ed0</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::efer" title='CPUX86State::efer' data-ref="CPUX86State::efer">efer</a>);</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7ff8</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>]);</td></tr>
<tr><th id="99">99</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7ff0</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#60" title="1" data-ref="_M/R_ECX">R_ECX</a>]);</td></tr>
<tr><th id="100">100</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7fe8</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>]);</td></tr>
<tr><th id="101">101</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7fe0</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#62" title="3" data-ref="_M/R_EBX">R_EBX</a>]);</td></tr>
<tr><th id="102">102</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7fd8</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>]);</td></tr>
<tr><th id="103">103</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7fd0</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#64" title="5" data-ref="_M/R_EBP">R_EBP</a>]);</td></tr>
<tr><th id="104">104</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7fc8</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#65" title="6" data-ref="_M/R_ESI">R_ESI</a>]);</td></tr>
<tr><th id="105">105</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7fc0</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#66" title="7" data-ref="_M/R_EDI">R_EDI</a>]);</td></tr>
<tr><th id="106">106</th><td>    <b>for</b> (<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> = <var>8</var>; <a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> &lt; <var>16</var>; <a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>++) {</td></tr>
<tr><th id="107">107</th><td>        <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7ff8</var> - <a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a> * <var>8</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="local col6 ref" href="#6i" title='i' data-ref="6i">i</a>]);</td></tr>
<tr><th id="108">108</th><td>    }</td></tr>
<tr><th id="109">109</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7f78</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::eip" title='CPUX86State::eip' data-ref="CPUX86State::eip">eip</a>);</td></tr>
<tr><th id="110">110</th><td>    <a class="ref" href="cpu.h.html#x86_stl_phys" title='x86_stl_phys' data-ref="x86_stl_phys">x86_stl_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7f70</var>, <a class="ref" href="cpu.h.html#cpu_compute_eflags" title='cpu_compute_eflags' data-ref="cpu_compute_eflags">cpu_compute_eflags</a>(<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>));</td></tr>
<tr><th id="111">111</th><td>    <a class="ref" href="cpu.h.html#x86_stl_phys" title='x86_stl_phys' data-ref="x86_stl_phys">x86_stl_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7f68</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::dr" title='CPUX86State::dr' data-ref="CPUX86State::dr">dr</a>[<var>6</var>]);</td></tr>
<tr><th id="112">112</th><td>    <a class="ref" href="cpu.h.html#x86_stl_phys" title='x86_stl_phys' data-ref="x86_stl_phys">x86_stl_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7f60</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::dr" title='CPUX86State::dr' data-ref="CPUX86State::dr">dr</a>[<var>7</var>]);</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>    <a class="ref" href="cpu.h.html#x86_stl_phys" title='x86_stl_phys' data-ref="x86_stl_phys">x86_stl_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7f48</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::cr" title='CPUX86State::cr' data-ref="CPUX86State::cr">cr</a>[<var>4</var>]);</td></tr>
<tr><th id="115">115</th><td>    <a class="ref" href="cpu.h.html#x86_stq_phys" title='x86_stq_phys' data-ref="x86_stq_phys">x86_stq_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7f50</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::cr" title='CPUX86State::cr' data-ref="CPUX86State::cr">cr</a>[<var>3</var>]);</td></tr>
<tr><th id="116">116</th><td>    <a class="ref" href="cpu.h.html#x86_stl_phys" title='x86_stl_phys' data-ref="x86_stl_phys">x86_stl_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7f58</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::cr" title='CPUX86State::cr' data-ref="CPUX86State::cr">cr</a>[<var>0</var>]);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>    <a class="ref" href="cpu.h.html#x86_stl_phys" title='x86_stl_phys' data-ref="x86_stl_phys">x86_stl_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7efc</var>, <a class="macro" href="#41" title="0x00020064" data-ref="_M/SMM_REVISION_ID">SMM_REVISION_ID</a>);</td></tr>
<tr><th id="119">119</th><td>    <a class="ref" href="cpu.h.html#x86_stl_phys" title='x86_stl_phys' data-ref="x86_stl_phys">x86_stl_phys</a>(<a class="local col3 ref" href="#3cs" title='cs' data-ref="3cs">cs</a>, <a class="local col4 ref" href="#4sm_state" title='sm_state' data-ref="4sm_state">sm_state</a> + <var>0x7f00</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::smbase" title='CPUX86State::smbase' data-ref="CPUX86State::smbase">smbase</a>);</td></tr>
<tr><th id="120">120</th><td><u>#<span data-ppcond="66">else</span></u></td></tr>
<tr><th id="121">121</th><td>    x86_stl_phys(cs, sm_state + <var>0x7ffc</var>, env-&gt;cr[<var>0</var>]);</td></tr>
<tr><th id="122">122</th><td>    x86_stl_phys(cs, sm_state + <var>0x7ff8</var>, env-&gt;cr[<var>3</var>]);</td></tr>
<tr><th id="123">123</th><td>    x86_stl_phys(cs, sm_state + <var>0x7ff4</var>, cpu_compute_eflags(env));</td></tr>
<tr><th id="124">124</th><td>    x86_stl_phys(cs, sm_state + <var>0x7ff0</var>, env-&gt;eip);</td></tr>
<tr><th id="125">125</th><td>    x86_stl_phys(cs, sm_state + <var>0x7fec</var>, env-&gt;regs[R_EDI]);</td></tr>
<tr><th id="126">126</th><td>    x86_stl_phys(cs, sm_state + <var>0x7fe8</var>, env-&gt;regs[R_ESI]);</td></tr>
<tr><th id="127">127</th><td>    x86_stl_phys(cs, sm_state + <var>0x7fe4</var>, env-&gt;regs[R_EBP]);</td></tr>
<tr><th id="128">128</th><td>    x86_stl_phys(cs, sm_state + <var>0x7fe0</var>, env-&gt;regs[R_ESP]);</td></tr>
<tr><th id="129">129</th><td>    x86_stl_phys(cs, sm_state + <var>0x7fdc</var>, env-&gt;regs[R_EBX]);</td></tr>
<tr><th id="130">130</th><td>    x86_stl_phys(cs, sm_state + <var>0x7fd8</var>, env-&gt;regs[R_EDX]);</td></tr>
<tr><th id="131">131</th><td>    x86_stl_phys(cs, sm_state + <var>0x7fd4</var>, env-&gt;regs[R_ECX]);</td></tr>
<tr><th id="132">132</th><td>    x86_stl_phys(cs, sm_state + <var>0x7fd0</var>, env-&gt;regs[R_EAX]);</td></tr>
<tr><th id="133">133</th><td>    x86_stl_phys(cs, sm_state + <var>0x7fcc</var>, env-&gt;dr[<var>6</var>]);</td></tr>
<tr><th id="134">134</th><td>    x86_stl_phys(cs, sm_state + <var>0x7fc8</var>, env-&gt;dr[<var>7</var>]);</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>    x86_stl_phys(cs, sm_state + <var>0x7fc4</var>, env-&gt;tr.selector);</td></tr>
<tr><th id="137">137</th><td>    x86_stl_phys(cs, sm_state + <var>0x7f64</var>, env-&gt;tr.base);</td></tr>
<tr><th id="138">138</th><td>    x86_stl_phys(cs, sm_state + <var>0x7f60</var>, env-&gt;tr.limit);</td></tr>
<tr><th id="139">139</th><td>    x86_stl_phys(cs, sm_state + <var>0x7f5c</var>, (env-&gt;tr.flags &gt;&gt; <var>8</var>) &amp; <var>0xf0ff</var>);</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>    x86_stl_phys(cs, sm_state + <var>0x7fc0</var>, env-&gt;ldt.selector);</td></tr>
<tr><th id="142">142</th><td>    x86_stl_phys(cs, sm_state + <var>0x7f80</var>, env-&gt;ldt.base);</td></tr>
<tr><th id="143">143</th><td>    x86_stl_phys(cs, sm_state + <var>0x7f7c</var>, env-&gt;ldt.limit);</td></tr>
<tr><th id="144">144</th><td>    x86_stl_phys(cs, sm_state + <var>0x7f78</var>, (env-&gt;ldt.flags &gt;&gt; <var>8</var>) &amp; <var>0xf0ff</var>);</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>    x86_stl_phys(cs, sm_state + <var>0x7f74</var>, env-&gt;gdt.base);</td></tr>
<tr><th id="147">147</th><td>    x86_stl_phys(cs, sm_state + <var>0x7f70</var>, env-&gt;gdt.limit);</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>    x86_stl_phys(cs, sm_state + <var>0x7f58</var>, env-&gt;idt.base);</td></tr>
<tr><th id="150">150</th><td>    x86_stl_phys(cs, sm_state + <var>0x7f54</var>, env-&gt;idt.limit);</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <b>for</b> (i = <var>0</var>; i &lt; <var>6</var>; i++) {</td></tr>
<tr><th id="153">153</th><td>        dt = &amp;env-&gt;segs[i];</td></tr>
<tr><th id="154">154</th><td>        <b>if</b> (i &lt; <var>3</var>) {</td></tr>
<tr><th id="155">155</th><td>            offset = <var>0x7f84</var> + i * <var>12</var>;</td></tr>
<tr><th id="156">156</th><td>        } <b>else</b> {</td></tr>
<tr><th id="157">157</th><td>            offset = <var>0x7f2c</var> + (i - <var>3</var>) * <var>12</var>;</td></tr>
<tr><th id="158">158</th><td>        }</td></tr>
<tr><th id="159">159</th><td>        x86_stl_phys(cs, sm_state + <var>0x7fa8</var> + i * <var>4</var>, dt-&gt;selector);</td></tr>
<tr><th id="160">160</th><td>        x86_stl_phys(cs, sm_state + offset + <var>8</var>, dt-&gt;base);</td></tr>
<tr><th id="161">161</th><td>        x86_stl_phys(cs, sm_state + offset + <var>4</var>, dt-&gt;limit);</td></tr>
<tr><th id="162">162</th><td>        x86_stl_phys(cs, sm_state + offset, (dt-&gt;flags &gt;&gt; <var>8</var>) &amp; <var>0xf0ff</var>);</td></tr>
<tr><th id="163">163</th><td>    }</td></tr>
<tr><th id="164">164</th><td>    x86_stl_phys(cs, sm_state + <var>0x7f14</var>, env-&gt;cr[<var>4</var>]);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>    x86_stl_phys(cs, sm_state + <var>0x7efc</var>, SMM_REVISION_ID);</td></tr>
<tr><th id="167">167</th><td>    x86_stl_phys(cs, sm_state + <var>0x7ef8</var>, env-&gt;smbase);</td></tr>
<tr><th id="168">168</th><td><u>#<span data-ppcond="66">endif</span></u></td></tr>
<tr><th id="169">169</th><td>    <i>/* init SMM cpu state */</i></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#<span data-ppcond="171">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="172">172</th><td>    <a class="ref" href="cpu.h.html#cpu_load_efer" title='cpu_load_efer' data-ref="cpu_load_efer">cpu_load_efer</a>(<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>, <var>0</var>);</td></tr>
<tr><th id="173">173</th><td><u>#<span data-ppcond="171">endif</span></u></td></tr>
<tr><th id="174">174</th><td>    <a class="ref" href="cpu.h.html#cpu_load_eflags" title='cpu_load_eflags' data-ref="cpu_load_eflags">cpu_load_eflags</a>(<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>, <var>0</var>, ~(<a class="macro" href="cpu.h.html#114" title="0x0800" data-ref="_M/CC_O">CC_O</a> | <a class="macro" href="cpu.h.html#113" title="0x0080" data-ref="_M/CC_S">CC_S</a> | <a class="macro" href="cpu.h.html#112" title="0x0040" data-ref="_M/CC_Z">CC_Z</a> | <a class="macro" href="cpu.h.html#111" title="0x0010" data-ref="_M/CC_A">CC_A</a> | <a class="macro" href="cpu.h.html#110" title="0x0004" data-ref="_M/CC_P">CC_P</a> | <a class="macro" href="cpu.h.html#109" title="0x0001" data-ref="_M/CC_C">CC_C</a> |</td></tr>
<tr><th id="175">175</th><td>                              <a class="macro" href="cpu.h.html#122" title="0x00000400" data-ref="_M/DF_MASK">DF_MASK</a>));</td></tr>
<tr><th id="176">176</th><td>    <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::eip" title='CPUX86State::eip' data-ref="CPUX86State::eip">eip</a> = <var>0x00008000</var>;</td></tr>
<tr><th id="177">177</th><td>    <a class="ref" href="cpu.h.html#cpu_x86_update_cr0" title='cpu_x86_update_cr0' data-ref="cpu_x86_update_cr0">cpu_x86_update_cr0</a>(<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>,</td></tr>
<tr><th id="178">178</th><td>                       <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::cr" title='CPUX86State::cr' data-ref="CPUX86State::cr">cr</a>[<var>0</var>] &amp; ~(<a class="macro" href="cpu.h.html#210" title="(1U &lt;&lt; 0)" data-ref="_M/CR0_PE_MASK">CR0_PE_MASK</a> | <a class="macro" href="cpu.h.html#212" title="(1U &lt;&lt; 2)" data-ref="_M/CR0_EM_MASK">CR0_EM_MASK</a> | <a class="macro" href="cpu.h.html#213" title="(1U &lt;&lt; 3)" data-ref="_M/CR0_TS_MASK">CR0_TS_MASK</a> |</td></tr>
<tr><th id="179">179</th><td>                                      <a class="macro" href="cpu.h.html#218" title="(1U &lt;&lt; 31)" data-ref="_M/CR0_PG_MASK">CR0_PG_MASK</a>));</td></tr>
<tr><th id="180">180</th><td>    <a class="ref" href="cpu.h.html#cpu_x86_update_cr4" title='cpu_x86_update_cr4' data-ref="cpu_x86_update_cr4">cpu_x86_update_cr4</a>(<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>, <var>0</var>);</td></tr>
<tr><th id="181">181</th><td>    <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::dr" title='CPUX86State::dr' data-ref="CPUX86State::dr">dr</a>[<var>7</var>] = <var>0x00000400</var>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>    <a class="ref" href="cpu.h.html#cpu_x86_load_seg_cache" title='cpu_x86_load_seg_cache' data-ref="cpu_x86_load_seg_cache">cpu_x86_load_seg_cache</a>(<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>, <a class="macro" href="cpu.h.html#78" title="1" data-ref="_M/R_CS">R_CS</a>, (<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::smbase" title='CPUX86State::smbase' data-ref="CPUX86State::smbase">smbase</a> &gt;&gt; <var>4</var>) &amp; <var>0xffff</var>, <a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::smbase" title='CPUX86State::smbase' data-ref="CPUX86State::smbase">smbase</a>,</td></tr>
<tr><th id="184">184</th><td>                           <var>0xffffffff</var>,</td></tr>
<tr><th id="185">185</th><td>                           <a class="macro" href="cpu.h.html#91" title="(1 &lt;&lt; 15)" data-ref="_M/DESC_P_MASK">DESC_P_MASK</a> | <a class="macro" href="cpu.h.html#94" title="(1 &lt;&lt; 12)" data-ref="_M/DESC_S_MASK">DESC_S_MASK</a> | <a class="macro" href="cpu.h.html#104" title="(1 &lt;&lt; 9)" data-ref="_M/DESC_W_MASK">DESC_W_MASK</a> |</td></tr>
<tr><th id="186">186</th><td>                           <a class="macro" href="cpu.h.html#85" title="(1 &lt;&lt; 23)" data-ref="_M/DESC_G_MASK">DESC_G_MASK</a> | <a class="macro" href="cpu.h.html#97" title="(1 &lt;&lt; 8)" data-ref="_M/DESC_A_MASK">DESC_A_MASK</a>);</td></tr>
<tr><th id="187">187</th><td>    <a class="ref" href="cpu.h.html#cpu_x86_load_seg_cache" title='cpu_x86_load_seg_cache' data-ref="cpu_x86_load_seg_cache">cpu_x86_load_seg_cache</a>(<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>, <a class="macro" href="cpu.h.html#80" title="3" data-ref="_M/R_DS">R_DS</a>, <var>0</var>, <var>0</var>, <var>0xffffffff</var>,</td></tr>
<tr><th id="188">188</th><td>                           <a class="macro" href="cpu.h.html#91" title="(1 &lt;&lt; 15)" data-ref="_M/DESC_P_MASK">DESC_P_MASK</a> | <a class="macro" href="cpu.h.html#94" title="(1 &lt;&lt; 12)" data-ref="_M/DESC_S_MASK">DESC_S_MASK</a> | <a class="macro" href="cpu.h.html#104" title="(1 &lt;&lt; 9)" data-ref="_M/DESC_W_MASK">DESC_W_MASK</a> |</td></tr>
<tr><th id="189">189</th><td>                           <a class="macro" href="cpu.h.html#85" title="(1 &lt;&lt; 23)" data-ref="_M/DESC_G_MASK">DESC_G_MASK</a> | <a class="macro" href="cpu.h.html#97" title="(1 &lt;&lt; 8)" data-ref="_M/DESC_A_MASK">DESC_A_MASK</a>);</td></tr>
<tr><th id="190">190</th><td>    <a class="ref" href="cpu.h.html#cpu_x86_load_seg_cache" title='cpu_x86_load_seg_cache' data-ref="cpu_x86_load_seg_cache">cpu_x86_load_seg_cache</a>(<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>, <a class="macro" href="cpu.h.html#77" title="0" data-ref="_M/R_ES">R_ES</a>, <var>0</var>, <var>0</var>, <var>0xffffffff</var>,</td></tr>
<tr><th id="191">191</th><td>                           <a class="macro" href="cpu.h.html#91" title="(1 &lt;&lt; 15)" data-ref="_M/DESC_P_MASK">DESC_P_MASK</a> | <a class="macro" href="cpu.h.html#94" title="(1 &lt;&lt; 12)" data-ref="_M/DESC_S_MASK">DESC_S_MASK</a> | <a class="macro" href="cpu.h.html#104" title="(1 &lt;&lt; 9)" data-ref="_M/DESC_W_MASK">DESC_W_MASK</a> |</td></tr>
<tr><th id="192">192</th><td>                           <a class="macro" href="cpu.h.html#85" title="(1 &lt;&lt; 23)" data-ref="_M/DESC_G_MASK">DESC_G_MASK</a> | <a class="macro" href="cpu.h.html#97" title="(1 &lt;&lt; 8)" data-ref="_M/DESC_A_MASK">DESC_A_MASK</a>);</td></tr>
<tr><th id="193">193</th><td>    <a class="ref" href="cpu.h.html#cpu_x86_load_seg_cache" title='cpu_x86_load_seg_cache' data-ref="cpu_x86_load_seg_cache">cpu_x86_load_seg_cache</a>(<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>, <a class="macro" href="cpu.h.html#79" title="2" data-ref="_M/R_SS">R_SS</a>, <var>0</var>, <var>0</var>, <var>0xffffffff</var>,</td></tr>
<tr><th id="194">194</th><td>                           <a class="macro" href="cpu.h.html#91" title="(1 &lt;&lt; 15)" data-ref="_M/DESC_P_MASK">DESC_P_MASK</a> | <a class="macro" href="cpu.h.html#94" title="(1 &lt;&lt; 12)" data-ref="_M/DESC_S_MASK">DESC_S_MASK</a> | <a class="macro" href="cpu.h.html#104" title="(1 &lt;&lt; 9)" data-ref="_M/DESC_W_MASK">DESC_W_MASK</a> |</td></tr>
<tr><th id="195">195</th><td>                           <a class="macro" href="cpu.h.html#85" title="(1 &lt;&lt; 23)" data-ref="_M/DESC_G_MASK">DESC_G_MASK</a> | <a class="macro" href="cpu.h.html#97" title="(1 &lt;&lt; 8)" data-ref="_M/DESC_A_MASK">DESC_A_MASK</a>);</td></tr>
<tr><th id="196">196</th><td>    <a class="ref" href="cpu.h.html#cpu_x86_load_seg_cache" title='cpu_x86_load_seg_cache' data-ref="cpu_x86_load_seg_cache">cpu_x86_load_seg_cache</a>(<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>, <a class="macro" href="cpu.h.html#81" title="4" data-ref="_M/R_FS">R_FS</a>, <var>0</var>, <var>0</var>, <var>0xffffffff</var>,</td></tr>
<tr><th id="197">197</th><td>                           <a class="macro" href="cpu.h.html#91" title="(1 &lt;&lt; 15)" data-ref="_M/DESC_P_MASK">DESC_P_MASK</a> | <a class="macro" href="cpu.h.html#94" title="(1 &lt;&lt; 12)" data-ref="_M/DESC_S_MASK">DESC_S_MASK</a> | <a class="macro" href="cpu.h.html#104" title="(1 &lt;&lt; 9)" data-ref="_M/DESC_W_MASK">DESC_W_MASK</a> |</td></tr>
<tr><th id="198">198</th><td>                           <a class="macro" href="cpu.h.html#85" title="(1 &lt;&lt; 23)" data-ref="_M/DESC_G_MASK">DESC_G_MASK</a> | <a class="macro" href="cpu.h.html#97" title="(1 &lt;&lt; 8)" data-ref="_M/DESC_A_MASK">DESC_A_MASK</a>);</td></tr>
<tr><th id="199">199</th><td>    <a class="ref" href="cpu.h.html#cpu_x86_load_seg_cache" title='cpu_x86_load_seg_cache' data-ref="cpu_x86_load_seg_cache">cpu_x86_load_seg_cache</a>(<a class="local col2 ref" href="#2env" title='env' data-ref="2env">env</a>, <a class="macro" href="cpu.h.html#82" title="5" data-ref="_M/R_GS">R_GS</a>, <var>0</var>, <var>0</var>, <var>0xffffffff</var>,</td></tr>
<tr><th id="200">200</th><td>                           <a class="macro" href="cpu.h.html#91" title="(1 &lt;&lt; 15)" data-ref="_M/DESC_P_MASK">DESC_P_MASK</a> | <a class="macro" href="cpu.h.html#94" title="(1 &lt;&lt; 12)" data-ref="_M/DESC_S_MASK">DESC_S_MASK</a> | <a class="macro" href="cpu.h.html#104" title="(1 &lt;&lt; 9)" data-ref="_M/DESC_W_MASK">DESC_W_MASK</a> |</td></tr>
<tr><th id="201">201</th><td>                           <a class="macro" href="cpu.h.html#85" title="(1 &lt;&lt; 23)" data-ref="_M/DESC_G_MASK">DESC_G_MASK</a> | <a class="macro" href="cpu.h.html#97" title="(1 &lt;&lt; 8)" data-ref="_M/DESC_A_MASK">DESC_A_MASK</a>);</td></tr>
<tr><th id="202">202</th><td>}</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><em>void</em> <dfn class="decl def" id="helper_rsm" title='helper_rsm' data-ref="helper_rsm">helper_rsm</dfn>(<a class="typedef" href="cpu.h.html#CPUX86State" title='CPUX86State' data-type='struct CPUX86State' data-ref="CPUX86State">CPUX86State</a> *<dfn class="local col8 decl" id="8env" title='env' data-type='CPUX86State *' data-ref="8env">env</dfn>)</td></tr>
<tr><th id="205">205</th><td>{</td></tr>
<tr><th id="206">206</th><td>    <a class="typedef" href="cpu-qom.h.html#X86CPU" title='X86CPU' data-type='struct X86CPU' data-ref="X86CPU">X86CPU</a> *<dfn class="local col9 decl" id="9cpu" title='cpu' data-type='X86CPU *' data-ref="9cpu">cpu</dfn> = <a class="ref" href="cpu.h.html#x86_env_get_cpu" title='x86_env_get_cpu' data-ref="x86_env_get_cpu">x86_env_get_cpu</a>(<a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>);</td></tr>
<tr><th id="207">207</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#CPUState" title='CPUState' data-type='struct CPUState' data-ref="CPUState">CPUState</a> *<dfn class="local col0 decl" id="10cs" title='cs' data-type='CPUState *' data-ref="10cs">cs</dfn> = <a class="macro" href="../../include/qom/cpu.h.html#59" title="((CPUState *)(cpu))" data-ref="_M/CPU">CPU</a>(<a class="local col9 ref" href="#9cpu" title='cpu' data-ref="9cpu">cpu</a>);</td></tr>
<tr><th id="208">208</th><td>    <a class="typedef" href="../../include/exec/cpu-defs.h.html#target_ulong" title='target_ulong' data-type='uint64_t' data-ref="target_ulong">target_ulong</a> <dfn class="local col1 decl" id="11sm_state" title='sm_state' data-type='target_ulong' data-ref="11sm_state">sm_state</dfn>;</td></tr>
<tr><th id="209">209</th><td>    <em>int</em> <dfn class="local col2 decl" id="12i" title='i' data-type='int' data-ref="12i">i</dfn>, <dfn class="local col3 decl" id="13offset" title='offset' data-type='int' data-ref="13offset">offset</dfn>;</td></tr>
<tr><th id="210">210</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="14val" title='val' data-type='uint32_t' data-ref="14val">val</dfn>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>    <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> = <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::smbase" title='CPUX86State::smbase' data-ref="CPUX86State::smbase">smbase</a> + <var>0x8000</var>;</td></tr>
<tr><th id="213">213</th><td><u>#<span data-ppcond="213">ifdef</span> <a class="macro" href="../../x86_64-softmmu/config-target.h.html#2" data-ref="_M/TARGET_X86_64">TARGET_X86_64</a></u></td></tr>
<tr><th id="214">214</th><td>    <a class="ref" href="cpu.h.html#cpu_load_efer" title='cpu_load_efer' data-ref="cpu_load_efer">cpu_load_efer</a>(<a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>, <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7ed0</var>));</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::gdt" title='CPUX86State::gdt' data-ref="CPUX86State::gdt">gdt</a>.<a class="ref" href="cpu.h.html#SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</a> = <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7e68</var>);</td></tr>
<tr><th id="217">217</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::gdt" title='CPUX86State::gdt' data-ref="CPUX86State::gdt">gdt</a>.<a class="ref" href="cpu.h.html#SegmentCache::limit" title='SegmentCache::limit' data-ref="SegmentCache::limit">limit</a> = <a class="ref" href="cpu.h.html#x86_ldl_phys" title='x86_ldl_phys' data-ref="x86_ldl_phys">x86_ldl_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7e64</var>);</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::ldt" title='CPUX86State::ldt' data-ref="CPUX86State::ldt">ldt</a>.<a class="ref" href="cpu.h.html#SegmentCache::selector" title='SegmentCache::selector' data-ref="SegmentCache::selector">selector</a> = <a class="ref" href="cpu.h.html#x86_lduw_phys" title='x86_lduw_phys' data-ref="x86_lduw_phys">x86_lduw_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7e70</var>);</td></tr>
<tr><th id="220">220</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::ldt" title='CPUX86State::ldt' data-ref="CPUX86State::ldt">ldt</a>.<a class="ref" href="cpu.h.html#SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</a> = <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7e78</var>);</td></tr>
<tr><th id="221">221</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::ldt" title='CPUX86State::ldt' data-ref="CPUX86State::ldt">ldt</a>.<a class="ref" href="cpu.h.html#SegmentCache::limit" title='SegmentCache::limit' data-ref="SegmentCache::limit">limit</a> = <a class="ref" href="cpu.h.html#x86_ldl_phys" title='x86_ldl_phys' data-ref="x86_ldl_phys">x86_ldl_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7e74</var>);</td></tr>
<tr><th id="222">222</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::ldt" title='CPUX86State::ldt' data-ref="CPUX86State::ldt">ldt</a>.<a class="ref" href="cpu.h.html#SegmentCache::flags" title='SegmentCache::flags' data-ref="SegmentCache::flags">flags</a> = (<a class="ref" href="cpu.h.html#x86_lduw_phys" title='x86_lduw_phys' data-ref="x86_lduw_phys">x86_lduw_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7e72</var>) &amp; <var>0xf0ff</var>) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::idt" title='CPUX86State::idt' data-ref="CPUX86State::idt">idt</a>.<a class="ref" href="cpu.h.html#SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</a> = <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7e88</var>);</td></tr>
<tr><th id="225">225</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::idt" title='CPUX86State::idt' data-ref="CPUX86State::idt">idt</a>.<a class="ref" href="cpu.h.html#SegmentCache::limit" title='SegmentCache::limit' data-ref="SegmentCache::limit">limit</a> = <a class="ref" href="cpu.h.html#x86_ldl_phys" title='x86_ldl_phys' data-ref="x86_ldl_phys">x86_ldl_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7e84</var>);</td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::tr" title='CPUX86State::tr' data-ref="CPUX86State::tr">tr</a>.<a class="ref" href="cpu.h.html#SegmentCache::selector" title='SegmentCache::selector' data-ref="SegmentCache::selector">selector</a> = <a class="ref" href="cpu.h.html#x86_lduw_phys" title='x86_lduw_phys' data-ref="x86_lduw_phys">x86_lduw_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7e90</var>);</td></tr>
<tr><th id="228">228</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::tr" title='CPUX86State::tr' data-ref="CPUX86State::tr">tr</a>.<a class="ref" href="cpu.h.html#SegmentCache::base" title='SegmentCache::base' data-ref="SegmentCache::base">base</a> = <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7e98</var>);</td></tr>
<tr><th id="229">229</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::tr" title='CPUX86State::tr' data-ref="CPUX86State::tr">tr</a>.<a class="ref" href="cpu.h.html#SegmentCache::limit" title='SegmentCache::limit' data-ref="SegmentCache::limit">limit</a> = <a class="ref" href="cpu.h.html#x86_ldl_phys" title='x86_ldl_phys' data-ref="x86_ldl_phys">x86_ldl_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7e94</var>);</td></tr>
<tr><th id="230">230</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::tr" title='CPUX86State::tr' data-ref="CPUX86State::tr">tr</a>.<a class="ref" href="cpu.h.html#SegmentCache::flags" title='SegmentCache::flags' data-ref="SegmentCache::flags">flags</a> = (<a class="ref" href="cpu.h.html#x86_lduw_phys" title='x86_lduw_phys' data-ref="x86_lduw_phys">x86_lduw_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7e92</var>) &amp; <var>0xf0ff</var>) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#59" title="0" data-ref="_M/R_EAX">R_EAX</a>] = <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7ff8</var>);</td></tr>
<tr><th id="233">233</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#60" title="1" data-ref="_M/R_ECX">R_ECX</a>] = <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7ff0</var>);</td></tr>
<tr><th id="234">234</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#61" title="2" data-ref="_M/R_EDX">R_EDX</a>] = <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7fe8</var>);</td></tr>
<tr><th id="235">235</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#62" title="3" data-ref="_M/R_EBX">R_EBX</a>] = <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7fe0</var>);</td></tr>
<tr><th id="236">236</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#63" title="4" data-ref="_M/R_ESP">R_ESP</a>] = <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7fd8</var>);</td></tr>
<tr><th id="237">237</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#64" title="5" data-ref="_M/R_EBP">R_EBP</a>] = <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7fd0</var>);</td></tr>
<tr><th id="238">238</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#65" title="6" data-ref="_M/R_ESI">R_ESI</a>] = <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7fc8</var>);</td></tr>
<tr><th id="239">239</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="macro" href="cpu.h.html#66" title="7" data-ref="_M/R_EDI">R_EDI</a>] = <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7fc0</var>);</td></tr>
<tr><th id="240">240</th><td>    <b>for</b> (<a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a> = <var>8</var>; <a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a> &lt; <var>16</var>; <a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a>++) {</td></tr>
<tr><th id="241">241</th><td>        <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::regs" title='CPUX86State::regs' data-ref="CPUX86State::regs">regs</a>[<a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a>] = <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7ff8</var> - <a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a> * <var>8</var>);</td></tr>
<tr><th id="242">242</th><td>    }</td></tr>
<tr><th id="243">243</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::eip" title='CPUX86State::eip' data-ref="CPUX86State::eip">eip</a> = <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7f78</var>);</td></tr>
<tr><th id="244">244</th><td>    <a class="ref" href="cpu.h.html#cpu_load_eflags" title='cpu_load_eflags' data-ref="cpu_load_eflags">cpu_load_eflags</a>(<a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>, <a class="ref" href="cpu.h.html#x86_ldl_phys" title='x86_ldl_phys' data-ref="x86_ldl_phys">x86_ldl_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7f70</var>),</td></tr>
<tr><th id="245">245</th><td>                    ~(<a class="macro" href="cpu.h.html#114" title="0x0800" data-ref="_M/CC_O">CC_O</a> | <a class="macro" href="cpu.h.html#113" title="0x0080" data-ref="_M/CC_S">CC_S</a> | <a class="macro" href="cpu.h.html#112" title="0x0040" data-ref="_M/CC_Z">CC_Z</a> | <a class="macro" href="cpu.h.html#111" title="0x0010" data-ref="_M/CC_A">CC_A</a> | <a class="macro" href="cpu.h.html#110" title="0x0004" data-ref="_M/CC_P">CC_P</a> | <a class="macro" href="cpu.h.html#109" title="0x0001" data-ref="_M/CC_C">CC_C</a> | <a class="macro" href="cpu.h.html#122" title="0x00000400" data-ref="_M/DF_MASK">DF_MASK</a>));</td></tr>
<tr><th id="246">246</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::dr" title='CPUX86State::dr' data-ref="CPUX86State::dr">dr</a>[<var>6</var>] = <a class="ref" href="cpu.h.html#x86_ldl_phys" title='x86_ldl_phys' data-ref="x86_ldl_phys">x86_ldl_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7f68</var>);</td></tr>
<tr><th id="247">247</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::dr" title='CPUX86State::dr' data-ref="CPUX86State::dr">dr</a>[<var>7</var>] = <a class="ref" href="cpu.h.html#x86_ldl_phys" title='x86_ldl_phys' data-ref="x86_ldl_phys">x86_ldl_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7f60</var>);</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>    <a class="ref" href="cpu.h.html#cpu_x86_update_cr4" title='cpu_x86_update_cr4' data-ref="cpu_x86_update_cr4">cpu_x86_update_cr4</a>(<a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>, <a class="ref" href="cpu.h.html#x86_ldl_phys" title='x86_ldl_phys' data-ref="x86_ldl_phys">x86_ldl_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7f48</var>));</td></tr>
<tr><th id="250">250</th><td>    <a class="ref" href="cpu.h.html#cpu_x86_update_cr3" title='cpu_x86_update_cr3' data-ref="cpu_x86_update_cr3">cpu_x86_update_cr3</a>(<a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>, <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7f50</var>));</td></tr>
<tr><th id="251">251</th><td>    <a class="ref" href="cpu.h.html#cpu_x86_update_cr0" title='cpu_x86_update_cr0' data-ref="cpu_x86_update_cr0">cpu_x86_update_cr0</a>(<a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>, <a class="ref" href="cpu.h.html#x86_ldl_phys" title='x86_ldl_phys' data-ref="x86_ldl_phys">x86_ldl_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7f58</var>));</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>    <b>for</b> (<a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a> = <var>0</var>; <a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a> &lt; <var>6</var>; <a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a>++) {</td></tr>
<tr><th id="254">254</th><td>        <a class="local col3 ref" href="#13offset" title='offset' data-ref="13offset">offset</a> = <var>0x7e00</var> + <a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a> * <var>16</var>;</td></tr>
<tr><th id="255">255</th><td>        <a class="ref" href="cpu.h.html#cpu_x86_load_seg_cache" title='cpu_x86_load_seg_cache' data-ref="cpu_x86_load_seg_cache">cpu_x86_load_seg_cache</a>(<a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>, <a class="local col2 ref" href="#12i" title='i' data-ref="12i">i</a>,</td></tr>
<tr><th id="256">256</th><td>                               <a class="ref" href="cpu.h.html#x86_lduw_phys" title='x86_lduw_phys' data-ref="x86_lduw_phys">x86_lduw_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <a class="local col3 ref" href="#13offset" title='offset' data-ref="13offset">offset</a>),</td></tr>
<tr><th id="257">257</th><td>                               <a class="ref" href="cpu.h.html#x86_ldq_phys" title='x86_ldq_phys' data-ref="x86_ldq_phys">x86_ldq_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <a class="local col3 ref" href="#13offset" title='offset' data-ref="13offset">offset</a> + <var>8</var>),</td></tr>
<tr><th id="258">258</th><td>                               <a class="ref" href="cpu.h.html#x86_ldl_phys" title='x86_ldl_phys' data-ref="x86_ldl_phys">x86_ldl_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <a class="local col3 ref" href="#13offset" title='offset' data-ref="13offset">offset</a> + <var>4</var>),</td></tr>
<tr><th id="259">259</th><td>                               (<a class="ref" href="cpu.h.html#x86_lduw_phys" title='x86_lduw_phys' data-ref="x86_lduw_phys">x86_lduw_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <a class="local col3 ref" href="#13offset" title='offset' data-ref="13offset">offset</a> + <var>2</var>) &amp;</td></tr>
<tr><th id="260">260</th><td>                                <var>0xf0ff</var>) &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="261">261</th><td>    }</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>    <a class="local col4 ref" href="#14val" title='val' data-ref="14val">val</a> = <a class="ref" href="cpu.h.html#x86_ldl_phys" title='x86_ldl_phys' data-ref="x86_ldl_phys">x86_ldl_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7efc</var>); <i>/* revision ID */</i></td></tr>
<tr><th id="264">264</th><td>    <b>if</b> (<a class="local col4 ref" href="#14val" title='val' data-ref="14val">val</a> &amp; <var>0x20000</var>) {</td></tr>
<tr><th id="265">265</th><td>        <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::smbase" title='CPUX86State::smbase' data-ref="CPUX86State::smbase">smbase</a> = <a class="ref" href="cpu.h.html#x86_ldl_phys" title='x86_ldl_phys' data-ref="x86_ldl_phys">x86_ldl_phys</a>(<a class="local col0 ref" href="#10cs" title='cs' data-ref="10cs">cs</a>, <a class="local col1 ref" href="#11sm_state" title='sm_state' data-ref="11sm_state">sm_state</a> + <var>0x7f00</var>);</td></tr>
<tr><th id="266">266</th><td>    }</td></tr>
<tr><th id="267">267</th><td><u>#<span data-ppcond="213">else</span></u></td></tr>
<tr><th id="268">268</th><td>    cpu_x86_update_cr0(env, x86_ldl_phys(cs, sm_state + <var>0x7ffc</var>));</td></tr>
<tr><th id="269">269</th><td>    cpu_x86_update_cr3(env, x86_ldl_phys(cs, sm_state + <var>0x7ff8</var>));</td></tr>
<tr><th id="270">270</th><td>    cpu_load_eflags(env, x86_ldl_phys(cs, sm_state + <var>0x7ff4</var>),</td></tr>
<tr><th id="271">271</th><td>                    ~(CC_O | CC_S | CC_Z | CC_A | CC_P | CC_C | DF_MASK));</td></tr>
<tr><th id="272">272</th><td>    env-&gt;eip = x86_ldl_phys(cs, sm_state + <var>0x7ff0</var>);</td></tr>
<tr><th id="273">273</th><td>    env-&gt;regs[R_EDI] = x86_ldl_phys(cs, sm_state + <var>0x7fec</var>);</td></tr>
<tr><th id="274">274</th><td>    env-&gt;regs[R_ESI] = x86_ldl_phys(cs, sm_state + <var>0x7fe8</var>);</td></tr>
<tr><th id="275">275</th><td>    env-&gt;regs[R_EBP] = x86_ldl_phys(cs, sm_state + <var>0x7fe4</var>);</td></tr>
<tr><th id="276">276</th><td>    env-&gt;regs[R_ESP] = x86_ldl_phys(cs, sm_state + <var>0x7fe0</var>);</td></tr>
<tr><th id="277">277</th><td>    env-&gt;regs[R_EBX] = x86_ldl_phys(cs, sm_state + <var>0x7fdc</var>);</td></tr>
<tr><th id="278">278</th><td>    env-&gt;regs[R_EDX] = x86_ldl_phys(cs, sm_state + <var>0x7fd8</var>);</td></tr>
<tr><th id="279">279</th><td>    env-&gt;regs[R_ECX] = x86_ldl_phys(cs, sm_state + <var>0x7fd4</var>);</td></tr>
<tr><th id="280">280</th><td>    env-&gt;regs[R_EAX] = x86_ldl_phys(cs, sm_state + <var>0x7fd0</var>);</td></tr>
<tr><th id="281">281</th><td>    env-&gt;dr[<var>6</var>] = x86_ldl_phys(cs, sm_state + <var>0x7fcc</var>);</td></tr>
<tr><th id="282">282</th><td>    env-&gt;dr[<var>7</var>] = x86_ldl_phys(cs, sm_state + <var>0x7fc8</var>);</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td>    env-&gt;tr.selector = x86_ldl_phys(cs, sm_state + <var>0x7fc4</var>) &amp; <var>0xffff</var>;</td></tr>
<tr><th id="285">285</th><td>    env-&gt;tr.base = x86_ldl_phys(cs, sm_state + <var>0x7f64</var>);</td></tr>
<tr><th id="286">286</th><td>    env-&gt;tr.limit = x86_ldl_phys(cs, sm_state + <var>0x7f60</var>);</td></tr>
<tr><th id="287">287</th><td>    env-&gt;tr.flags = (x86_ldl_phys(cs, sm_state + <var>0x7f5c</var>) &amp; <var>0xf0ff</var>) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>    env-&gt;ldt.selector = x86_ldl_phys(cs, sm_state + <var>0x7fc0</var>) &amp; <var>0xffff</var>;</td></tr>
<tr><th id="290">290</th><td>    env-&gt;ldt.base = x86_ldl_phys(cs, sm_state + <var>0x7f80</var>);</td></tr>
<tr><th id="291">291</th><td>    env-&gt;ldt.limit = x86_ldl_phys(cs, sm_state + <var>0x7f7c</var>);</td></tr>
<tr><th id="292">292</th><td>    env-&gt;ldt.flags = (x86_ldl_phys(cs, sm_state + <var>0x7f78</var>) &amp; <var>0xf0ff</var>) &lt;&lt; <var>8</var>;</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>    env-&gt;gdt.base = x86_ldl_phys(cs, sm_state + <var>0x7f74</var>);</td></tr>
<tr><th id="295">295</th><td>    env-&gt;gdt.limit = x86_ldl_phys(cs, sm_state + <var>0x7f70</var>);</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    env-&gt;idt.base = x86_ldl_phys(cs, sm_state + <var>0x7f58</var>);</td></tr>
<tr><th id="298">298</th><td>    env-&gt;idt.limit = x86_ldl_phys(cs, sm_state + <var>0x7f54</var>);</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>    <b>for</b> (i = <var>0</var>; i &lt; <var>6</var>; i++) {</td></tr>
<tr><th id="301">301</th><td>        <b>if</b> (i &lt; <var>3</var>) {</td></tr>
<tr><th id="302">302</th><td>            offset = <var>0x7f84</var> + i * <var>12</var>;</td></tr>
<tr><th id="303">303</th><td>        } <b>else</b> {</td></tr>
<tr><th id="304">304</th><td>            offset = <var>0x7f2c</var> + (i - <var>3</var>) * <var>12</var>;</td></tr>
<tr><th id="305">305</th><td>        }</td></tr>
<tr><th id="306">306</th><td>        cpu_x86_load_seg_cache(env, i,</td></tr>
<tr><th id="307">307</th><td>                               x86_ldl_phys(cs,</td></tr>
<tr><th id="308">308</th><td>                                        sm_state + <var>0x7fa8</var> + i * <var>4</var>) &amp; <var>0xffff</var>,</td></tr>
<tr><th id="309">309</th><td>                               x86_ldl_phys(cs, sm_state + offset + <var>8</var>),</td></tr>
<tr><th id="310">310</th><td>                               x86_ldl_phys(cs, sm_state + offset + <var>4</var>),</td></tr>
<tr><th id="311">311</th><td>                               (x86_ldl_phys(cs,</td></tr>
<tr><th id="312">312</th><td>                                         sm_state + offset) &amp; <var>0xf0ff</var>) &lt;&lt; <var>8</var>);</td></tr>
<tr><th id="313">313</th><td>    }</td></tr>
<tr><th id="314">314</th><td>    cpu_x86_update_cr4(env, x86_ldl_phys(cs, sm_state + <var>0x7f14</var>));</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>    val = x86_ldl_phys(cs, sm_state + <var>0x7efc</var>); <i>/* revision ID */</i></td></tr>
<tr><th id="317">317</th><td>    <b>if</b> (val &amp; <var>0x20000</var>) {</td></tr>
<tr><th id="318">318</th><td>        env-&gt;smbase = x86_ldl_phys(cs, sm_state + <var>0x7ef8</var>);</td></tr>
<tr><th id="319">319</th><td>    }</td></tr>
<tr><th id="320">320</th><td><u>#<span data-ppcond="213">endif</span></u></td></tr>
<tr><th id="321">321</th><td>    <b>if</b> ((<a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::hflags2" title='CPUX86State::hflags2' data-ref="CPUX86State::hflags2">hflags2</a> &amp; <a class="macro" href="cpu.h.html#204" title="(1 &lt;&lt; 4)" data-ref="_M/HF2_SMM_INSIDE_NMI_MASK">HF2_SMM_INSIDE_NMI_MASK</a>) == <var>0</var>) {</td></tr>
<tr><th id="322">322</th><td>        <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::hflags2" title='CPUX86State::hflags2' data-ref="CPUX86State::hflags2">hflags2</a> &amp;= ~<a class="macro" href="cpu.h.html#202" title="(1 &lt;&lt; 2)" data-ref="_M/HF2_NMI_MASK">HF2_NMI_MASK</a>;</td></tr>
<tr><th id="323">323</th><td>    }</td></tr>
<tr><th id="324">324</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::hflags2" title='CPUX86State::hflags2' data-ref="CPUX86State::hflags2">hflags2</a> &amp;= ~<a class="macro" href="cpu.h.html#204" title="(1 &lt;&lt; 4)" data-ref="_M/HF2_SMM_INSIDE_NMI_MASK">HF2_SMM_INSIDE_NMI_MASK</a>;</td></tr>
<tr><th id="325">325</th><td>    <a class="local col8 ref" href="#8env" title='env' data-ref="8env">env</a>-&gt;<a class="ref" href="cpu.h.html#CPUX86State::hflags" title='CPUX86State::hflags' data-ref="CPUX86State::hflags">hflags</a> &amp;= ~<a class="macro" href="cpu.h.html#182" title="(1 &lt;&lt; 19)" data-ref="_M/HF_SMM_MASK">HF_SMM_MASK</a>;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>    <a class="macro" href="../../include/qemu/log.h.html#91" title="do { if (__builtin_expect(!!(qemu_loglevel_mask((1 &lt;&lt; 4))), 0)) { qemu_log(&quot;SMM: after RSM\n&quot;); } } while (0)" data-ref="_M/qemu_log_mask">qemu_log_mask</a>(<a class="macro" href="../../include/qemu/log.h.html#34" title="(1 &lt;&lt; 4)" data-ref="_M/CPU_LOG_INT">CPU_LOG_INT</a>, <q>"SMM: after RSM\n"</q>);</td></tr>
<tr><th id="328">328</th><td>    <a class="ref" href="../../include/exec/log.h.html#log_cpu_state_mask" title='log_cpu_state_mask' data-ref="log_cpu_state_mask">log_cpu_state_mask</a>(<a class="macro" href="../../include/qemu/log.h.html#34" title="(1 &lt;&lt; 4)" data-ref="_M/CPU_LOG_INT">CPU_LOG_INT</a>, <a class="macro" href="../../include/qom/cpu.h.html#59" title="((CPUState *)(cpu))" data-ref="_M/CPU">CPU</a>(<a class="local col9 ref" href="#9cpu" title='cpu' data-ref="9cpu">cpu</a>), <a class="enum" href="../../include/qom/cpu.h.html#CPUDumpFlags::CPU_DUMP_CCOP" title='CPUDumpFlags::CPU_DUMP_CCOP' data-ref="CPUDumpFlags::CPU_DUMP_CCOP">CPU_DUMP_CCOP</a>);</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><u>#<span data-ppcond="28">endif</span> /* !CONFIG_USER_ONLY */</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
