

================================================================
== Vitis HLS Report for 'adder_3by3'
================================================================
* Date:           Thu Apr 10 17:56:16 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        cicada_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|  4.019 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.250 ns|  6.250 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read = read i90 @_ssdm_op_Read.ap_auto.i90, i90 %p_read1"   --->   Operation 3 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_V = trunc i90 %p_read"   --->   Operation 4 'trunc' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i10 %tmp_V" [src/et_3by3.cpp:10]   --->   Operation 5 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i90.i32.i32, i90 %p_read, i32 10, i32 19"   --->   Operation 6 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i10 %tmp_s"   --->   Operation 7 'zext' 'zext_ln870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_671 = partselect i10 @_ssdm_op_PartSelect.i10.i90.i32.i32, i90 %p_read, i32 20, i32 29"   --->   Operation 8 'partselect' 'tmp_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln870_1 = zext i10 %tmp_671"   --->   Operation 9 'zext' 'zext_ln870_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_672 = partselect i10 @_ssdm_op_PartSelect.i10.i90.i32.i32, i90 %p_read, i32 30, i32 39"   --->   Operation 10 'partselect' 'tmp_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln870_2 = zext i10 %tmp_672"   --->   Operation 11 'zext' 'zext_ln870_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_673 = partselect i10 @_ssdm_op_PartSelect.i10.i90.i32.i32, i90 %p_read, i32 40, i32 49"   --->   Operation 12 'partselect' 'tmp_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln870_3 = zext i10 %tmp_673"   --->   Operation 13 'zext' 'zext_ln870_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_674 = partselect i10 @_ssdm_op_PartSelect.i10.i90.i32.i32, i90 %p_read, i32 50, i32 59"   --->   Operation 14 'partselect' 'tmp_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln870_4 = zext i10 %tmp_674"   --->   Operation 15 'zext' 'zext_ln870_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_675 = partselect i10 @_ssdm_op_PartSelect.i10.i90.i32.i32, i90 %p_read, i32 60, i32 69"   --->   Operation 16 'partselect' 'tmp_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln870_5 = zext i10 %tmp_675"   --->   Operation 17 'zext' 'zext_ln870_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_676 = partselect i10 @_ssdm_op_PartSelect.i10.i90.i32.i32, i90 %p_read, i32 70, i32 79"   --->   Operation 18 'partselect' 'tmp_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln870_6 = zext i10 %tmp_676"   --->   Operation 19 'zext' 'zext_ln870_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_677 = partselect i10 @_ssdm_op_PartSelect.i10.i90.i32.i32, i90 %p_read, i32 80, i32 89"   --->   Operation 20 'partselect' 'tmp_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln870_7 = zext i10 %tmp_677"   --->   Operation 21 'zext' 'zext_ln870_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.34ns)   --->   "%add_ln870 = add i11 %zext_ln870, i11 %zext_ln10"   --->   Operation 22 'add' 'add_ln870' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln870_8 = zext i11 %add_ln870"   --->   Operation 23 'zext' 'zext_ln870_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.34ns)   --->   "%add_ln870_1 = add i11 %zext_ln870_1, i11 %zext_ln870_2"   --->   Operation 24 'add' 'add_ln870_1' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln870_9 = zext i11 %add_ln870_1"   --->   Operation 25 'zext' 'zext_ln870_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.33ns)   --->   "%add_ln870_2 = add i12 %zext_ln870_9, i12 %zext_ln870_8"   --->   Operation 26 'add' 'add_ln870_2' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.34ns)   --->   "%add_ln870_3 = add i11 %zext_ln870_3, i11 %zext_ln870_4"   --->   Operation 27 'add' 'add_ln870_3' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln870_11 = zext i11 %add_ln870_3"   --->   Operation 28 'zext' 'zext_ln870_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.34ns)   --->   "%add_ln870_4 = add i11 %zext_ln870_6, i11 %zext_ln870_7"   --->   Operation 29 'add' 'add_ln870_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln870_12 = zext i11 %add_ln870_4"   --->   Operation 30 'zext' 'zext_ln870_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.33ns)   --->   "%add_ln870_5 = add i12 %zext_ln870_12, i12 %zext_ln870_5"   --->   Operation 31 'add' 'add_ln870_5' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln870_13 = zext i12 %add_ln870_5"   --->   Operation 32 'zext' 'zext_ln870_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.33ns)   --->   "%add_ln870_6 = add i13 %zext_ln870_13, i13 %zext_ln870_11"   --->   Operation 33 'add' 'add_ln870_6' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.34ns)   --->   "%add_ln217_1510 = add i10 %tmp_s, i10 %tmp_V"   --->   Operation 34 'add' 'add_ln217_1510' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.34ns)   --->   "%add_ln217_1511 = add i10 %tmp_671, i10 %tmp_672"   --->   Operation 35 'add' 'add_ln217_1511' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln217_1513 = add i10 %tmp_673, i10 %tmp_674"   --->   Operation 36 'add' 'add_ln217_1513' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln217_1514 = add i10 %tmp_676, i10 %tmp_677"   --->   Operation 37 'add' 'add_ln217_1514' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln217_1515 = add i10 %add_ln217_1514, i10 %tmp_675"   --->   Operation 38 'add' 'add_ln217_1515' <Predicate = true> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln217_1516 = add i10 %add_ln217_1515, i10 %add_ln217_1513"   --->   Operation 39 'add' 'add_ln217_1516' <Predicate = true> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 2.71>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [src/et_3by3.cpp:10]   --->   Operation 40 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln870_10 = zext i12 %add_ln870_2"   --->   Operation 41 'zext' 'zext_ln870_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln870_14 = zext i13 %add_ln870_6"   --->   Operation 42 'zext' 'zext_ln870_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.32ns)   --->   "%tmp_V_3 = add i14 %zext_ln870_14, i14 %zext_ln870_10"   --->   Operation 43 'add' 'tmp_V_3' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i14.i32.i32, i14 %tmp_V_3, i32 10, i32 13"   --->   Operation 44 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.87ns)   --->   "%icmp_ln1065 = icmp_ne  i4 %tmp, i4 0"   --->   Operation 45 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln217_1512 = add i10 %add_ln217_1511, i10 %add_ln217_1510"   --->   Operation 46 'add' 'add_ln217_1512' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln217 = add i10 %add_ln217_1516, i10 %add_ln217_1512"   --->   Operation 47 'add' 'add_ln217' <Predicate = true> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.51ns)   --->   "%select_ln217 = select i1 %icmp_ln1065, i10 1023, i10 %add_ln217"   --->   Operation 48 'select' 'select_ln217' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln23 = ret i10 %select_ln217" [src/et_3by3.cpp:23]   --->   Operation 49 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.25ns, clock uncertainty: 1.69ns.

 <State 1>: 4.02ns
The critical path consists of the following:
	wire read operation ('p_read') on port 'p_read1' [3]  (0 ns)
	'add' operation ('add_ln870_4') [30]  (1.35 ns)
	'add' operation ('add_ln870_5') [32]  (1.34 ns)
	'add' operation ('add_ln870_6') [34]  (1.33 ns)

 <State 2>: 2.72ns
The critical path consists of the following:
	'add' operation ('tmp.V') [36]  (1.33 ns)
	'icmp' operation ('icmp_ln1065') [38]  (0.874 ns)
	'select' operation ('this.V') [47]  (0.517 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
