module TB_SISO;

    //inputs
    reg din;
    
    reg clk ;
    
    reg rst;
    
    //outputs
    wire dout;
    
    
    //Instantiate the Device under test (DUT)
    siso dut (
        .din(din),
        .dout(dout),
        .clk(clk),
        .rst(rst)
        );
        
    initial begin
        //initialize inputs
        din = 0;
        clk =0;
        rst =1;
        #10 rst =0;
    end
   
        always  #2 clk =~clk;
        always #4 din=~din;
        initial $monitor("clk=%b,din=%b,dout=%b",clk,din,dout);
        initial #100 $finish;
        
    
    
 endmodule