Timing Analyzer report for hello_world
Thu Mar 14 00:10:13 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Slow 1100mV 85C Model Metastability Summary
 14. Slow 1100mV 0C Model Fmax Summary
 15. Slow 1100mV 0C Model Setup Summary
 16. Slow 1100mV 0C Model Hold Summary
 17. Slow 1100mV 0C Model Recovery Summary
 18. Slow 1100mV 0C Model Removal Summary
 19. Slow 1100mV 0C Model Minimum Pulse Width Summary
 20. Slow 1100mV 0C Model Metastability Summary
 21. Fast 1100mV 85C Model Setup Summary
 22. Fast 1100mV 85C Model Hold Summary
 23. Fast 1100mV 85C Model Recovery Summary
 24. Fast 1100mV 85C Model Removal Summary
 25. Fast 1100mV 85C Model Minimum Pulse Width Summary
 26. Fast 1100mV 85C Model Metastability Summary
 27. Fast 1100mV 0C Model Setup Summary
 28. Fast 1100mV 0C Model Hold Summary
 29. Fast 1100mV 0C Model Recovery Summary
 30. Fast 1100mV 0C Model Removal Summary
 31. Fast 1100mV 0C Model Minimum Pulse Width Summary
 32. Fast 1100mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1100mv 0c Model)
 37. Signal Integrity Metrics (Slow 1100mv 85c Model)
 38. Signal Integrity Metrics (Fast 1100mv 0c Model)
 39. Signal Integrity Metrics (Fast 1100mv 85c Model)
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. Unconstrained Input Ports
 49. Unconstrained Output Ports
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; hello_world                                         ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CSEMA5F31C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.36        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  45.9%      ;
;     Processor 3            ;  45.2%      ;
;     Processor 4            ;  45.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                              ; Status ; Read at                  ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; hw_dev_tutorial.sdc                                                                                                        ; OK     ; Thu Mar 14 00:09:58 2024 ;
; c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc    ; OK     ; Thu Mar 14 00:09:58 2024 ;
; c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc ; OK     ; Thu Mar 14 00:09:58 2024 ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; sopc_clk            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK_50 }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 18.73 MHz ; 18.73 MHz       ; altera_reserved_tck ;      ;
; 56.67 MHz ; 56.67 MHz       ; sopc_clk            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1100mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 2.355  ; 0.000         ;
; altera_reserved_tck ; 23.300 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.116 ; 0.000         ;
; sopc_clk            ; 0.124 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 10.434 ; 0.000         ;
; altera_reserved_tck ; 48.329 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.295 ; 0.000         ;
; altera_reserved_tck ; 0.889 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sopc_clk            ; 8.883  ; 0.000              ;
; altera_reserved_tck ; 48.854 ; 0.000              ;
+---------------------+--------+--------------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 18.931 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 18.83 MHz ; 18.83 MHz       ; altera_reserved_tck ;      ;
; 55.27 MHz ; 55.27 MHz       ; sopc_clk            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1100mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 1.906  ; 0.000         ;
; altera_reserved_tck ; 23.440 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.076 ; 0.000         ;
; altera_reserved_tck ; 0.110 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 10.665 ; 0.000         ;
; altera_reserved_tck ; 48.443 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.219 ; 0.000         ;
; altera_reserved_tck ; 0.812 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sopc_clk            ; 8.911  ; 0.000             ;
; altera_reserved_tck ; 48.838 ; 0.000             ;
+---------------------+--------+-------------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 18.972 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------+
; Fast 1100mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 9.998  ; 0.000         ;
; altera_reserved_tck ; 25.357 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.021 ; 0.000         ;
; sopc_clk            ; 0.065 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 14.276 ; 0.000         ;
; altera_reserved_tck ; 49.352 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.197 ; 0.000         ;
; altera_reserved_tck ; 0.443 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sopc_clk            ; 8.496  ; 0.000              ;
; altera_reserved_tck ; 48.764 ; 0.000              ;
+---------------------+--------+--------------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 19.300 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------+
; Fast 1100mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 10.561 ; 0.000         ;
; altera_reserved_tck ; 25.535 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.005 ; 0.000         ;
; sopc_clk            ; 0.033 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 14.660 ; 0.000         ;
; altera_reserved_tck ; 49.520 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.130 ; 0.000         ;
; altera_reserved_tck ; 0.387 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sopc_clk            ; 8.450  ; 0.000             ;
; altera_reserved_tck ; 48.749 ; 0.000             ;
+---------------------+--------+-------------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 19.364 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 1.906  ; 0.005 ; 10.434   ; 0.130   ; 8.450               ;
;  altera_reserved_tck ; 23.300 ; 0.005 ; 48.329   ; 0.387   ; 48.749              ;
;  sopc_clk            ; 1.906  ; 0.033 ; 10.434   ; 0.130   ; 8.450               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sopc_clk            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; iCLK_50             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-07 V                   ; 3.11 V              ; -0.0675 V           ; 0.176 V                              ; 0.182 V                              ; 5.82e-10 s                  ; 2.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-07 V                  ; 3.11 V             ; -0.0675 V          ; 0.176 V                             ; 0.182 V                             ; 5.82e-10 s                 ; 2.68e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.39e-05 V                   ; 3.12 V              ; -0.0432 V           ; 0.292 V                              ; 0.097 V                              ; 6.42e-10 s                  ; 3.87e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.39e-05 V                  ; 3.12 V             ; -0.0432 V          ; 0.292 V                             ; 0.097 V                             ; 6.42e-10 s                 ; 3.87e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.35e-06 V                   ; 3.69 V              ; -0.125 V            ; 0.384 V                              ; 0.202 V                              ; 4.63e-10 s                  ; 2.66e-10 s                  ; No                         ; Yes                        ; 3.63 V                      ; 6.35e-06 V                  ; 3.69 V             ; -0.125 V           ; 0.384 V                             ; 0.202 V                             ; 4.63e-10 s                 ; 2.66e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000312 V                   ; 3.68 V              ; -0.0512 V           ; 0.226 V                              ; 0.205 V                              ; 5.93e-10 s                  ; 2.92e-10 s                  ; No                         ; Yes                        ; 3.63 V                      ; 0.000312 V                  ; 3.68 V             ; -0.0512 V          ; 0.226 V                             ; 0.205 V                             ; 5.93e-10 s                 ; 2.92e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1905         ; 2          ; 63       ; 3        ;
; sopc_clk            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; sopc_clk            ; false path   ; false path ; 0        ; 0        ;
; sopc_clk            ; sopc_clk            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1905         ; 2          ; 63       ; 3        ;
; sopc_clk            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; sopc_clk            ; false path   ; false path ; 0        ; 0        ;
; sopc_clk            ; sopc_clk            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 103      ; 0        ; 2        ; 0        ;
; sopc_clk            ; sopc_clk            ; 4425     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 103      ; 0        ; 2        ; 0        ;
; sopc_clk            ; sopc_clk            ; 4425     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 53    ; 53   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained ;
; iCLK_50             ; sopc_clk            ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iCLK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; DRAM_DQ[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CS_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_RAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_WE_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iCLK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; DRAM_DQ[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CS_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_RAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_WE_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Mar 14 00:09:55 2024
Info: Command: quartus_sta hello_world -c hello_world
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 16 assignments for entity "pll1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll1 -sip pll1.sip -library lib_pll1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll1 -sip pll1.sip -library lib_pll1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll1 -sip pll1.sip -library lib_pll1 was ignored
Warning (20013): Ignored 317 assignments for entity "pll1_0002" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'hw_dev_tutorial.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 2.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.355               0.000 sopc_clk 
    Info (332119):    23.300               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.116               0.000 altera_reserved_tck 
    Info (332119):     0.124               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 10.434
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.434               0.000 sopc_clk 
    Info (332119):    48.329               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.295               0.000 sopc_clk 
    Info (332119):     0.889               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 8.883
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.883               0.000 sopc_clk 
    Info (332119):    48.854               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 18.931 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.355
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.355 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|CORDIC:cordicmulti_0|z[7][27]
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][27]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.479      7.479  R        clock network delay
    Info (332115):      7.479      0.000     uTco  first_nios2_system:inst|CORDIC:cordicmulti_0|z[7][27]
    Info (332115):      7.479      0.000 FF  CELL  inst|cordicmulti_0|z[7][27]|q
    Info (332115):      8.178      0.699 FF    IC  inst|cordicmulti_0|Add48~105|datac
    Info (332115):      8.863      0.685 FR  CELL  inst|cordicmulti_0|Add48~105|cout
    Info (332115):      8.863      0.000 RR    IC  inst|cordicmulti_0|Add48~101|cin
    Info (332115):      8.908      0.045 RR  CELL  inst|cordicmulti_0|Add48~101|cout
    Info (332115):      8.908      0.000 RR    IC  inst|cordicmulti_0|Add48~97|cin
    Info (332115):      8.908      0.000 RR  CELL  inst|cordicmulti_0|Add48~97|cout
    Info (332115):      8.908      0.000 RR    IC  inst|cordicmulti_0|Add48~93|cin
    Info (332115):      8.953      0.045 RR  CELL  inst|cordicmulti_0|Add48~93|cout
    Info (332115):      8.953      0.000 RR    IC  inst|cordicmulti_0|Add48~89|cin
    Info (332115):      8.953      0.000 RR  CELL  inst|cordicmulti_0|Add48~89|cout
    Info (332115):      8.953      0.000 RR    IC  inst|cordicmulti_0|Add48~85|cin
    Info (332115):      8.998      0.045 RR  CELL  inst|cordicmulti_0|Add48~85|cout
    Info (332115):      8.998      0.000 RR    IC  inst|cordicmulti_0|Add48~81|cin
    Info (332115):      8.998      0.000 RR  CELL  inst|cordicmulti_0|Add48~81|cout
    Info (332115):      8.998      0.000 RR    IC  inst|cordicmulti_0|Add48~77|cin
    Info (332115):      9.041      0.043 RR  CELL  inst|cordicmulti_0|Add48~77|cout
    Info (332115):      9.041      0.000 RR    IC  inst|cordicmulti_0|Add48~73|cin
    Info (332115):      9.041      0.000 RR  CELL  inst|cordicmulti_0|Add48~73|cout
    Info (332115):      9.041      0.000 RR    IC  inst|cordicmulti_0|Add48~69|cin
    Info (332115):      9.139      0.098 RR  CELL  inst|cordicmulti_0|Add48~69|cout
    Info (332115):      9.139      0.000 RR    IC  inst|cordicmulti_0|Add48~65|cin
    Info (332115):      9.139      0.000 RR  CELL  inst|cordicmulti_0|Add48~65|cout
    Info (332115):      9.139      0.000 RR    IC  inst|cordicmulti_0|Add48~61|cin
    Info (332115):      9.184      0.045 RR  CELL  inst|cordicmulti_0|Add48~61|cout
    Info (332115):      9.184      0.000 RR    IC  inst|cordicmulti_0|Add48~57|cin
    Info (332115):      9.184      0.000 RR  CELL  inst|cordicmulti_0|Add48~57|cout
    Info (332115):      9.184      0.000 RR    IC  inst|cordicmulti_0|Add48~53|cin
    Info (332115):      9.229      0.045 RR  CELL  inst|cordicmulti_0|Add48~53|cout
    Info (332115):      9.229      0.000 RR    IC  inst|cordicmulti_0|Add48~49|cin
    Info (332115):      9.229      0.000 RR  CELL  inst|cordicmulti_0|Add48~49|cout
    Info (332115):      9.229      0.000 RR    IC  inst|cordicmulti_0|Add48~45|cin
    Info (332115):      9.274      0.045 RR  CELL  inst|cordicmulti_0|Add48~45|cout
    Info (332115):      9.274      0.000 RR    IC  inst|cordicmulti_0|Add48~41|cin
    Info (332115):      9.274      0.000 RR  CELL  inst|cordicmulti_0|Add48~41|cout
    Info (332115):      9.274      0.000 RR    IC  inst|cordicmulti_0|Add48~37|cin
    Info (332115):      9.331      0.057 RR  CELL  inst|cordicmulti_0|Add48~37|cout
    Info (332115):      9.331      0.000 RR    IC  inst|cordicmulti_0|Add48~33|cin
    Info (332115):      9.331      0.000 RR  CELL  inst|cordicmulti_0|Add48~33|cout
    Info (332115):      9.331      0.000 RR    IC  inst|cordicmulti_0|Add48~29|cin
    Info (332115):      9.421      0.090 RR  CELL  inst|cordicmulti_0|Add48~29|cout
    Info (332115):      9.421      0.000 RR    IC  inst|cordicmulti_0|Add48~25|cin
    Info (332115):      9.421      0.000 RR  CELL  inst|cordicmulti_0|Add48~25|cout
    Info (332115):      9.421      0.000 RR    IC  inst|cordicmulti_0|Add48~21|cin
    Info (332115):      9.466      0.045 RR  CELL  inst|cordicmulti_0|Add48~21|cout
    Info (332115):      9.466      0.000 RR    IC  inst|cordicmulti_0|Add48~17|cin
    Info (332115):      9.466      0.000 RR  CELL  inst|cordicmulti_0|Add48~17|cout
    Info (332115):      9.466      0.000 RR    IC  inst|cordicmulti_0|Add48~13|cin
    Info (332115):      9.511      0.045 RR  CELL  inst|cordicmulti_0|Add48~13|cout
    Info (332115):      9.511      0.000 RR    IC  inst|cordicmulti_0|Add48~9|cin
    Info (332115):      9.511      0.000 RR  CELL  inst|cordicmulti_0|Add48~9|cout
    Info (332115):      9.511      0.000 RR    IC  inst|cordicmulti_0|Add48~5|cin
    Info (332115):      9.556      0.045 RR  CELL  inst|cordicmulti_0|Add48~5|cout
    Info (332115):      9.556      0.000 RR    IC  inst|cordicmulti_0|Add48~1|cin
    Info (332115):      9.709      0.153 RF  CELL  inst|cordicmulti_0|Add48~1|sumout
    Info (332115):     10.742      1.033 FF    IC  inst|cordicmulti_0|Add54~101|datac
    Info (332115):     11.487      0.745 FR  CELL  inst|cordicmulti_0|Add54~101|cout
    Info (332115):     11.487      0.000 RR    IC  inst|cordicmulti_0|Add54~97|cin
    Info (332115):     11.532      0.045 RR  CELL  inst|cordicmulti_0|Add54~97|cout
    Info (332115):     11.532      0.000 RR    IC  inst|cordicmulti_0|Add54~93|cin
    Info (332115):     11.532      0.000 RR  CELL  inst|cordicmulti_0|Add54~93|cout
    Info (332115):     11.532      0.000 RR    IC  inst|cordicmulti_0|Add54~89|cin
    Info (332115):     11.577      0.045 RR  CELL  inst|cordicmulti_0|Add54~89|cout
    Info (332115):     11.577      0.000 RR    IC  inst|cordicmulti_0|Add54~85|cin
    Info (332115):     11.577      0.000 RR  CELL  inst|cordicmulti_0|Add54~85|cout
    Info (332115):     11.577      0.000 RR    IC  inst|cordicmulti_0|Add54~81|cin
    Info (332115):     11.622      0.045 RR  CELL  inst|cordicmulti_0|Add54~81|cout
    Info (332115):     11.622      0.000 RR    IC  inst|cordicmulti_0|Add54~77|cin
    Info (332115):     11.622      0.000 RR  CELL  inst|cordicmulti_0|Add54~77|cout
    Info (332115):     11.622      0.000 RR    IC  inst|cordicmulti_0|Add54~73|cin
    Info (332115):     11.723      0.101 RR  CELL  inst|cordicmulti_0|Add54~73|cout
    Info (332115):     11.723      0.000 RR    IC  inst|cordicmulti_0|Add54~69|cin
    Info (332115):     11.723      0.000 RR  CELL  inst|cordicmulti_0|Add54~69|cout
    Info (332115):     11.723      0.000 RR    IC  inst|cordicmulti_0|Add54~65|cin
    Info (332115):     11.768      0.045 RR  CELL  inst|cordicmulti_0|Add54~65|cout
    Info (332115):     11.768      0.000 RR    IC  inst|cordicmulti_0|Add54~61|cin
    Info (332115):     11.768      0.000 RR  CELL  inst|cordicmulti_0|Add54~61|cout
    Info (332115):     11.768      0.000 RR    IC  inst|cordicmulti_0|Add54~57|cin
    Info (332115):     11.813      0.045 RR  CELL  inst|cordicmulti_0|Add54~57|cout
    Info (332115):     11.813      0.000 RR    IC  inst|cordicmulti_0|Add54~53|cin
    Info (332115):     11.813      0.000 RR  CELL  inst|cordicmulti_0|Add54~53|cout
    Info (332115):     11.813      0.000 RR    IC  inst|cordicmulti_0|Add54~49|cin
    Info (332115):     11.858      0.045 RR  CELL  inst|cordicmulti_0|Add54~49|cout
    Info (332115):     11.858      0.000 RR    IC  inst|cordicmulti_0|Add54~45|cin
    Info (332115):     11.858      0.000 RR  CELL  inst|cordicmulti_0|Add54~45|cout
    Info (332115):     11.858      0.000 RR    IC  inst|cordicmulti_0|Add54~41|cin
    Info (332115):     11.913      0.055 RR  CELL  inst|cordicmulti_0|Add54~41|cout
    Info (332115):     11.913      0.000 RR    IC  inst|cordicmulti_0|Add54~37|cin
    Info (332115):     11.913      0.000 RR  CELL  inst|cordicmulti_0|Add54~37|cout
    Info (332115):     11.913      0.000 RR    IC  inst|cordicmulti_0|Add54~33|cin
    Info (332115):     11.998      0.085 RR  CELL  inst|cordicmulti_0|Add54~33|cout
    Info (332115):     11.998      0.000 RR    IC  inst|cordicmulti_0|Add54~29|cin
    Info (332115):     11.998      0.000 RR  CELL  inst|cordicmulti_0|Add54~29|cout
    Info (332115):     11.998      0.000 RR    IC  inst|cordicmulti_0|Add54~25|cin
    Info (332115):     12.043      0.045 RR  CELL  inst|cordicmulti_0|Add54~25|cout
    Info (332115):     12.043      0.000 RR    IC  inst|cordicmulti_0|Add54~21|cin
    Info (332115):     12.043      0.000 RR  CELL  inst|cordicmulti_0|Add54~21|cout
    Info (332115):     12.043      0.000 RR    IC  inst|cordicmulti_0|Add54~17|cin
    Info (332115):     12.088      0.045 RR  CELL  inst|cordicmulti_0|Add54~17|cout
    Info (332115):     12.088      0.000 RR    IC  inst|cordicmulti_0|Add54~13|cin
    Info (332115):     12.088      0.000 RR  CELL  inst|cordicmulti_0|Add54~13|cout
    Info (332115):     12.088      0.000 RR    IC  inst|cordicmulti_0|Add54~9|cin
    Info (332115):     12.133      0.045 RR  CELL  inst|cordicmulti_0|Add54~9|cout
    Info (332115):     12.133      0.000 RR    IC  inst|cordicmulti_0|Add54~5|cin
    Info (332115):     12.133      0.000 RR  CELL  inst|cordicmulti_0|Add54~5|cout
    Info (332115):     12.133      0.000 RR    IC  inst|cordicmulti_0|Add54~1|cin
    Info (332115):     12.438      0.305 RF  CELL  inst|cordicmulti_0|Add54~1|sumout
    Info (332115):     13.627      1.189 FF    IC  inst|cordicmulti_0|Add58~114|datab
    Info (332115):     14.509      0.882 FR  CELL  inst|cordicmulti_0|Add58~114|cout
    Info (332115):     14.509      0.000 RR    IC  inst|cordicmulti_0|Add58~69|cin
    Info (332115):     14.509      0.000 RR  CELL  inst|cordicmulti_0|Add58~69|cout
    Info (332115):     14.509      0.000 RR    IC  inst|cordicmulti_0|Add58~61|cin
    Info (332115):     14.554      0.045 RR  CELL  inst|cordicmulti_0|Add58~61|cout
    Info (332115):     14.554      0.000 RR    IC  inst|cordicmulti_0|Add58~53|cin
    Info (332115):     14.554      0.000 RR  CELL  inst|cordicmulti_0|Add58~53|cout
    Info (332115):     14.554      0.000 RR    IC  inst|cordicmulti_0|Add58~45|cin
    Info (332115):     14.599      0.045 RR  CELL  inst|cordicmulti_0|Add58~45|cout
    Info (332115):     14.599      0.000 RR    IC  inst|cordicmulti_0|Add58~41|cin
    Info (332115):     14.599      0.000 RR  CELL  inst|cordicmulti_0|Add58~41|cout
    Info (332115):     14.599      0.000 RR    IC  inst|cordicmulti_0|Add58~37|cin
    Info (332115):     14.644      0.045 RR  CELL  inst|cordicmulti_0|Add58~37|cout
    Info (332115):     14.644      0.000 RR    IC  inst|cordicmulti_0|Add58~33|cin
    Info (332115):     14.644      0.000 RR  CELL  inst|cordicmulti_0|Add58~33|cout
    Info (332115):     14.644      0.000 RR    IC  inst|cordicmulti_0|Add58~5|cin
    Info (332115):     14.687      0.043 RR  CELL  inst|cordicmulti_0|Add58~5|cout
    Info (332115):     14.687      0.000 RR    IC  inst|cordicmulti_0|Add58~9|cin
    Info (332115):     14.687      0.000 RR  CELL  inst|cordicmulti_0|Add58~9|cout
    Info (332115):     14.687      0.000 RR    IC  inst|cordicmulti_0|Add58~17|cin
    Info (332115):     14.785      0.098 RR  CELL  inst|cordicmulti_0|Add58~17|cout
    Info (332115):     14.785      0.000 RR    IC  inst|cordicmulti_0|Add58~13|cin
    Info (332115):     14.785      0.000 RR  CELL  inst|cordicmulti_0|Add58~13|cout
    Info (332115):     14.785      0.000 RR    IC  inst|cordicmulti_0|Add58~97|cin
    Info (332115):     14.830      0.045 RR  CELL  inst|cordicmulti_0|Add58~97|cout
    Info (332115):     14.830      0.000 RR    IC  inst|cordicmulti_0|Add58~101|cin
    Info (332115):     14.830      0.000 RR  CELL  inst|cordicmulti_0|Add58~101|cout
    Info (332115):     14.830      0.000 RR    IC  inst|cordicmulti_0|Add58~81|cin
    Info (332115):     14.875      0.045 RR  CELL  inst|cordicmulti_0|Add58~81|cout
    Info (332115):     14.875      0.000 RR    IC  inst|cordicmulti_0|Add58~85|cin
    Info (332115):     14.875      0.000 RR  CELL  inst|cordicmulti_0|Add58~85|cout
    Info (332115):     14.875      0.000 RR    IC  inst|cordicmulti_0|Add58~93|cin
    Info (332115):     14.920      0.045 RR  CELL  inst|cordicmulti_0|Add58~93|cout
    Info (332115):     14.920      0.000 RR    IC  inst|cordicmulti_0|Add58~89|cin
    Info (332115):     14.920      0.000 RR  CELL  inst|cordicmulti_0|Add58~89|cout
    Info (332115):     14.920      0.000 RR    IC  inst|cordicmulti_0|Add58~105|cin
    Info (332115):     14.977      0.057 RR  CELL  inst|cordicmulti_0|Add58~105|cout
    Info (332115):     14.977      0.000 RR    IC  inst|cordicmulti_0|Add58~109|cin
    Info (332115):     14.977      0.000 RR  CELL  inst|cordicmulti_0|Add58~109|cout
    Info (332115):     14.977      0.000 RR    IC  inst|cordicmulti_0|Add58~77|cin
    Info (332115):     15.067      0.090 RR  CELL  inst|cordicmulti_0|Add58~77|cout
    Info (332115):     15.067      0.000 RR    IC  inst|cordicmulti_0|Add58~73|cin
    Info (332115):     15.067      0.000 RR  CELL  inst|cordicmulti_0|Add58~73|cout
    Info (332115):     15.067      0.000 RR    IC  inst|cordicmulti_0|Add58~65|cin
    Info (332115):     15.112      0.045 RR  CELL  inst|cordicmulti_0|Add58~65|cout
    Info (332115):     15.112      0.000 RR    IC  inst|cordicmulti_0|Add58~57|cin
    Info (332115):     15.112      0.000 RR  CELL  inst|cordicmulti_0|Add58~57|cout
    Info (332115):     15.112      0.000 RR    IC  inst|cordicmulti_0|Add58~49|cin
    Info (332115):     15.157      0.045 RR  CELL  inst|cordicmulti_0|Add58~49|cout
    Info (332115):     15.157      0.000 RR    IC  inst|cordicmulti_0|Add58~29|cin
    Info (332115):     15.157      0.000 RR  CELL  inst|cordicmulti_0|Add58~29|cout
    Info (332115):     15.157      0.000 RR    IC  inst|cordicmulti_0|Add58~25|cin
    Info (332115):     15.202      0.045 RR  CELL  inst|cordicmulti_0|Add58~25|cout
    Info (332115):     15.202      0.000 RR    IC  inst|cordicmulti_0|Add58~21|cin
    Info (332115):     15.202      0.000 RR  CELL  inst|cordicmulti_0|Add58~21|cout
    Info (332115):     15.202      0.000 RR    IC  inst|cordicmulti_0|Add58~1|cin
    Info (332115):     15.506      0.304 RF  CELL  inst|cordicmulti_0|Add58~1|sumout
    Info (332115):     16.289      0.783 FF    IC  inst|cordicmulti_0|Add62~29|datab
    Info (332115):     17.184      0.895 FR  CELL  inst|cordicmulti_0|Add62~29|cout
    Info (332115):     17.184      0.000 RR    IC  inst|cordicmulti_0|Add62~13|cin
    Info (332115):     17.184      0.000 RR  CELL  inst|cordicmulti_0|Add62~13|cout
    Info (332115):     17.184      0.000 RR    IC  inst|cordicmulti_0|Add62~9|cin
    Info (332115):     17.274      0.090 RR  CELL  inst|cordicmulti_0|Add62~9|cout
    Info (332115):     17.274      0.000 RR    IC  inst|cordicmulti_0|Add62~5|cin
    Info (332115):     17.274      0.000 RR  CELL  inst|cordicmulti_0|Add62~5|cout
    Info (332115):     17.274      0.000 RR    IC  inst|cordicmulti_0|Add62~17|cin
    Info (332115):     17.319      0.045 RR  CELL  inst|cordicmulti_0|Add62~17|cout
    Info (332115):     17.319      0.000 RR    IC  inst|cordicmulti_0|Add62~25|cin
    Info (332115):     17.319      0.000 RR  CELL  inst|cordicmulti_0|Add62~25|cout
    Info (332115):     17.319      0.000 RR    IC  inst|cordicmulti_0|Add62~21|cin
    Info (332115):     17.364      0.045 RR  CELL  inst|cordicmulti_0|Add62~21|cout
    Info (332115):     17.364      0.000 RR    IC  inst|cordicmulti_0|Add62~65|cin
    Info (332115):     17.364      0.000 RR  CELL  inst|cordicmulti_0|Add62~65|cout
    Info (332115):     17.364      0.000 RR    IC  inst|cordicmulti_0|Add62~61|cin
    Info (332115):     17.409      0.045 RR  CELL  inst|cordicmulti_0|Add62~61|cout
    Info (332115):     17.409      0.000 RR    IC  inst|cordicmulti_0|Add62~57|cin
    Info (332115):     17.409      0.000 RR  CELL  inst|cordicmulti_0|Add62~57|cout
    Info (332115):     17.409      0.000 RR    IC  inst|cordicmulti_0|Add62~1|cin
    Info (332115):     17.713      0.304 RF  CELL  inst|cordicmulti_0|Add62~1|sumout
    Info (332115):     18.663      0.950 FF    IC  inst|cordicmulti_0|Add70~89|datac
    Info (332115):     19.348      0.685 FR  CELL  inst|cordicmulti_0|Add70~89|cout
    Info (332115):     19.348      0.000 RR    IC  inst|cordicmulti_0|Add70~105|cin
    Info (332115):     19.405      0.057 RR  CELL  inst|cordicmulti_0|Add70~105|cout
    Info (332115):     19.405      0.000 RR    IC  inst|cordicmulti_0|Add70~109|cin
    Info (332115):     19.405      0.000 RR  CELL  inst|cordicmulti_0|Add70~109|cout
    Info (332115):     19.405      0.000 RR    IC  inst|cordicmulti_0|Add70~77|cin
    Info (332115):     19.752      0.347 RF  CELL  inst|cordicmulti_0|Add70~77|sumout
    Info (332115):     20.525      0.773 FF    IC  inst|cordicmulti_0|Add74~82|datac
    Info (332115):     21.176      0.651 FF  CELL  inst|cordicmulti_0|Add74~82|cout
    Info (332115):     21.176      0.000 FF    IC  inst|cordicmulti_0|Add74~78|cin
    Info (332115):     21.215      0.039 FF  CELL  inst|cordicmulti_0|Add74~78|cout
    Info (332115):     21.215      0.000 FF    IC  inst|cordicmulti_0|Add74~74|cin
    Info (332115):     21.215      0.000 FF  CELL  inst|cordicmulti_0|Add74~74|cout
    Info (332115):     21.215      0.000 FF    IC  inst|cordicmulti_0|Add74~70|cin
    Info (332115):     21.324      0.109 FF  CELL  inst|cordicmulti_0|Add74~70|cout
    Info (332115):     21.324      0.000 FF    IC  inst|cordicmulti_0|Add74~66|cin
    Info (332115):     21.324      0.000 FF  CELL  inst|cordicmulti_0|Add74~66|cout
    Info (332115):     21.324      0.000 FF    IC  inst|cordicmulti_0|Add74~62|cin
    Info (332115):     21.366      0.042 FF  CELL  inst|cordicmulti_0|Add74~62|cout
    Info (332115):     21.366      0.000 FF    IC  inst|cordicmulti_0|Add74~45|cin
    Info (332115):     21.366      0.000 FF  CELL  inst|cordicmulti_0|Add74~45|cout
    Info (332115):     21.366      0.000 FF    IC  inst|cordicmulti_0|Add74~41|cin
    Info (332115):     21.676      0.310 FF  CELL  inst|cordicmulti_0|Add74~41|sumout
    Info (332115):     22.484      0.808 FF    IC  inst|cordicmulti_0|Add80~49|dataf
    Info (332115):     23.492      1.008 FR  CELL  inst|cordicmulti_0|Add80~49|cout
    Info (332115):     23.492      0.000 RR    IC  inst|cordicmulti_0|Add80~45|cin
    Info (332115):     23.492      0.000 RR  CELL  inst|cordicmulti_0|Add80~45|cout
    Info (332115):     23.492      0.000 RR    IC  inst|cordicmulti_0|Add80~41|cin
    Info (332115):     23.537      0.045 RR  CELL  inst|cordicmulti_0|Add80~41|cout
    Info (332115):     23.537      0.000 RR    IC  inst|cordicmulti_0|Add80~37|cin
    Info (332115):     23.537      0.000 RR  CELL  inst|cordicmulti_0|Add80~37|cout
    Info (332115):     23.537      0.000 RR    IC  inst|cordicmulti_0|Add80~33|cin
    Info (332115):     23.582      0.045 RR  CELL  inst|cordicmulti_0|Add80~33|cout
    Info (332115):     23.582      0.000 RR    IC  inst|cordicmulti_0|Add80~29|cin
    Info (332115):     23.582      0.000 RR  CELL  inst|cordicmulti_0|Add80~29|cout
    Info (332115):     23.582      0.000 RR    IC  inst|cordicmulti_0|Add80~1|cin
    Info (332115):     23.625      0.043 RR  CELL  inst|cordicmulti_0|Add80~1|cout
    Info (332115):     23.625      0.000 RR    IC  inst|cordicmulti_0|Add80~5|cin
    Info (332115):     23.625      0.000 RR  CELL  inst|cordicmulti_0|Add80~5|cout
    Info (332115):     23.625      0.000 RR    IC  inst|cordicmulti_0|Add80~13|cin
    Info (332115):     23.723      0.098 RR  CELL  inst|cordicmulti_0|Add80~13|cout
    Info (332115):     23.723      0.000 RR    IC  inst|cordicmulti_0|Add80~9|cin
    Info (332115):     23.723      0.000 RR  CELL  inst|cordicmulti_0|Add80~9|cout
    Info (332115):     23.723      0.000 RR    IC  inst|cordicmulti_0|Add80~93|cin
    Info (332115):     23.768      0.045 RR  CELL  inst|cordicmulti_0|Add80~93|cout
    Info (332115):     23.768      0.000 RR    IC  inst|cordicmulti_0|Add80~97|cin
    Info (332115):     23.768      0.000 RR  CELL  inst|cordicmulti_0|Add80~97|cout
    Info (332115):     23.768      0.000 RR    IC  inst|cordicmulti_0|Add80~77|cin
    Info (332115):     23.813      0.045 RR  CELL  inst|cordicmulti_0|Add80~77|cout
    Info (332115):     23.813      0.000 RR    IC  inst|cordicmulti_0|Add80~81|cin
    Info (332115):     23.813      0.000 RR  CELL  inst|cordicmulti_0|Add80~81|cout
    Info (332115):     23.813      0.000 RR    IC  inst|cordicmulti_0|Add80~89|cin
    Info (332115):     23.858      0.045 RR  CELL  inst|cordicmulti_0|Add80~89|cout
    Info (332115):     23.858      0.000 RR    IC  inst|cordicmulti_0|Add80~85|cin
    Info (332115):     23.858      0.000 RR  CELL  inst|cordicmulti_0|Add80~85|cout
    Info (332115):     23.858      0.000 RR    IC  inst|cordicmulti_0|Add80~101|cin
    Info (332115):     23.915      0.057 RR  CELL  inst|cordicmulti_0|Add80~101|cout
    Info (332115):     23.915      0.000 RR    IC  inst|cordicmulti_0|Add80~105|cin
    Info (332115):     23.915      0.000 RR  CELL  inst|cordicmulti_0|Add80~105|cout
    Info (332115):     23.915      0.000 RR    IC  inst|cordicmulti_0|Add80~73|cin
    Info (332115):     24.005      0.090 RR  CELL  inst|cordicmulti_0|Add80~73|cout
    Info (332115):     24.005      0.000 RR    IC  inst|cordicmulti_0|Add80~57|cin
    Info (332115):     24.005      0.000 RR  CELL  inst|cordicmulti_0|Add80~57|cout
    Info (332115):     24.005      0.000 RR    IC  inst|cordicmulti_0|Add80~61|cin
    Info (332115):     24.050      0.045 RR  CELL  inst|cordicmulti_0|Add80~61|cout
    Info (332115):     24.050      0.000 RR    IC  inst|cordicmulti_0|Add80~69|cin
    Info (332115):     24.050      0.000 RR  CELL  inst|cordicmulti_0|Add80~69|cout
    Info (332115):     24.050      0.000 RR    IC  inst|cordicmulti_0|Add80~65|cin
    Info (332115):     24.095      0.045 RR  CELL  inst|cordicmulti_0|Add80~65|cout
    Info (332115):     24.095      0.000 RR    IC  inst|cordicmulti_0|Add80~25|cin
    Info (332115):     24.095      0.000 RR  CELL  inst|cordicmulti_0|Add80~25|cout
    Info (332115):     24.095      0.000 RR    IC  inst|cordicmulti_0|Add80~21|cin
    Info (332115):     24.140      0.045 RR  CELL  inst|cordicmulti_0|Add80~21|cout
    Info (332115):     24.140      0.000 RR    IC  inst|cordicmulti_0|Add80~17|cin
    Info (332115):     24.140      0.000 RR  CELL  inst|cordicmulti_0|Add80~17|cout
    Info (332115):     24.140      0.000 RR    IC  inst|cordicmulti_0|Add80~109|cin
    Info (332115):     24.441      0.301 RF  CELL  inst|cordicmulti_0|Add80~109|sumout
    Info (332115):     24.441      0.000 FF    IC  inst|cordicmulti_0|x[14][27]|d
    Info (332115):     24.658      0.217 FF  CELL  first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][27]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.271      6.271  R        clock network delay
    Info (332115):     27.113      0.842           clock pessimism removed
    Info (332115):     27.013     -0.100           clock uncertainty
    Info (332115):     27.013      0.000     uTsu  first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][27]
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.658
    Info (332115): Data Required Time :    27.013
    Info (332115): Slack              :     2.355 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 23.300 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     52.470      2.470  F        clock network delay
    Info (332115):     52.470      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     53.363      0.893 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     53.363      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     56.390      3.027 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     56.390      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    56.390
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    23.300 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.116
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.116 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[6]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.217      2.217  R        clock network delay
    Info (332115):      2.217      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[6]
    Info (332115):      2.217      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[6]|q
    Info (332115):      2.413      0.196 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|dataf
    Info (332115):      2.458      0.045 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|combout
    Info (332115):      2.458      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]|d
    Info (332115):      2.515      0.057 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.553      2.553  R        clock network delay
    Info (332115):      2.399     -0.154           clock pessimism removed
    Info (332115):      2.399      0.000           clock uncertainty
    Info (332115):      2.399      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.515
    Info (332115): Data Required Time :     2.399
    Info (332115): Slack              :     0.116 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.124
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.124 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.244      6.244  R        clock network delay
    Info (332115):      6.244      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115):      6.244      0.000 RR  CELL  inst|sdram|m_state.001000000~DUPLICATE|q
    Info (332115):      7.028      0.784 RR    IC  inst|sdram|m_addr[1]|sload
    Info (332115):      7.565      0.537 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.619      8.619  R        clock network delay
    Info (332115):      7.441     -1.178           clock pessimism removed
    Info (332115):      7.441      0.000           clock uncertainty
    Info (332115):      7.441      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.565
    Info (332115): Data Required Time :     7.441
    Info (332115): Slack              :     0.124 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.434
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 10.434 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.520      7.520  R        clock network delay
    Info (332115):      7.520      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      7.520      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      8.973      1.453 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|datae
    Info (332115):      9.157      0.184 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):     13.472      4.315 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|inclk
    Info (332115):     13.740      0.268 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|outclk
    Info (332115):     15.575      1.835 FF    IC  inst|fx_0|multd|fp_multiplier_altfp_mult_tmo_component|man_product2_mult|auto_generated|Mult0~mac|aclr[1]
    Info (332115):     16.807      1.232 FR  CELL  first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.499      6.499  R        clock network delay
    Info (332115):     27.341      0.842           clock pessimism removed
    Info (332115):     27.241     -0.100           clock uncertainty
    Info (332115):     27.241      0.000     uTsu  first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.807
    Info (332115): Data Required Time :    27.241
    Info (332115): Slack              :    10.434 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.329
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.329 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.564      2.564  R        clock network delay
    Info (332115):      2.564      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.564      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      3.579      1.015 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      4.047      0.468 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.643      2.643  F        clock network delay
    Info (332115):     52.686      0.043           clock pessimism removed
    Info (332115):     52.376     -0.310           clock uncertainty
    Info (332115):     52.376      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.047
    Info (332115): Data Required Time :    52.376
    Info (332115): Slack              :    48.329 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.295
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.295 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.265      6.265  R        clock network delay
    Info (332115):      6.265      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      6.265      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      7.627      1.362 RR    IC  inst|sdram|za_data[1]|clrn
    Info (332115):      7.917      0.290 RF  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.464      8.464  R        clock network delay
    Info (332115):      7.622     -0.842           clock pessimism removed
    Info (332115):      7.622      0.000           clock uncertainty
    Info (332115):      7.622      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.917
    Info (332115): Data Required Time :     7.622
    Info (332115): Slack              :     0.295 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.889
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.889 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.235      2.235  R        clock network delay
    Info (332115):      2.235      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.235      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      3.015      0.780 RR    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE|clrn
    Info (332115):      3.446      0.431 RF  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.600      2.600  R        clock network delay
    Info (332115):      2.557     -0.043           clock pessimism removed
    Info (332115):      2.557      0.000           clock uncertainty
    Info (332115):      2.557      0.000      uTh  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.446
    Info (332115): Data Required Time :     2.557
    Info (332115): Slack              :     0.889 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 1.906
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.906               0.000 sopc_clk 
    Info (332119):    23.440               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.076               0.000 sopc_clk 
    Info (332119):     0.110               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 10.665
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.665               0.000 sopc_clk 
    Info (332119):    48.443               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.219               0.000 sopc_clk 
    Info (332119):     0.812               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 8.911
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.911               0.000 sopc_clk 
    Info (332119):    48.838               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 18.972 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.906
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.906 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|CORDIC:cordicmulti_0|z[7][27]
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][27]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.438      7.438  R        clock network delay
    Info (332115):      7.438      0.000     uTco  first_nios2_system:inst|CORDIC:cordicmulti_0|z[7][27]
    Info (332115):      7.438      0.000 FF  CELL  inst|cordicmulti_0|z[7][27]|q
    Info (332115):      8.089      0.651 FF    IC  inst|cordicmulti_0|Add48~105|datac
    Info (332115):      8.836      0.747 FR  CELL  inst|cordicmulti_0|Add48~105|cout
    Info (332115):      8.836      0.000 RR    IC  inst|cordicmulti_0|Add48~101|cin
    Info (332115):      8.883      0.047 RR  CELL  inst|cordicmulti_0|Add48~101|cout
    Info (332115):      8.883      0.000 RR    IC  inst|cordicmulti_0|Add48~97|cin
    Info (332115):      8.883      0.000 RR  CELL  inst|cordicmulti_0|Add48~97|cout
    Info (332115):      8.883      0.000 RR    IC  inst|cordicmulti_0|Add48~93|cin
    Info (332115):      8.930      0.047 RR  CELL  inst|cordicmulti_0|Add48~93|cout
    Info (332115):      8.930      0.000 RR    IC  inst|cordicmulti_0|Add48~89|cin
    Info (332115):      8.930      0.000 RR  CELL  inst|cordicmulti_0|Add48~89|cout
    Info (332115):      8.930      0.000 RR    IC  inst|cordicmulti_0|Add48~85|cin
    Info (332115):      8.977      0.047 RR  CELL  inst|cordicmulti_0|Add48~85|cout
    Info (332115):      8.977      0.000 RR    IC  inst|cordicmulti_0|Add48~81|cin
    Info (332115):      8.977      0.000 RR  CELL  inst|cordicmulti_0|Add48~81|cout
    Info (332115):      8.977      0.000 RR    IC  inst|cordicmulti_0|Add48~77|cin
    Info (332115):      9.022      0.045 RR  CELL  inst|cordicmulti_0|Add48~77|cout
    Info (332115):      9.022      0.000 RR    IC  inst|cordicmulti_0|Add48~73|cin
    Info (332115):      9.022      0.000 RR  CELL  inst|cordicmulti_0|Add48~73|cout
    Info (332115):      9.022      0.000 RR    IC  inst|cordicmulti_0|Add48~69|cin
    Info (332115):      9.123      0.101 RR  CELL  inst|cordicmulti_0|Add48~69|cout
    Info (332115):      9.123      0.000 RR    IC  inst|cordicmulti_0|Add48~65|cin
    Info (332115):      9.123      0.000 RR  CELL  inst|cordicmulti_0|Add48~65|cout
    Info (332115):      9.123      0.000 RR    IC  inst|cordicmulti_0|Add48~61|cin
    Info (332115):      9.170      0.047 RR  CELL  inst|cordicmulti_0|Add48~61|cout
    Info (332115):      9.170      0.000 RR    IC  inst|cordicmulti_0|Add48~57|cin
    Info (332115):      9.170      0.000 RR  CELL  inst|cordicmulti_0|Add48~57|cout
    Info (332115):      9.170      0.000 RR    IC  inst|cordicmulti_0|Add48~53|cin
    Info (332115):      9.217      0.047 RR  CELL  inst|cordicmulti_0|Add48~53|cout
    Info (332115):      9.217      0.000 RR    IC  inst|cordicmulti_0|Add48~49|cin
    Info (332115):      9.217      0.000 RR  CELL  inst|cordicmulti_0|Add48~49|cout
    Info (332115):      9.217      0.000 RR    IC  inst|cordicmulti_0|Add48~45|cin
    Info (332115):      9.264      0.047 RR  CELL  inst|cordicmulti_0|Add48~45|cout
    Info (332115):      9.264      0.000 RR    IC  inst|cordicmulti_0|Add48~41|cin
    Info (332115):      9.264      0.000 RR  CELL  inst|cordicmulti_0|Add48~41|cout
    Info (332115):      9.264      0.000 RR    IC  inst|cordicmulti_0|Add48~37|cin
    Info (332115):      9.324      0.060 RR  CELL  inst|cordicmulti_0|Add48~37|cout
    Info (332115):      9.324      0.000 RR    IC  inst|cordicmulti_0|Add48~33|cin
    Info (332115):      9.324      0.000 RR  CELL  inst|cordicmulti_0|Add48~33|cout
    Info (332115):      9.324      0.000 RR    IC  inst|cordicmulti_0|Add48~29|cin
    Info (332115):      9.417      0.093 RR  CELL  inst|cordicmulti_0|Add48~29|cout
    Info (332115):      9.417      0.000 RR    IC  inst|cordicmulti_0|Add48~25|cin
    Info (332115):      9.417      0.000 RR  CELL  inst|cordicmulti_0|Add48~25|cout
    Info (332115):      9.417      0.000 RR    IC  inst|cordicmulti_0|Add48~21|cin
    Info (332115):      9.464      0.047 RR  CELL  inst|cordicmulti_0|Add48~21|cout
    Info (332115):      9.464      0.000 RR    IC  inst|cordicmulti_0|Add48~17|cin
    Info (332115):      9.464      0.000 RR  CELL  inst|cordicmulti_0|Add48~17|cout
    Info (332115):      9.464      0.000 RR    IC  inst|cordicmulti_0|Add48~13|cin
    Info (332115):      9.511      0.047 RR  CELL  inst|cordicmulti_0|Add48~13|cout
    Info (332115):      9.511      0.000 RR    IC  inst|cordicmulti_0|Add48~9|cin
    Info (332115):      9.511      0.000 RR  CELL  inst|cordicmulti_0|Add48~9|cout
    Info (332115):      9.511      0.000 RR    IC  inst|cordicmulti_0|Add48~5|cin
    Info (332115):      9.558      0.047 RR  CELL  inst|cordicmulti_0|Add48~5|cout
    Info (332115):      9.558      0.000 RR    IC  inst|cordicmulti_0|Add48~1|cin
    Info (332115):      9.711      0.153 RF  CELL  inst|cordicmulti_0|Add48~1|sumout
    Info (332115):     10.696      0.985 FF    IC  inst|cordicmulti_0|Add54~101|datac
    Info (332115):     11.508      0.812 FR  CELL  inst|cordicmulti_0|Add54~101|cout
    Info (332115):     11.508      0.000 RR    IC  inst|cordicmulti_0|Add54~97|cin
    Info (332115):     11.555      0.047 RR  CELL  inst|cordicmulti_0|Add54~97|cout
    Info (332115):     11.555      0.000 RR    IC  inst|cordicmulti_0|Add54~93|cin
    Info (332115):     11.555      0.000 RR  CELL  inst|cordicmulti_0|Add54~93|cout
    Info (332115):     11.555      0.000 RR    IC  inst|cordicmulti_0|Add54~89|cin
    Info (332115):     11.602      0.047 RR  CELL  inst|cordicmulti_0|Add54~89|cout
    Info (332115):     11.602      0.000 RR    IC  inst|cordicmulti_0|Add54~85|cin
    Info (332115):     11.602      0.000 RR  CELL  inst|cordicmulti_0|Add54~85|cout
    Info (332115):     11.602      0.000 RR    IC  inst|cordicmulti_0|Add54~81|cin
    Info (332115):     11.649      0.047 RR  CELL  inst|cordicmulti_0|Add54~81|cout
    Info (332115):     11.649      0.000 RR    IC  inst|cordicmulti_0|Add54~77|cin
    Info (332115):     11.649      0.000 RR  CELL  inst|cordicmulti_0|Add54~77|cout
    Info (332115):     11.649      0.000 RR    IC  inst|cordicmulti_0|Add54~73|cin
    Info (332115):     11.753      0.104 RR  CELL  inst|cordicmulti_0|Add54~73|cout
    Info (332115):     11.753      0.000 RR    IC  inst|cordicmulti_0|Add54~69|cin
    Info (332115):     11.753      0.000 RR  CELL  inst|cordicmulti_0|Add54~69|cout
    Info (332115):     11.753      0.000 RR    IC  inst|cordicmulti_0|Add54~65|cin
    Info (332115):     11.800      0.047 RR  CELL  inst|cordicmulti_0|Add54~65|cout
    Info (332115):     11.800      0.000 RR    IC  inst|cordicmulti_0|Add54~61|cin
    Info (332115):     11.800      0.000 RR  CELL  inst|cordicmulti_0|Add54~61|cout
    Info (332115):     11.800      0.000 RR    IC  inst|cordicmulti_0|Add54~57|cin
    Info (332115):     11.847      0.047 RR  CELL  inst|cordicmulti_0|Add54~57|cout
    Info (332115):     11.847      0.000 RR    IC  inst|cordicmulti_0|Add54~53|cin
    Info (332115):     11.847      0.000 RR  CELL  inst|cordicmulti_0|Add54~53|cout
    Info (332115):     11.847      0.000 RR    IC  inst|cordicmulti_0|Add54~49|cin
    Info (332115):     11.894      0.047 RR  CELL  inst|cordicmulti_0|Add54~49|cout
    Info (332115):     11.894      0.000 RR    IC  inst|cordicmulti_0|Add54~45|cin
    Info (332115):     11.894      0.000 RR  CELL  inst|cordicmulti_0|Add54~45|cout
    Info (332115):     11.894      0.000 RR    IC  inst|cordicmulti_0|Add54~41|cin
    Info (332115):     11.952      0.058 RR  CELL  inst|cordicmulti_0|Add54~41|cout
    Info (332115):     11.952      0.000 RR    IC  inst|cordicmulti_0|Add54~37|cin
    Info (332115):     11.952      0.000 RR  CELL  inst|cordicmulti_0|Add54~37|cout
    Info (332115):     11.952      0.000 RR    IC  inst|cordicmulti_0|Add54~33|cin
    Info (332115):     12.040      0.088 RR  CELL  inst|cordicmulti_0|Add54~33|cout
    Info (332115):     12.040      0.000 RR    IC  inst|cordicmulti_0|Add54~29|cin
    Info (332115):     12.040      0.000 RR  CELL  inst|cordicmulti_0|Add54~29|cout
    Info (332115):     12.040      0.000 RR    IC  inst|cordicmulti_0|Add54~25|cin
    Info (332115):     12.087      0.047 RR  CELL  inst|cordicmulti_0|Add54~25|cout
    Info (332115):     12.087      0.000 RR    IC  inst|cordicmulti_0|Add54~21|cin
    Info (332115):     12.087      0.000 RR  CELL  inst|cordicmulti_0|Add54~21|cout
    Info (332115):     12.087      0.000 RR    IC  inst|cordicmulti_0|Add54~17|cin
    Info (332115):     12.134      0.047 RR  CELL  inst|cordicmulti_0|Add54~17|cout
    Info (332115):     12.134      0.000 RR    IC  inst|cordicmulti_0|Add54~13|cin
    Info (332115):     12.134      0.000 RR  CELL  inst|cordicmulti_0|Add54~13|cout
    Info (332115):     12.134      0.000 RR    IC  inst|cordicmulti_0|Add54~9|cin
    Info (332115):     12.181      0.047 RR  CELL  inst|cordicmulti_0|Add54~9|cout
    Info (332115):     12.181      0.000 RR    IC  inst|cordicmulti_0|Add54~5|cin
    Info (332115):     12.181      0.000 RR  CELL  inst|cordicmulti_0|Add54~5|cout
    Info (332115):     12.181      0.000 RR    IC  inst|cordicmulti_0|Add54~1|cin
    Info (332115):     12.521      0.340 RF  CELL  inst|cordicmulti_0|Add54~1|sumout
    Info (332115):     13.628      1.107 FF    IC  inst|cordicmulti_0|Add58~114|datab
    Info (332115):     14.587      0.959 FR  CELL  inst|cordicmulti_0|Add58~114|cout
    Info (332115):     14.587      0.000 RR    IC  inst|cordicmulti_0|Add58~69|cin
    Info (332115):     14.587      0.000 RR  CELL  inst|cordicmulti_0|Add58~69|cout
    Info (332115):     14.587      0.000 RR    IC  inst|cordicmulti_0|Add58~61|cin
    Info (332115):     14.634      0.047 RR  CELL  inst|cordicmulti_0|Add58~61|cout
    Info (332115):     14.634      0.000 RR    IC  inst|cordicmulti_0|Add58~53|cin
    Info (332115):     14.634      0.000 RR  CELL  inst|cordicmulti_0|Add58~53|cout
    Info (332115):     14.634      0.000 RR    IC  inst|cordicmulti_0|Add58~45|cin
    Info (332115):     14.681      0.047 RR  CELL  inst|cordicmulti_0|Add58~45|cout
    Info (332115):     14.681      0.000 RR    IC  inst|cordicmulti_0|Add58~41|cin
    Info (332115):     14.681      0.000 RR  CELL  inst|cordicmulti_0|Add58~41|cout
    Info (332115):     14.681      0.000 RR    IC  inst|cordicmulti_0|Add58~37|cin
    Info (332115):     14.728      0.047 RR  CELL  inst|cordicmulti_0|Add58~37|cout
    Info (332115):     14.728      0.000 RR    IC  inst|cordicmulti_0|Add58~33|cin
    Info (332115):     14.728      0.000 RR  CELL  inst|cordicmulti_0|Add58~33|cout
    Info (332115):     14.728      0.000 RR    IC  inst|cordicmulti_0|Add58~5|cin
    Info (332115):     14.773      0.045 RR  CELL  inst|cordicmulti_0|Add58~5|cout
    Info (332115):     14.773      0.000 RR    IC  inst|cordicmulti_0|Add58~9|cin
    Info (332115):     14.773      0.000 RR  CELL  inst|cordicmulti_0|Add58~9|cout
    Info (332115):     14.773      0.000 RR    IC  inst|cordicmulti_0|Add58~17|cin
    Info (332115):     14.874      0.101 RR  CELL  inst|cordicmulti_0|Add58~17|cout
    Info (332115):     14.874      0.000 RR    IC  inst|cordicmulti_0|Add58~13|cin
    Info (332115):     14.874      0.000 RR  CELL  inst|cordicmulti_0|Add58~13|cout
    Info (332115):     14.874      0.000 RR    IC  inst|cordicmulti_0|Add58~97|cin
    Info (332115):     14.921      0.047 RR  CELL  inst|cordicmulti_0|Add58~97|cout
    Info (332115):     14.921      0.000 RR    IC  inst|cordicmulti_0|Add58~101|cin
    Info (332115):     14.921      0.000 RR  CELL  inst|cordicmulti_0|Add58~101|cout
    Info (332115):     14.921      0.000 RR    IC  inst|cordicmulti_0|Add58~81|cin
    Info (332115):     14.968      0.047 RR  CELL  inst|cordicmulti_0|Add58~81|cout
    Info (332115):     14.968      0.000 RR    IC  inst|cordicmulti_0|Add58~85|cin
    Info (332115):     14.968      0.000 RR  CELL  inst|cordicmulti_0|Add58~85|cout
    Info (332115):     14.968      0.000 RR    IC  inst|cordicmulti_0|Add58~93|cin
    Info (332115):     15.015      0.047 RR  CELL  inst|cordicmulti_0|Add58~93|cout
    Info (332115):     15.015      0.000 RR    IC  inst|cordicmulti_0|Add58~89|cin
    Info (332115):     15.015      0.000 RR  CELL  inst|cordicmulti_0|Add58~89|cout
    Info (332115):     15.015      0.000 RR    IC  inst|cordicmulti_0|Add58~105|cin
    Info (332115):     15.075      0.060 RR  CELL  inst|cordicmulti_0|Add58~105|cout
    Info (332115):     15.075      0.000 RR    IC  inst|cordicmulti_0|Add58~109|cin
    Info (332115):     15.075      0.000 RR  CELL  inst|cordicmulti_0|Add58~109|cout
    Info (332115):     15.075      0.000 RR    IC  inst|cordicmulti_0|Add58~77|cin
    Info (332115):     15.168      0.093 RR  CELL  inst|cordicmulti_0|Add58~77|cout
    Info (332115):     15.168      0.000 RR    IC  inst|cordicmulti_0|Add58~73|cin
    Info (332115):     15.168      0.000 RR  CELL  inst|cordicmulti_0|Add58~73|cout
    Info (332115):     15.168      0.000 RR    IC  inst|cordicmulti_0|Add58~65|cin
    Info (332115):     15.215      0.047 RR  CELL  inst|cordicmulti_0|Add58~65|cout
    Info (332115):     15.215      0.000 RR    IC  inst|cordicmulti_0|Add58~57|cin
    Info (332115):     15.215      0.000 RR  CELL  inst|cordicmulti_0|Add58~57|cout
    Info (332115):     15.215      0.000 RR    IC  inst|cordicmulti_0|Add58~49|cin
    Info (332115):     15.262      0.047 RR  CELL  inst|cordicmulti_0|Add58~49|cout
    Info (332115):     15.262      0.000 RR    IC  inst|cordicmulti_0|Add58~29|cin
    Info (332115):     15.262      0.000 RR  CELL  inst|cordicmulti_0|Add58~29|cout
    Info (332115):     15.262      0.000 RR    IC  inst|cordicmulti_0|Add58~25|cin
    Info (332115):     15.309      0.047 RR  CELL  inst|cordicmulti_0|Add58~25|cout
    Info (332115):     15.309      0.000 RR    IC  inst|cordicmulti_0|Add58~21|cin
    Info (332115):     15.309      0.000 RR  CELL  inst|cordicmulti_0|Add58~21|cout
    Info (332115):     15.309      0.000 RR    IC  inst|cordicmulti_0|Add58~1|cin
    Info (332115):     15.647      0.338 RF  CELL  inst|cordicmulti_0|Add58~1|sumout
    Info (332115):     16.381      0.734 FF    IC  inst|cordicmulti_0|Add62~29|datab
    Info (332115):     17.353      0.972 FR  CELL  inst|cordicmulti_0|Add62~29|cout
    Info (332115):     17.353      0.000 RR    IC  inst|cordicmulti_0|Add62~13|cin
    Info (332115):     17.353      0.000 RR  CELL  inst|cordicmulti_0|Add62~13|cout
    Info (332115):     17.353      0.000 RR    IC  inst|cordicmulti_0|Add62~9|cin
    Info (332115):     17.446      0.093 RR  CELL  inst|cordicmulti_0|Add62~9|cout
    Info (332115):     17.446      0.000 RR    IC  inst|cordicmulti_0|Add62~5|cin
    Info (332115):     17.446      0.000 RR  CELL  inst|cordicmulti_0|Add62~5|cout
    Info (332115):     17.446      0.000 RR    IC  inst|cordicmulti_0|Add62~17|cin
    Info (332115):     17.493      0.047 RR  CELL  inst|cordicmulti_0|Add62~17|cout
    Info (332115):     17.493      0.000 RR    IC  inst|cordicmulti_0|Add62~25|cin
    Info (332115):     17.493      0.000 RR  CELL  inst|cordicmulti_0|Add62~25|cout
    Info (332115):     17.493      0.000 RR    IC  inst|cordicmulti_0|Add62~21|cin
    Info (332115):     17.540      0.047 RR  CELL  inst|cordicmulti_0|Add62~21|cout
    Info (332115):     17.540      0.000 RR    IC  inst|cordicmulti_0|Add62~65|cin
    Info (332115):     17.540      0.000 RR  CELL  inst|cordicmulti_0|Add62~65|cout
    Info (332115):     17.540      0.000 RR    IC  inst|cordicmulti_0|Add62~61|cin
    Info (332115):     17.587      0.047 RR  CELL  inst|cordicmulti_0|Add62~61|cout
    Info (332115):     17.587      0.000 RR    IC  inst|cordicmulti_0|Add62~57|cin
    Info (332115):     17.587      0.000 RR  CELL  inst|cordicmulti_0|Add62~57|cout
    Info (332115):     17.587      0.000 RR    IC  inst|cordicmulti_0|Add62~1|cin
    Info (332115):     17.925      0.338 RF  CELL  inst|cordicmulti_0|Add62~1|sumout
    Info (332115):     18.814      0.889 FF    IC  inst|cordicmulti_0|Add70~89|datac
    Info (332115):     19.561      0.747 FR  CELL  inst|cordicmulti_0|Add70~89|cout
    Info (332115):     19.561      0.000 RR    IC  inst|cordicmulti_0|Add70~105|cin
    Info (332115):     19.621      0.060 RR  CELL  inst|cordicmulti_0|Add70~105|cout
    Info (332115):     19.621      0.000 RR    IC  inst|cordicmulti_0|Add70~109|cin
    Info (332115):     19.621      0.000 RR  CELL  inst|cordicmulti_0|Add70~109|cout
    Info (332115):     19.621      0.000 RR    IC  inst|cordicmulti_0|Add70~77|cin
    Info (332115):     20.004      0.383 RF  CELL  inst|cordicmulti_0|Add70~77|sumout
    Info (332115):     20.719      0.715 FF    IC  inst|cordicmulti_0|Add74~82|datac
    Info (332115):     21.432      0.713 FF  CELL  inst|cordicmulti_0|Add74~82|cout
    Info (332115):     21.432      0.000 FF    IC  inst|cordicmulti_0|Add74~78|cin
    Info (332115):     21.476      0.044 FF  CELL  inst|cordicmulti_0|Add74~78|cout
    Info (332115):     21.476      0.000 FF    IC  inst|cordicmulti_0|Add74~74|cin
    Info (332115):     21.476      0.000 FF  CELL  inst|cordicmulti_0|Add74~74|cout
    Info (332115):     21.476      0.000 FF    IC  inst|cordicmulti_0|Add74~70|cin
    Info (332115):     21.581      0.105 FF  CELL  inst|cordicmulti_0|Add74~70|cout
    Info (332115):     21.581      0.000 FF    IC  inst|cordicmulti_0|Add74~66|cin
    Info (332115):     21.581      0.000 FF  CELL  inst|cordicmulti_0|Add74~66|cout
    Info (332115):     21.581      0.000 FF    IC  inst|cordicmulti_0|Add74~62|cin
    Info (332115):     21.627      0.046 FF  CELL  inst|cordicmulti_0|Add74~62|cout
    Info (332115):     21.627      0.000 FF    IC  inst|cordicmulti_0|Add74~45|cin
    Info (332115):     21.627      0.000 FF  CELL  inst|cordicmulti_0|Add74~45|cout
    Info (332115):     21.627      0.000 FF    IC  inst|cordicmulti_0|Add74~41|cin
    Info (332115):     21.972      0.345 FF  CELL  inst|cordicmulti_0|Add74~41|sumout
    Info (332115):     22.725      0.753 FF    IC  inst|cordicmulti_0|Add80~49|dataf
    Info (332115):     23.821      1.096 FR  CELL  inst|cordicmulti_0|Add80~49|cout
    Info (332115):     23.821      0.000 RR    IC  inst|cordicmulti_0|Add80~45|cin
    Info (332115):     23.821      0.000 RR  CELL  inst|cordicmulti_0|Add80~45|cout
    Info (332115):     23.821      0.000 RR    IC  inst|cordicmulti_0|Add80~41|cin
    Info (332115):     23.868      0.047 RR  CELL  inst|cordicmulti_0|Add80~41|cout
    Info (332115):     23.868      0.000 RR    IC  inst|cordicmulti_0|Add80~37|cin
    Info (332115):     23.868      0.000 RR  CELL  inst|cordicmulti_0|Add80~37|cout
    Info (332115):     23.868      0.000 RR    IC  inst|cordicmulti_0|Add80~33|cin
    Info (332115):     23.915      0.047 RR  CELL  inst|cordicmulti_0|Add80~33|cout
    Info (332115):     23.915      0.000 RR    IC  inst|cordicmulti_0|Add80~29|cin
    Info (332115):     23.915      0.000 RR  CELL  inst|cordicmulti_0|Add80~29|cout
    Info (332115):     23.915      0.000 RR    IC  inst|cordicmulti_0|Add80~1|cin
    Info (332115):     23.960      0.045 RR  CELL  inst|cordicmulti_0|Add80~1|cout
    Info (332115):     23.960      0.000 RR    IC  inst|cordicmulti_0|Add80~5|cin
    Info (332115):     23.960      0.000 RR  CELL  inst|cordicmulti_0|Add80~5|cout
    Info (332115):     23.960      0.000 RR    IC  inst|cordicmulti_0|Add80~13|cin
    Info (332115):     24.061      0.101 RR  CELL  inst|cordicmulti_0|Add80~13|cout
    Info (332115):     24.061      0.000 RR    IC  inst|cordicmulti_0|Add80~9|cin
    Info (332115):     24.061      0.000 RR  CELL  inst|cordicmulti_0|Add80~9|cout
    Info (332115):     24.061      0.000 RR    IC  inst|cordicmulti_0|Add80~93|cin
    Info (332115):     24.108      0.047 RR  CELL  inst|cordicmulti_0|Add80~93|cout
    Info (332115):     24.108      0.000 RR    IC  inst|cordicmulti_0|Add80~97|cin
    Info (332115):     24.108      0.000 RR  CELL  inst|cordicmulti_0|Add80~97|cout
    Info (332115):     24.108      0.000 RR    IC  inst|cordicmulti_0|Add80~77|cin
    Info (332115):     24.155      0.047 RR  CELL  inst|cordicmulti_0|Add80~77|cout
    Info (332115):     24.155      0.000 RR    IC  inst|cordicmulti_0|Add80~81|cin
    Info (332115):     24.155      0.000 RR  CELL  inst|cordicmulti_0|Add80~81|cout
    Info (332115):     24.155      0.000 RR    IC  inst|cordicmulti_0|Add80~89|cin
    Info (332115):     24.202      0.047 RR  CELL  inst|cordicmulti_0|Add80~89|cout
    Info (332115):     24.202      0.000 RR    IC  inst|cordicmulti_0|Add80~85|cin
    Info (332115):     24.202      0.000 RR  CELL  inst|cordicmulti_0|Add80~85|cout
    Info (332115):     24.202      0.000 RR    IC  inst|cordicmulti_0|Add80~101|cin
    Info (332115):     24.262      0.060 RR  CELL  inst|cordicmulti_0|Add80~101|cout
    Info (332115):     24.262      0.000 RR    IC  inst|cordicmulti_0|Add80~105|cin
    Info (332115):     24.262      0.000 RR  CELL  inst|cordicmulti_0|Add80~105|cout
    Info (332115):     24.262      0.000 RR    IC  inst|cordicmulti_0|Add80~73|cin
    Info (332115):     24.355      0.093 RR  CELL  inst|cordicmulti_0|Add80~73|cout
    Info (332115):     24.355      0.000 RR    IC  inst|cordicmulti_0|Add80~57|cin
    Info (332115):     24.355      0.000 RR  CELL  inst|cordicmulti_0|Add80~57|cout
    Info (332115):     24.355      0.000 RR    IC  inst|cordicmulti_0|Add80~61|cin
    Info (332115):     24.402      0.047 RR  CELL  inst|cordicmulti_0|Add80~61|cout
    Info (332115):     24.402      0.000 RR    IC  inst|cordicmulti_0|Add80~69|cin
    Info (332115):     24.402      0.000 RR  CELL  inst|cordicmulti_0|Add80~69|cout
    Info (332115):     24.402      0.000 RR    IC  inst|cordicmulti_0|Add80~65|cin
    Info (332115):     24.449      0.047 RR  CELL  inst|cordicmulti_0|Add80~65|cout
    Info (332115):     24.449      0.000 RR    IC  inst|cordicmulti_0|Add80~25|cin
    Info (332115):     24.449      0.000 RR  CELL  inst|cordicmulti_0|Add80~25|cout
    Info (332115):     24.449      0.000 RR    IC  inst|cordicmulti_0|Add80~21|cin
    Info (332115):     24.496      0.047 RR  CELL  inst|cordicmulti_0|Add80~21|cout
    Info (332115):     24.496      0.000 RR    IC  inst|cordicmulti_0|Add80~17|cin
    Info (332115):     24.496      0.000 RR  CELL  inst|cordicmulti_0|Add80~17|cout
    Info (332115):     24.496      0.000 RR    IC  inst|cordicmulti_0|Add80~109|cin
    Info (332115):     24.832      0.336 RF  CELL  inst|cordicmulti_0|Add80~109|sumout
    Info (332115):     24.832      0.000 FF    IC  inst|cordicmulti_0|x[14][27]|d
    Info (332115):     25.055      0.223 FF  CELL  first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][27]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.303      6.303  R        clock network delay
    Info (332115):     27.061      0.758           clock pessimism removed
    Info (332115):     26.961     -0.100           clock uncertainty
    Info (332115):     26.961      0.000     uTsu  first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][27]
    Info (332115): 
    Info (332115): Data Arrival Time  :    25.055
    Info (332115): Data Required Time :    26.961
    Info (332115): Slack              :     1.906 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 23.440 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     52.529      2.529  F        clock network delay
    Info (332115):     52.529      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     53.456      0.927 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     53.456      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     56.250      2.794 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     56.250      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    56.250
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    23.440 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.076
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.076 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.290      6.290  R        clock network delay
    Info (332115):      6.290      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115):      6.290      0.000 RR  CELL  inst|sdram|m_state.001000000~DUPLICATE|q
    Info (332115):      7.039      0.749 RR    IC  inst|sdram|m_addr[1]|sload
    Info (332115):      7.592      0.553 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.610      8.610  R        clock network delay
    Info (332115):      7.516     -1.094           clock pessimism removed
    Info (332115):      7.516      0.000           clock uncertainty
    Info (332115):      7.516      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.592
    Info (332115): Data Required Time :     7.516
    Info (332115): Slack              :     0.076 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.110
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.110 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[6]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.129      2.129  R        clock network delay
    Info (332115):      2.129      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[6]
    Info (332115):      2.129      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[6]|q
    Info (332115):      2.303      0.174 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|dataf
    Info (332115):      2.351      0.048 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|combout
    Info (332115):      2.351      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]|d
    Info (332115):      2.410      0.059 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.443      2.443  R        clock network delay
    Info (332115):      2.300     -0.143           clock pessimism removed
    Info (332115):      2.300      0.000           clock uncertainty
    Info (332115):      2.300      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.410
    Info (332115): Data Required Time :     2.300
    Info (332115): Slack              :     0.110 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 10.665
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 10.665 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_mult_cell:the_first_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.481      7.481  R        clock network delay
    Info (332115):      7.481      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      7.481      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      8.843      1.362 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|datae
    Info (332115):      9.035      0.192 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):     13.170      4.135 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|inclk
    Info (332115):     13.448      0.278 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|outclk
    Info (332115):     15.290      1.842 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_mult_cell|the_altmult_add_p1|auto_generated|altera_mult_add_rtl1|multiplier_block|Mult0~mac|aclr[1]
    Info (332115):     16.573      1.283 FR  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_mult_cell:the_first_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.580      6.580  R        clock network delay
    Info (332115):     27.338      0.758           clock pessimism removed
    Info (332115):     27.238     -0.100           clock uncertainty
    Info (332115):     27.238      0.000     uTsu  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_mult_cell:the_first_nios2_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_20u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.573
    Info (332115): Data Required Time :    27.238
    Info (332115): Slack              :    10.665 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.443
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.443 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.455      2.455  R        clock network delay
    Info (332115):      2.455      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.455      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      3.410      0.955 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      3.869      0.459 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.582      2.582  F        clock network delay
    Info (332115):     52.622      0.040           clock pessimism removed
    Info (332115):     52.312     -0.310           clock uncertainty
    Info (332115):     52.312      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.869
    Info (332115): Data Required Time :    52.312
    Info (332115): Slack              :    48.443 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.219
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.219 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.309      6.309  R        clock network delay
    Info (332115):      6.309      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      6.309      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      7.615      1.306 RR    IC  inst|sdram|za_data[1]|clrn
    Info (332115):      7.910      0.295 RF  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.449      8.449  R        clock network delay
    Info (332115):      7.691     -0.758           clock pessimism removed
    Info (332115):      7.691      0.000           clock uncertainty
    Info (332115):      7.691      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.910
    Info (332115): Data Required Time :     7.691
    Info (332115): Slack              :     0.219 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.812
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.812 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.143      2.143  R        clock network delay
    Info (332115):      2.143      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.143      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.861      0.718 RR    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE|clrn
    Info (332115):      3.282      0.421 RF  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.510      2.510  R        clock network delay
    Info (332115):      2.470     -0.040           clock pessimism removed
    Info (332115):      2.470      0.000           clock uncertainty
    Info (332115):      2.470      0.000      uTh  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.282
    Info (332115): Data Required Time :     2.470
    Info (332115): Slack              :     0.812 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 9.998
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.998               0.000 sopc_clk 
    Info (332119):    25.357               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.021
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.021               0.000 altera_reserved_tck 
    Info (332119):     0.065               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 14.276
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.276               0.000 sopc_clk 
    Info (332119):    49.352               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.197
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.197               0.000 sopc_clk 
    Info (332119):     0.443               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 8.496
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.496               0.000 sopc_clk 
    Info (332119):    48.764               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 19.300 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.998
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 9.998 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|CORDIC:cordicmulti_0|y[7][9]
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][26]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.060      4.060  R        clock network delay
    Info (332115):      4.060      0.000     uTco  first_nios2_system:inst|CORDIC:cordicmulti_0|y[7][9]
    Info (332115):      4.060      0.000 FF  CELL  inst|cordicmulti_0|y[7][9]|q
    Info (332115):      5.160      1.100 FF    IC  inst|cordicmulti_0|Add46~69|datac
    Info (332115):      5.468      0.308 FR  CELL  inst|cordicmulti_0|Add46~69|cout
    Info (332115):      5.468      0.000 RR    IC  inst|cordicmulti_0|Add46~61|cin
    Info (332115):      5.494      0.026 RR  CELL  inst|cordicmulti_0|Add46~61|cout
    Info (332115):      5.494      0.000 RR    IC  inst|cordicmulti_0|Add46~53|cin
    Info (332115):      5.494      0.000 RR  CELL  inst|cordicmulti_0|Add46~53|cout
    Info (332115):      5.494      0.000 RR    IC  inst|cordicmulti_0|Add46~45|cin
    Info (332115):      5.520      0.026 RR  CELL  inst|cordicmulti_0|Add46~45|cout
    Info (332115):      5.520      0.000 RR    IC  inst|cordicmulti_0|Add46~37|cin
    Info (332115):      5.520      0.000 RR  CELL  inst|cordicmulti_0|Add46~37|cout
    Info (332115):      5.520      0.000 RR    IC  inst|cordicmulti_0|Add46~17|cin
    Info (332115):      5.544      0.024 RR  CELL  inst|cordicmulti_0|Add46~17|cout
    Info (332115):      5.544      0.000 RR    IC  inst|cordicmulti_0|Add46~21|cin
    Info (332115):      5.544      0.000 RR  CELL  inst|cordicmulti_0|Add46~21|cout
    Info (332115):      5.544      0.000 RR    IC  inst|cordicmulti_0|Add46~29|cin
    Info (332115):      5.604      0.060 RR  CELL  inst|cordicmulti_0|Add46~29|cout
    Info (332115):      5.604      0.000 RR    IC  inst|cordicmulti_0|Add46~25|cin
    Info (332115):      5.604      0.000 RR  CELL  inst|cordicmulti_0|Add46~25|cout
    Info (332115):      5.604      0.000 RR    IC  inst|cordicmulti_0|Add46~105|cin
    Info (332115):      5.630      0.026 RR  CELL  inst|cordicmulti_0|Add46~105|cout
    Info (332115):      5.630      0.000 RR    IC  inst|cordicmulti_0|Add46~109|cin
    Info (332115):      5.773      0.143 RF  CELL  inst|cordicmulti_0|Add46~109|sumout
    Info (332115):      6.331      0.558 FF    IC  inst|cordicmulti_0|Add50~93|datac
    Info (332115):      6.639      0.308 FR  CELL  inst|cordicmulti_0|Add50~93|cout
    Info (332115):      6.639      0.000 RR    IC  inst|cordicmulti_0|Add50~89|cin
    Info (332115):      6.665      0.026 RR  CELL  inst|cordicmulti_0|Add50~89|cout
    Info (332115):      6.665      0.000 RR    IC  inst|cordicmulti_0|Add50~85|cin
    Info (332115):      6.665      0.000 RR  CELL  inst|cordicmulti_0|Add50~85|cout
    Info (332115):      6.665      0.000 RR    IC  inst|cordicmulti_0|Add50~81|cin
    Info (332115):      6.689      0.024 RR  CELL  inst|cordicmulti_0|Add50~81|cout
    Info (332115):      6.689      0.000 RR    IC  inst|cordicmulti_0|Add50~77|cin
    Info (332115):      6.689      0.000 RR  CELL  inst|cordicmulti_0|Add50~77|cout
    Info (332115):      6.689      0.000 RR    IC  inst|cordicmulti_0|Add50~61|cin
    Info (332115):      6.749      0.060 RR  CELL  inst|cordicmulti_0|Add50~61|cout
    Info (332115):      6.749      0.000 RR    IC  inst|cordicmulti_0|Add50~57|cin
    Info (332115):      6.749      0.000 RR  CELL  inst|cordicmulti_0|Add50~57|cout
    Info (332115):      6.749      0.000 RR    IC  inst|cordicmulti_0|Add50~53|cin
    Info (332115):      6.775      0.026 RR  CELL  inst|cordicmulti_0|Add50~53|cout
    Info (332115):      6.775      0.000 RR    IC  inst|cordicmulti_0|Add50~49|cin
    Info (332115):      6.775      0.000 RR  CELL  inst|cordicmulti_0|Add50~49|cout
    Info (332115):      6.775      0.000 RR    IC  inst|cordicmulti_0|Add50~45|cin
    Info (332115):      6.908      0.133 RF  CELL  inst|cordicmulti_0|Add50~45|sumout
    Info (332115):      7.909      1.001 FF    IC  inst|cordicmulti_0|Add58~41|datac
    Info (332115):      8.217      0.308 FR  CELL  inst|cordicmulti_0|Add58~41|cout
    Info (332115):      8.217      0.000 RR    IC  inst|cordicmulti_0|Add58~37|cin
    Info (332115):      8.243      0.026 RR  CELL  inst|cordicmulti_0|Add58~37|cout
    Info (332115):      8.243      0.000 RR    IC  inst|cordicmulti_0|Add58~33|cin
    Info (332115):      8.243      0.000 RR  CELL  inst|cordicmulti_0|Add58~33|cout
    Info (332115):      8.243      0.000 RR    IC  inst|cordicmulti_0|Add58~5|cin
    Info (332115):      8.267      0.024 RR  CELL  inst|cordicmulti_0|Add58~5|cout
    Info (332115):      8.267      0.000 RR    IC  inst|cordicmulti_0|Add58~9|cin
    Info (332115):      8.267      0.000 RR  CELL  inst|cordicmulti_0|Add58~9|cout
    Info (332115):      8.267      0.000 RR    IC  inst|cordicmulti_0|Add58~17|cin
    Info (332115):      8.327      0.060 RR  CELL  inst|cordicmulti_0|Add58~17|cout
    Info (332115):      8.327      0.000 RR    IC  inst|cordicmulti_0|Add58~13|cin
    Info (332115):      8.327      0.000 RR  CELL  inst|cordicmulti_0|Add58~13|cout
    Info (332115):      8.327      0.000 RR    IC  inst|cordicmulti_0|Add58~97|cin
    Info (332115):      8.353      0.026 RR  CELL  inst|cordicmulti_0|Add58~97|cout
    Info (332115):      8.353      0.000 RR    IC  inst|cordicmulti_0|Add58~101|cin
    Info (332115):      8.353      0.000 RR  CELL  inst|cordicmulti_0|Add58~101|cout
    Info (332115):      8.353      0.000 RR    IC  inst|cordicmulti_0|Add58~81|cin
    Info (332115):      8.379      0.026 RR  CELL  inst|cordicmulti_0|Add58~81|cout
    Info (332115):      8.379      0.000 RR    IC  inst|cordicmulti_0|Add58~85|cin
    Info (332115):      8.379      0.000 RR  CELL  inst|cordicmulti_0|Add58~85|cout
    Info (332115):      8.379      0.000 RR    IC  inst|cordicmulti_0|Add58~93|cin
    Info (332115):      8.405      0.026 RR  CELL  inst|cordicmulti_0|Add58~93|cout
    Info (332115):      8.405      0.000 RR    IC  inst|cordicmulti_0|Add58~89|cin
    Info (332115):      8.405      0.000 RR  CELL  inst|cordicmulti_0|Add58~89|cout
    Info (332115):      8.405      0.000 RR    IC  inst|cordicmulti_0|Add58~105|cin
    Info (332115):      8.438      0.033 RR  CELL  inst|cordicmulti_0|Add58~105|cout
    Info (332115):      8.438      0.000 RR    IC  inst|cordicmulti_0|Add58~109|cin
    Info (332115):      8.581      0.143 RF  CELL  inst|cordicmulti_0|Add58~109|sumout
    Info (332115):      9.235      0.654 FF    IC  inst|cordicmulti_0|Add62~77|datad
    Info (332115):      9.509      0.274 FR  CELL  inst|cordicmulti_0|Add62~77|cout
    Info (332115):      9.509      0.000 RR    IC  inst|cordicmulti_0|Add62~73|cin
    Info (332115):      9.569      0.060 RR  CELL  inst|cordicmulti_0|Add62~73|cout
    Info (332115):      9.569      0.000 RR    IC  inst|cordicmulti_0|Add62~69|cin
    Info (332115):      9.569      0.000 RR  CELL  inst|cordicmulti_0|Add62~69|cout
    Info (332115):      9.569      0.000 RR    IC  inst|cordicmulti_0|Add62~53|cin
    Info (332115):      9.595      0.026 RR  CELL  inst|cordicmulti_0|Add62~53|cout
    Info (332115):      9.595      0.000 RR    IC  inst|cordicmulti_0|Add62~49|cin
    Info (332115):      9.595      0.000 RR  CELL  inst|cordicmulti_0|Add62~49|cout
    Info (332115):      9.595      0.000 RR    IC  inst|cordicmulti_0|Add62~45|cin
    Info (332115):      9.621      0.026 RR  CELL  inst|cordicmulti_0|Add62~45|cout
    Info (332115):      9.621      0.000 RR    IC  inst|cordicmulti_0|Add62~41|cin
    Info (332115):      9.621      0.000 RR  CELL  inst|cordicmulti_0|Add62~41|cout
    Info (332115):      9.621      0.000 RR    IC  inst|cordicmulti_0|Add62~37|cin
    Info (332115):      9.647      0.026 RR  CELL  inst|cordicmulti_0|Add62~37|cout
    Info (332115):      9.647      0.000 RR    IC  inst|cordicmulti_0|Add62~33|cin
    Info (332115):      9.647      0.000 RR  CELL  inst|cordicmulti_0|Add62~33|cout
    Info (332115):      9.647      0.000 RR    IC  inst|cordicmulti_0|Add62~29|cin
    Info (332115):      9.680      0.033 RR  CELL  inst|cordicmulti_0|Add62~29|cout
    Info (332115):      9.680      0.000 RR    IC  inst|cordicmulti_0|Add62~13|cin
    Info (332115):      9.680      0.000 RR  CELL  inst|cordicmulti_0|Add62~13|cout
    Info (332115):      9.680      0.000 RR    IC  inst|cordicmulti_0|Add62~9|cin
    Info (332115):      9.730      0.050 RR  CELL  inst|cordicmulti_0|Add62~9|cout
    Info (332115):      9.730      0.000 RR    IC  inst|cordicmulti_0|Add62~5|cin
    Info (332115):      9.730      0.000 RR  CELL  inst|cordicmulti_0|Add62~5|cout
    Info (332115):      9.730      0.000 RR    IC  inst|cordicmulti_0|Add62~17|cin
    Info (332115):      9.756      0.026 RR  CELL  inst|cordicmulti_0|Add62~17|cout
    Info (332115):      9.756      0.000 RR    IC  inst|cordicmulti_0|Add62~25|cin
    Info (332115):      9.756      0.000 RR  CELL  inst|cordicmulti_0|Add62~25|cout
    Info (332115):      9.756      0.000 RR    IC  inst|cordicmulti_0|Add62~21|cin
    Info (332115):      9.782      0.026 RR  CELL  inst|cordicmulti_0|Add62~21|cout
    Info (332115):      9.782      0.000 RR    IC  inst|cordicmulti_0|Add62~65|cin
    Info (332115):      9.782      0.000 RR  CELL  inst|cordicmulti_0|Add62~65|cout
    Info (332115):      9.782      0.000 RR    IC  inst|cordicmulti_0|Add62~61|cin
    Info (332115):      9.808      0.026 RR  CELL  inst|cordicmulti_0|Add62~61|cout
    Info (332115):      9.808      0.000 RR    IC  inst|cordicmulti_0|Add62~57|cin
    Info (332115):      9.808      0.000 RR  CELL  inst|cordicmulti_0|Add62~57|cout
    Info (332115):      9.808      0.000 RR    IC  inst|cordicmulti_0|Add62~1|cin
    Info (332115):      9.941      0.133 RF  CELL  inst|cordicmulti_0|Add62~1|sumout
    Info (332115):     10.559      0.618 FF    IC  inst|cordicmulti_0|Add70~89|datac
    Info (332115):     10.867      0.308 FR  CELL  inst|cordicmulti_0|Add70~89|cout
    Info (332115):     10.867      0.000 RR    IC  inst|cordicmulti_0|Add70~105|cin
    Info (332115):     10.900      0.033 RR  CELL  inst|cordicmulti_0|Add70~105|cout
    Info (332115):     10.900      0.000 RR    IC  inst|cordicmulti_0|Add70~109|cin
    Info (332115):     10.900      0.000 RR  CELL  inst|cordicmulti_0|Add70~109|cout
    Info (332115):     10.900      0.000 RR    IC  inst|cordicmulti_0|Add70~77|cin
    Info (332115):     10.950      0.050 RR  CELL  inst|cordicmulti_0|Add70~77|cout
    Info (332115):     10.950      0.000 RR    IC  inst|cordicmulti_0|Add70~61|cin
    Info (332115):     10.950      0.000 RR  CELL  inst|cordicmulti_0|Add70~61|cout
    Info (332115):     10.950      0.000 RR    IC  inst|cordicmulti_0|Add70~65|cin
    Info (332115):     10.976      0.026 RR  CELL  inst|cordicmulti_0|Add70~65|cout
    Info (332115):     10.976      0.000 RR    IC  inst|cordicmulti_0|Add70~73|cin
    Info (332115):     10.976      0.000 RR  CELL  inst|cordicmulti_0|Add70~73|cout
    Info (332115):     10.976      0.000 RR    IC  inst|cordicmulti_0|Add70~69|cin
    Info (332115):     11.002      0.026 RR  CELL  inst|cordicmulti_0|Add70~69|cout
    Info (332115):     11.002      0.000 RR    IC  inst|cordicmulti_0|Add70~29|cin
    Info (332115):     11.002      0.000 RR  CELL  inst|cordicmulti_0|Add70~29|cout
    Info (332115):     11.002      0.000 RR    IC  inst|cordicmulti_0|Add70~25|cin
    Info (332115):     11.028      0.026 RR  CELL  inst|cordicmulti_0|Add70~25|cout
    Info (332115):     11.028      0.000 RR    IC  inst|cordicmulti_0|Add70~21|cin
    Info (332115):     11.171      0.143 RF  CELL  inst|cordicmulti_0|Add70~21|sumout
    Info (332115):     11.719      0.548 FF    IC  inst|cordicmulti_0|Add74~41|datac
    Info (332115):     12.027      0.308 FF  CELL  inst|cordicmulti_0|Add74~41|cout
    Info (332115):     12.027      0.000 FF    IC  inst|cordicmulti_0|Add74~37|cin
    Info (332115):     12.027      0.000 FF  CELL  inst|cordicmulti_0|Add74~37|cout
    Info (332115):     12.027      0.000 FF    IC  inst|cordicmulti_0|Add74~33|cin
    Info (332115):     12.049      0.022 FF  CELL  inst|cordicmulti_0|Add74~33|cout
    Info (332115):     12.049      0.000 FF    IC  inst|cordicmulti_0|Add74~29|cin
    Info (332115):     12.049      0.000 FF  CELL  inst|cordicmulti_0|Add74~29|cout
    Info (332115):     12.049      0.000 FF    IC  inst|cordicmulti_0|Add74~25|cin
    Info (332115):     12.077      0.028 FF  CELL  inst|cordicmulti_0|Add74~25|cout
    Info (332115):     12.077      0.000 FF    IC  inst|cordicmulti_0|Add74~21|cin
    Info (332115):     12.077      0.000 FF  CELL  inst|cordicmulti_0|Add74~21|cout
    Info (332115):     12.077      0.000 FF    IC  inst|cordicmulti_0|Add74~1|cin
    Info (332115):     12.130      0.053 FF  CELL  inst|cordicmulti_0|Add74~1|cout
    Info (332115):     12.130      0.000 FF    IC  inst|cordicmulti_0|Add74~5|cin
    Info (332115):     12.130      0.000 FF  CELL  inst|cordicmulti_0|Add74~5|cout
    Info (332115):     12.130      0.000 FF    IC  inst|cordicmulti_0|Add74~13|cin
    Info (332115):     12.152      0.022 FF  CELL  inst|cordicmulti_0|Add74~13|cout
    Info (332115):     12.152      0.000 FF    IC  inst|cordicmulti_0|Add74~9|cin
    Info (332115):     12.152      0.000 FF  CELL  inst|cordicmulti_0|Add74~9|cout
    Info (332115):     12.152      0.000 FF    IC  inst|cordicmulti_0|Add74~53|cin
    Info (332115):     12.174      0.022 FF  CELL  inst|cordicmulti_0|Add74~53|cout
    Info (332115):     12.174      0.000 FF    IC  inst|cordicmulti_0|Add74~57|cin
    Info (332115):     12.174      0.000 FF  CELL  inst|cordicmulti_0|Add74~57|cout
    Info (332115):     12.174      0.000 FF    IC  inst|cordicmulti_0|Add74~49|cin
    Info (332115):     12.196      0.022 FF  CELL  inst|cordicmulti_0|Add74~49|cout
    Info (332115):     12.196      0.000 FF    IC  inst|cordicmulti_0|Add74~17|cin
    Info (332115):     12.339      0.143 FF  CELL  inst|cordicmulti_0|Add74~17|sumout
    Info (332115):     13.159      0.820 FF    IC  inst|cordicmulti_0|Add80~73|datad
    Info (332115):     13.408      0.249 FR  CELL  inst|cordicmulti_0|Add80~73|cout
    Info (332115):     13.408      0.000 RR    IC  inst|cordicmulti_0|Add80~57|cin
    Info (332115):     13.408      0.000 RR  CELL  inst|cordicmulti_0|Add80~57|cout
    Info (332115):     13.408      0.000 RR    IC  inst|cordicmulti_0|Add80~61|cin
    Info (332115):     13.434      0.026 RR  CELL  inst|cordicmulti_0|Add80~61|cout
    Info (332115):     13.434      0.000 RR    IC  inst|cordicmulti_0|Add80~69|cin
    Info (332115):     13.434      0.000 RR  CELL  inst|cordicmulti_0|Add80~69|cout
    Info (332115):     13.434      0.000 RR    IC  inst|cordicmulti_0|Add80~65|cin
    Info (332115):     13.460      0.026 RR  CELL  inst|cordicmulti_0|Add80~65|cout
    Info (332115):     13.460      0.000 RR    IC  inst|cordicmulti_0|Add80~25|cin
    Info (332115):     13.460      0.000 RR  CELL  inst|cordicmulti_0|Add80~25|cout
    Info (332115):     13.460      0.000 RR    IC  inst|cordicmulti_0|Add80~21|cin
    Info (332115):     13.486      0.026 RR  CELL  inst|cordicmulti_0|Add80~21|cout
    Info (332115):     13.486      0.000 RR    IC  inst|cordicmulti_0|Add80~17|cin
    Info (332115):     13.629      0.143 RF  CELL  inst|cordicmulti_0|Add80~17|sumout
    Info (332115):     13.629      0.000 FF    IC  inst|cordicmulti_0|x[14][26]|d
    Info (332115):     13.762      0.133 FF  CELL  first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][26]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.468      3.468  R        clock network delay
    Info (332115):     23.860      0.392           clock pessimism removed
    Info (332115):     23.760     -0.100           clock uncertainty
    Info (332115):     23.760      0.000     uTsu  first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][26]
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.762
    Info (332115): Data Required Time :    23.760
    Info (332115): Slack              :     9.998 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.357 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     51.719      1.719  F        clock network delay
    Info (332115):     51.719      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     52.145      0.426 FF  CELL  altera_internal_jtag|tdo
    Info (332115):     52.145      0.000 FF    IC  altera_reserved_tdo~output|i
    Info (332115):     54.333      2.188 FF  CELL  altera_reserved_tdo~output|o
    Info (332115):     54.333      0.000 FF  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  F  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    54.333
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    25.357 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.021
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.021 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[6]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.095      1.095  R        clock network delay
    Info (332115):      1.095      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[6]
    Info (332115):      1.095      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[6]|q
    Info (332115):      1.210      0.115 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|dataf
    Info (332115):      1.235      0.025 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|combout
    Info (332115):      1.235      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]|d
    Info (332115):      1.261      0.026 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.320      1.320  R        clock network delay
    Info (332115):      1.240     -0.080           clock pessimism removed
    Info (332115):      1.240      0.000           clock uncertainty
    Info (332115):      1.240      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.261
    Info (332115): Data Required Time :     1.240
    Info (332115): Slack              :     0.021 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.065
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.065 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.460      3.460  R        clock network delay
    Info (332115):      3.460      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115):      3.460      0.000 RR  CELL  inst|sdram|m_state.001000000~DUPLICATE|q
    Info (332115):      3.903      0.443 RR    IC  inst|sdram|m_addr[1]|sload
    Info (332115):      4.173      0.270 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.678      4.678  R        clock network delay
    Info (332115):      4.108     -0.570           clock pessimism removed
    Info (332115):      4.108      0.000           clock uncertainty
    Info (332115):      4.108      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.173
    Info (332115): Data Required Time :     4.108
    Info (332115): Slack              :     0.065 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.276
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.276 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      4.064      4.064  R        clock network delay
    Info (332115):      4.064      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      4.064      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      5.069      1.005 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|datae
    Info (332115):      5.158      0.089 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):      7.872      2.714 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|inclk
    Info (332115):      8.015      0.143 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|outclk
    Info (332115):      9.041      1.026 FF    IC  inst|fx_0|multd|fp_multiplier_altfp_mult_tmo_component|man_product2_mult|auto_generated|Mult0~mac|aclr[1]
    Info (332115):      9.674      0.633 FF  CELL  first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.658      3.658  R        clock network delay
    Info (332115):     24.050      0.392           clock pessimism removed
    Info (332115):     23.950     -0.100           clock uncertainty
    Info (332115):     23.950      0.000     uTsu  first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.674
    Info (332115): Data Required Time :    23.950
    Info (332115): Slack              :    14.276 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.352
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 49.352 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.323      1.323  R        clock network delay
    Info (332115):      1.323      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.323      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.028      0.705 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      2.259      0.231 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.903      1.903  F        clock network delay
    Info (332115):     51.921      0.018           clock pessimism removed
    Info (332115):     51.611     -0.310           clock uncertainty
    Info (332115):     51.611      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.259
    Info (332115): Data Required Time :    51.611
    Info (332115): Slack              :    49.352 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.197
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.197 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.461      3.461  R        clock network delay
    Info (332115):      3.461      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.461      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      4.258      0.797 RR    IC  inst|sdram|za_data[1]|clrn
    Info (332115):      4.410      0.152 RF  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.605      4.605  R        clock network delay
    Info (332115):      4.213     -0.392           clock pessimism removed
    Info (332115):      4.213      0.000           clock uncertainty
    Info (332115):      4.213      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.410
    Info (332115): Data Required Time :     4.213
    Info (332115): Slack              :     0.197 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.443
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.443 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.101      1.101  R        clock network delay
    Info (332115):      1.101      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.101      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.581      0.480 RR    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid|clrn
    Info (332115):      1.791      0.210 RF  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.366      1.366  R        clock network delay
    Info (332115):      1.348     -0.018           clock pessimism removed
    Info (332115):      1.348      0.000           clock uncertainty
    Info (332115):      1.348      0.000      uTh  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.791
    Info (332115): Data Required Time :     1.348
    Info (332115): Slack              :     0.443 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 10.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.561               0.000 sopc_clk 
    Info (332119):    25.535               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.005
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.005               0.000 altera_reserved_tck 
    Info (332119):     0.033               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 14.660
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.660               0.000 sopc_clk 
    Info (332119):    49.520               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.130               0.000 sopc_clk 
    Info (332119):     0.387               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 8.450
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.450               0.000 sopc_clk 
    Info (332119):    48.749               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 19.364 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.561
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 10.561 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|CORDIC:cordicmulti_0|z[7][27]
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][26]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.924      3.924  R        clock network delay
    Info (332115):      3.924      0.000     uTco  first_nios2_system:inst|CORDIC:cordicmulti_0|z[7][27]
    Info (332115):      3.924      0.000 FF  CELL  inst|cordicmulti_0|z[7][27]|q
    Info (332115):      4.325      0.401 FF    IC  inst|cordicmulti_0|Add48~105|datac
    Info (332115):      4.632      0.307 FR  CELL  inst|cordicmulti_0|Add48~105|cout
    Info (332115):      4.632      0.000 RR    IC  inst|cordicmulti_0|Add48~101|cin
    Info (332115):      4.659      0.027 RR  CELL  inst|cordicmulti_0|Add48~101|cout
    Info (332115):      4.659      0.000 RR    IC  inst|cordicmulti_0|Add48~97|cin
    Info (332115):      4.659      0.000 RR  CELL  inst|cordicmulti_0|Add48~97|cout
    Info (332115):      4.659      0.000 RR    IC  inst|cordicmulti_0|Add48~93|cin
    Info (332115):      4.686      0.027 RR  CELL  inst|cordicmulti_0|Add48~93|cout
    Info (332115):      4.686      0.000 RR    IC  inst|cordicmulti_0|Add48~89|cin
    Info (332115):      4.686      0.000 RR  CELL  inst|cordicmulti_0|Add48~89|cout
    Info (332115):      4.686      0.000 RR    IC  inst|cordicmulti_0|Add48~85|cin
    Info (332115):      4.713      0.027 RR  CELL  inst|cordicmulti_0|Add48~85|cout
    Info (332115):      4.713      0.000 RR    IC  inst|cordicmulti_0|Add48~81|cin
    Info (332115):      4.713      0.000 RR  CELL  inst|cordicmulti_0|Add48~81|cout
    Info (332115):      4.713      0.000 RR    IC  inst|cordicmulti_0|Add48~77|cin
    Info (332115):      4.738      0.025 RR  CELL  inst|cordicmulti_0|Add48~77|cout
    Info (332115):      4.738      0.000 RR    IC  inst|cordicmulti_0|Add48~73|cin
    Info (332115):      4.738      0.000 RR  CELL  inst|cordicmulti_0|Add48~73|cout
    Info (332115):      4.738      0.000 RR    IC  inst|cordicmulti_0|Add48~69|cin
    Info (332115):      4.794      0.056 RR  CELL  inst|cordicmulti_0|Add48~69|cout
    Info (332115):      4.794      0.000 RR    IC  inst|cordicmulti_0|Add48~65|cin
    Info (332115):      4.794      0.000 RR  CELL  inst|cordicmulti_0|Add48~65|cout
    Info (332115):      4.794      0.000 RR    IC  inst|cordicmulti_0|Add48~61|cin
    Info (332115):      4.821      0.027 RR  CELL  inst|cordicmulti_0|Add48~61|cout
    Info (332115):      4.821      0.000 RR    IC  inst|cordicmulti_0|Add48~57|cin
    Info (332115):      4.821      0.000 RR  CELL  inst|cordicmulti_0|Add48~57|cout
    Info (332115):      4.821      0.000 RR    IC  inst|cordicmulti_0|Add48~53|cin
    Info (332115):      4.848      0.027 RR  CELL  inst|cordicmulti_0|Add48~53|cout
    Info (332115):      4.848      0.000 RR    IC  inst|cordicmulti_0|Add48~49|cin
    Info (332115):      4.848      0.000 RR  CELL  inst|cordicmulti_0|Add48~49|cout
    Info (332115):      4.848      0.000 RR    IC  inst|cordicmulti_0|Add48~45|cin
    Info (332115):      4.875      0.027 RR  CELL  inst|cordicmulti_0|Add48~45|cout
    Info (332115):      4.875      0.000 RR    IC  inst|cordicmulti_0|Add48~41|cin
    Info (332115):      4.875      0.000 RR  CELL  inst|cordicmulti_0|Add48~41|cout
    Info (332115):      4.875      0.000 RR    IC  inst|cordicmulti_0|Add48~37|cin
    Info (332115):      4.909      0.034 RR  CELL  inst|cordicmulti_0|Add48~37|cout
    Info (332115):      4.909      0.000 RR    IC  inst|cordicmulti_0|Add48~33|cin
    Info (332115):      4.909      0.000 RR  CELL  inst|cordicmulti_0|Add48~33|cout
    Info (332115):      4.909      0.000 RR    IC  inst|cordicmulti_0|Add48~29|cin
    Info (332115):      4.960      0.051 RR  CELL  inst|cordicmulti_0|Add48~29|cout
    Info (332115):      4.960      0.000 RR    IC  inst|cordicmulti_0|Add48~25|cin
    Info (332115):      4.960      0.000 RR  CELL  inst|cordicmulti_0|Add48~25|cout
    Info (332115):      4.960      0.000 RR    IC  inst|cordicmulti_0|Add48~21|cin
    Info (332115):      4.987      0.027 RR  CELL  inst|cordicmulti_0|Add48~21|cout
    Info (332115):      4.987      0.000 RR    IC  inst|cordicmulti_0|Add48~17|cin
    Info (332115):      4.987      0.000 RR  CELL  inst|cordicmulti_0|Add48~17|cout
    Info (332115):      4.987      0.000 RR    IC  inst|cordicmulti_0|Add48~13|cin
    Info (332115):      5.014      0.027 RR  CELL  inst|cordicmulti_0|Add48~13|cout
    Info (332115):      5.014      0.000 RR    IC  inst|cordicmulti_0|Add48~9|cin
    Info (332115):      5.014      0.000 RR  CELL  inst|cordicmulti_0|Add48~9|cout
    Info (332115):      5.014      0.000 RR    IC  inst|cordicmulti_0|Add48~5|cin
    Info (332115):      5.041      0.027 RR  CELL  inst|cordicmulti_0|Add48~5|cout
    Info (332115):      5.041      0.000 RR    IC  inst|cordicmulti_0|Add48~1|cin
    Info (332115):      5.184      0.143 RF  CELL  inst|cordicmulti_0|Add48~1|sumout
    Info (332115):      5.788      0.604 FF    IC  inst|cordicmulti_0|Add54~101|datac
    Info (332115):      6.125      0.337 FR  CELL  inst|cordicmulti_0|Add54~101|cout
    Info (332115):      6.125      0.000 RR    IC  inst|cordicmulti_0|Add54~97|cin
    Info (332115):      6.152      0.027 RR  CELL  inst|cordicmulti_0|Add54~97|cout
    Info (332115):      6.152      0.000 RR    IC  inst|cordicmulti_0|Add54~93|cin
    Info (332115):      6.152      0.000 RR  CELL  inst|cordicmulti_0|Add54~93|cout
    Info (332115):      6.152      0.000 RR    IC  inst|cordicmulti_0|Add54~89|cin
    Info (332115):      6.179      0.027 RR  CELL  inst|cordicmulti_0|Add54~89|cout
    Info (332115):      6.179      0.000 RR    IC  inst|cordicmulti_0|Add54~85|cin
    Info (332115):      6.179      0.000 RR  CELL  inst|cordicmulti_0|Add54~85|cout
    Info (332115):      6.179      0.000 RR    IC  inst|cordicmulti_0|Add54~81|cin
    Info (332115):      6.205      0.026 RR  CELL  inst|cordicmulti_0|Add54~81|cout
    Info (332115):      6.205      0.000 RR    IC  inst|cordicmulti_0|Add54~77|cin
    Info (332115):      6.205      0.000 RR  CELL  inst|cordicmulti_0|Add54~77|cout
    Info (332115):      6.205      0.000 RR    IC  inst|cordicmulti_0|Add54~73|cin
    Info (332115):      6.264      0.059 RR  CELL  inst|cordicmulti_0|Add54~73|cout
    Info (332115):      6.264      0.000 RR    IC  inst|cordicmulti_0|Add54~69|cin
    Info (332115):      6.264      0.000 RR  CELL  inst|cordicmulti_0|Add54~69|cout
    Info (332115):      6.264      0.000 RR    IC  inst|cordicmulti_0|Add54~65|cin
    Info (332115):      6.291      0.027 RR  CELL  inst|cordicmulti_0|Add54~65|cout
    Info (332115):      6.291      0.000 RR    IC  inst|cordicmulti_0|Add54~61|cin
    Info (332115):      6.291      0.000 RR  CELL  inst|cordicmulti_0|Add54~61|cout
    Info (332115):      6.291      0.000 RR    IC  inst|cordicmulti_0|Add54~57|cin
    Info (332115):      6.318      0.027 RR  CELL  inst|cordicmulti_0|Add54~57|cout
    Info (332115):      6.318      0.000 RR    IC  inst|cordicmulti_0|Add54~53|cin
    Info (332115):      6.318      0.000 RR  CELL  inst|cordicmulti_0|Add54~53|cout
    Info (332115):      6.318      0.000 RR    IC  inst|cordicmulti_0|Add54~49|cin
    Info (332115):      6.345      0.027 RR  CELL  inst|cordicmulti_0|Add54~49|cout
    Info (332115):      6.345      0.000 RR    IC  inst|cordicmulti_0|Add54~45|cin
    Info (332115):      6.345      0.000 RR  CELL  inst|cordicmulti_0|Add54~45|cout
    Info (332115):      6.345      0.000 RR    IC  inst|cordicmulti_0|Add54~41|cin
    Info (332115):      6.378      0.033 RR  CELL  inst|cordicmulti_0|Add54~41|cout
    Info (332115):      6.378      0.000 RR    IC  inst|cordicmulti_0|Add54~37|cin
    Info (332115):      6.378      0.000 RR  CELL  inst|cordicmulti_0|Add54~37|cout
    Info (332115):      6.378      0.000 RR    IC  inst|cordicmulti_0|Add54~33|cin
    Info (332115):      6.425      0.047 RR  CELL  inst|cordicmulti_0|Add54~33|cout
    Info (332115):      6.425      0.000 RR    IC  inst|cordicmulti_0|Add54~29|cin
    Info (332115):      6.425      0.000 RR  CELL  inst|cordicmulti_0|Add54~29|cout
    Info (332115):      6.425      0.000 RR    IC  inst|cordicmulti_0|Add54~25|cin
    Info (332115):      6.452      0.027 RR  CELL  inst|cordicmulti_0|Add54~25|cout
    Info (332115):      6.452      0.000 RR    IC  inst|cordicmulti_0|Add54~21|cin
    Info (332115):      6.452      0.000 RR  CELL  inst|cordicmulti_0|Add54~21|cout
    Info (332115):      6.452      0.000 RR    IC  inst|cordicmulti_0|Add54~17|cin
    Info (332115):      6.479      0.027 RR  CELL  inst|cordicmulti_0|Add54~17|cout
    Info (332115):      6.479      0.000 RR    IC  inst|cordicmulti_0|Add54~13|cin
    Info (332115):      6.479      0.000 RR  CELL  inst|cordicmulti_0|Add54~13|cout
    Info (332115):      6.479      0.000 RR    IC  inst|cordicmulti_0|Add54~9|cin
    Info (332115):      6.506      0.027 RR  CELL  inst|cordicmulti_0|Add54~9|cout
    Info (332115):      6.506      0.000 RR    IC  inst|cordicmulti_0|Add54~5|cin
    Info (332115):      6.506      0.000 RR  CELL  inst|cordicmulti_0|Add54~5|cout
    Info (332115):      6.506      0.000 RR    IC  inst|cordicmulti_0|Add54~1|cin
    Info (332115):      6.642      0.136 RF  CELL  inst|cordicmulti_0|Add54~1|sumout
    Info (332115):      7.068      0.426 FF    IC  inst|cordicmulti_0|Add60~105|datad
    Info (332115):      7.329      0.261 FR  CELL  inst|cordicmulti_0|Add60~105|cout
    Info (332115):      7.329      0.000 RR    IC  inst|cordicmulti_0|Add60~101|cin
    Info (332115):      7.356      0.027 RR  CELL  inst|cordicmulti_0|Add60~101|cout
    Info (332115):      7.356      0.000 RR    IC  inst|cordicmulti_0|Add60~97|cin
    Info (332115):      7.356      0.000 RR  CELL  inst|cordicmulti_0|Add60~97|cout
    Info (332115):      7.356      0.000 RR    IC  inst|cordicmulti_0|Add60~93|cin
    Info (332115):      7.383      0.027 RR  CELL  inst|cordicmulti_0|Add60~93|cout
    Info (332115):      7.383      0.000 RR    IC  inst|cordicmulti_0|Add60~89|cin
    Info (332115):      7.383      0.000 RR  CELL  inst|cordicmulti_0|Add60~89|cout
    Info (332115):      7.383      0.000 RR    IC  inst|cordicmulti_0|Add60~85|cin
    Info (332115):      7.410      0.027 RR  CELL  inst|cordicmulti_0|Add60~85|cout
    Info (332115):      7.410      0.000 RR    IC  inst|cordicmulti_0|Add60~81|cin
    Info (332115):      7.410      0.000 RR  CELL  inst|cordicmulti_0|Add60~81|cout
    Info (332115):      7.410      0.000 RR    IC  inst|cordicmulti_0|Add60~77|cin
    Info (332115):      7.435      0.025 RR  CELL  inst|cordicmulti_0|Add60~77|cout
    Info (332115):      7.435      0.000 RR    IC  inst|cordicmulti_0|Add60~73|cin
    Info (332115):      7.435      0.000 RR  CELL  inst|cordicmulti_0|Add60~73|cout
    Info (332115):      7.435      0.000 RR    IC  inst|cordicmulti_0|Add60~69|cin
    Info (332115):      7.491      0.056 RR  CELL  inst|cordicmulti_0|Add60~69|cout
    Info (332115):      7.491      0.000 RR    IC  inst|cordicmulti_0|Add60~65|cin
    Info (332115):      7.491      0.000 RR  CELL  inst|cordicmulti_0|Add60~65|cout
    Info (332115):      7.491      0.000 RR    IC  inst|cordicmulti_0|Add60~61|cin
    Info (332115):      7.518      0.027 RR  CELL  inst|cordicmulti_0|Add60~61|cout
    Info (332115):      7.518      0.000 RR    IC  inst|cordicmulti_0|Add60~57|cin
    Info (332115):      7.518      0.000 RR  CELL  inst|cordicmulti_0|Add60~57|cout
    Info (332115):      7.518      0.000 RR    IC  inst|cordicmulti_0|Add60~53|cin
    Info (332115):      7.545      0.027 RR  CELL  inst|cordicmulti_0|Add60~53|cout
    Info (332115):      7.545      0.000 RR    IC  inst|cordicmulti_0|Add60~49|cin
    Info (332115):      7.545      0.000 RR  CELL  inst|cordicmulti_0|Add60~49|cout
    Info (332115):      7.545      0.000 RR    IC  inst|cordicmulti_0|Add60~45|cin
    Info (332115):      7.572      0.027 RR  CELL  inst|cordicmulti_0|Add60~45|cout
    Info (332115):      7.572      0.000 RR    IC  inst|cordicmulti_0|Add60~41|cin
    Info (332115):      7.572      0.000 RR  CELL  inst|cordicmulti_0|Add60~41|cout
    Info (332115):      7.572      0.000 RR    IC  inst|cordicmulti_0|Add60~37|cin
    Info (332115):      7.606      0.034 RR  CELL  inst|cordicmulti_0|Add60~37|cout
    Info (332115):      7.606      0.000 RR    IC  inst|cordicmulti_0|Add60~33|cin
    Info (332115):      7.606      0.000 RR  CELL  inst|cordicmulti_0|Add60~33|cout
    Info (332115):      7.606      0.000 RR    IC  inst|cordicmulti_0|Add60~29|cin
    Info (332115):      7.657      0.051 RR  CELL  inst|cordicmulti_0|Add60~29|cout
    Info (332115):      7.657      0.000 RR    IC  inst|cordicmulti_0|Add60~25|cin
    Info (332115):      7.657      0.000 RR  CELL  inst|cordicmulti_0|Add60~25|cout
    Info (332115):      7.657      0.000 RR    IC  inst|cordicmulti_0|Add60~21|cin
    Info (332115):      7.684      0.027 RR  CELL  inst|cordicmulti_0|Add60~21|cout
    Info (332115):      7.684      0.000 RR    IC  inst|cordicmulti_0|Add60~17|cin
    Info (332115):      7.684      0.000 RR  CELL  inst|cordicmulti_0|Add60~17|cout
    Info (332115):      7.684      0.000 RR    IC  inst|cordicmulti_0|Add60~13|cin
    Info (332115):      7.711      0.027 RR  CELL  inst|cordicmulti_0|Add60~13|cout
    Info (332115):      7.711      0.000 RR    IC  inst|cordicmulti_0|Add60~9|cin
    Info (332115):      7.711      0.000 RR  CELL  inst|cordicmulti_0|Add60~9|cout
    Info (332115):      7.711      0.000 RR    IC  inst|cordicmulti_0|Add60~5|cin
    Info (332115):      7.738      0.027 RR  CELL  inst|cordicmulti_0|Add60~5|cout
    Info (332115):      7.738      0.000 RR    IC  inst|cordicmulti_0|Add60~1|cin
    Info (332115):      7.881      0.143 RF  CELL  inst|cordicmulti_0|Add60~1|sumout
    Info (332115):      8.394      0.513 FF    IC  inst|cordicmulti_0|Add66~65|datad
    Info (332115):      8.625      0.231 FF  CELL  inst|cordicmulti_0|Add66~65|cout
    Info (332115):      8.625      0.000 FF    IC  inst|cordicmulti_0|Add66~61|cin
    Info (332115):      8.649      0.024 FF  CELL  inst|cordicmulti_0|Add66~61|cout
    Info (332115):      8.649      0.000 FF    IC  inst|cordicmulti_0|Add66~57|cin
    Info (332115):      8.649      0.000 FF  CELL  inst|cordicmulti_0|Add66~57|cout
    Info (332115):      8.649      0.000 FF    IC  inst|cordicmulti_0|Add66~53|cin
    Info (332115):      8.673      0.024 FF  CELL  inst|cordicmulti_0|Add66~53|cout
    Info (332115):      8.673      0.000 FF    IC  inst|cordicmulti_0|Add66~49|cin
    Info (332115):      8.673      0.000 FF  CELL  inst|cordicmulti_0|Add66~49|cout
    Info (332115):      8.673      0.000 FF    IC  inst|cordicmulti_0|Add66~45|cin
    Info (332115):      8.697      0.024 FF  CELL  inst|cordicmulti_0|Add66~45|cout
    Info (332115):      8.697      0.000 FF    IC  inst|cordicmulti_0|Add66~41|cin
    Info (332115):      8.697      0.000 FF  CELL  inst|cordicmulti_0|Add66~41|cout
    Info (332115):      8.697      0.000 FF    IC  inst|cordicmulti_0|Add66~37|cin
    Info (332115):      8.727      0.030 FF  CELL  inst|cordicmulti_0|Add66~37|cout
    Info (332115):      8.727      0.000 FF    IC  inst|cordicmulti_0|Add66~33|cin
    Info (332115):      8.727      0.000 FF  CELL  inst|cordicmulti_0|Add66~33|cout
    Info (332115):      8.727      0.000 FF    IC  inst|cordicmulti_0|Add66~29|cin
    Info (332115):      8.781      0.054 FF  CELL  inst|cordicmulti_0|Add66~29|cout
    Info (332115):      8.781      0.000 FF    IC  inst|cordicmulti_0|Add66~25|cin
    Info (332115):      8.781      0.000 FF  CELL  inst|cordicmulti_0|Add66~25|cout
    Info (332115):      8.781      0.000 FF    IC  inst|cordicmulti_0|Add66~21|cin
    Info (332115):      8.805      0.024 FF  CELL  inst|cordicmulti_0|Add66~21|cout
    Info (332115):      8.805      0.000 FF    IC  inst|cordicmulti_0|Add66~17|cin
    Info (332115):      8.805      0.000 FF  CELL  inst|cordicmulti_0|Add66~17|cout
    Info (332115):      8.805      0.000 FF    IC  inst|cordicmulti_0|Add66~13|cin
    Info (332115):      8.829      0.024 FF  CELL  inst|cordicmulti_0|Add66~13|cout
    Info (332115):      8.829      0.000 FF    IC  inst|cordicmulti_0|Add66~9|cin
    Info (332115):      8.829      0.000 FF  CELL  inst|cordicmulti_0|Add66~9|cout
    Info (332115):      8.829      0.000 FF    IC  inst|cordicmulti_0|Add66~5|cin
    Info (332115):      8.853      0.024 FF  CELL  inst|cordicmulti_0|Add66~5|cout
    Info (332115):      8.853      0.000 FF    IC  inst|cordicmulti_0|Add66~1|cin
    Info (332115):      8.996      0.143 FF  CELL  inst|cordicmulti_0|Add66~1|sumout
    Info (332115):      9.757      0.761 FF    IC  inst|cordicmulti_0|Add70~37|datab
    Info (332115):     10.144      0.387 FR  CELL  inst|cordicmulti_0|Add70~37|cout
    Info (332115):     10.144      0.000 RR    IC  inst|cordicmulti_0|Add70~33|cin
    Info (332115):     10.144      0.000 RR  CELL  inst|cordicmulti_0|Add70~33|cout
    Info (332115):     10.144      0.000 RR    IC  inst|cordicmulti_0|Add70~5|cin
    Info (332115):     10.169      0.025 RR  CELL  inst|cordicmulti_0|Add70~5|cout
    Info (332115):     10.169      0.000 RR    IC  inst|cordicmulti_0|Add70~9|cin
    Info (332115):     10.169      0.000 RR  CELL  inst|cordicmulti_0|Add70~9|cout
    Info (332115):     10.169      0.000 RR    IC  inst|cordicmulti_0|Add70~17|cin
    Info (332115):     10.225      0.056 RR  CELL  inst|cordicmulti_0|Add70~17|cout
    Info (332115):     10.225      0.000 RR    IC  inst|cordicmulti_0|Add70~13|cin
    Info (332115):     10.225      0.000 RR  CELL  inst|cordicmulti_0|Add70~13|cout
    Info (332115):     10.225      0.000 RR    IC  inst|cordicmulti_0|Add70~97|cin
    Info (332115):     10.252      0.027 RR  CELL  inst|cordicmulti_0|Add70~97|cout
    Info (332115):     10.252      0.000 RR    IC  inst|cordicmulti_0|Add70~101|cin
    Info (332115):     10.252      0.000 RR  CELL  inst|cordicmulti_0|Add70~101|cout
    Info (332115):     10.252      0.000 RR    IC  inst|cordicmulti_0|Add70~81|cin
    Info (332115):     10.387      0.135 RF  CELL  inst|cordicmulti_0|Add70~81|sumout
    Info (332115):     10.960      0.573 FF    IC  inst|cordicmulti_0|Add74~106|datad
    Info (332115):     11.191      0.231 FF  CELL  inst|cordicmulti_0|Add74~106|cout
    Info (332115):     11.191      0.000 FF    IC  inst|cordicmulti_0|Add74~102|cin
    Info (332115):     11.215      0.024 FF  CELL  inst|cordicmulti_0|Add74~102|cout
    Info (332115):     11.215      0.000 FF    IC  inst|cordicmulti_0|Add74~98|cin
    Info (332115):     11.215      0.000 FF  CELL  inst|cordicmulti_0|Add74~98|cout
    Info (332115):     11.215      0.000 FF    IC  inst|cordicmulti_0|Add74~94|cin
    Info (332115):     11.239      0.024 FF  CELL  inst|cordicmulti_0|Add74~94|cout
    Info (332115):     11.239      0.000 FF    IC  inst|cordicmulti_0|Add74~90|cin
    Info (332115):     11.239      0.000 FF  CELL  inst|cordicmulti_0|Add74~90|cout
    Info (332115):     11.239      0.000 FF    IC  inst|cordicmulti_0|Add74~86|cin
    Info (332115):     11.263      0.024 FF  CELL  inst|cordicmulti_0|Add74~86|cout
    Info (332115):     11.263      0.000 FF    IC  inst|cordicmulti_0|Add74~82|cin
    Info (332115):     11.263      0.000 FF  CELL  inst|cordicmulti_0|Add74~82|cout
    Info (332115):     11.263      0.000 FF    IC  inst|cordicmulti_0|Add74~78|cin
    Info (332115):     11.285      0.022 FF  CELL  inst|cordicmulti_0|Add74~78|cout
    Info (332115):     11.285      0.000 FF    IC  inst|cordicmulti_0|Add74~74|cin
    Info (332115):     11.285      0.000 FF  CELL  inst|cordicmulti_0|Add74~74|cout
    Info (332115):     11.285      0.000 FF    IC  inst|cordicmulti_0|Add74~70|cin
    Info (332115):     11.340      0.055 FF  CELL  inst|cordicmulti_0|Add74~70|cout
    Info (332115):     11.340      0.000 FF    IC  inst|cordicmulti_0|Add74~66|cin
    Info (332115):     11.340      0.000 FF  CELL  inst|cordicmulti_0|Add74~66|cout
    Info (332115):     11.340      0.000 FF    IC  inst|cordicmulti_0|Add74~62|cin
    Info (332115):     11.364      0.024 FF  CELL  inst|cordicmulti_0|Add74~62|cout
    Info (332115):     11.364      0.000 FF    IC  inst|cordicmulti_0|Add74~45|cin
    Info (332115):     11.364      0.000 FF  CELL  inst|cordicmulti_0|Add74~45|cout
    Info (332115):     11.364      0.000 FF    IC  inst|cordicmulti_0|Add74~41|cin
    Info (332115):     11.504      0.140 FF  CELL  inst|cordicmulti_0|Add74~41|sumout
    Info (332115):     11.972      0.468 FF    IC  inst|cordicmulti_0|Add80~49|dataf
    Info (332115):     12.425      0.453 FR  CELL  inst|cordicmulti_0|Add80~49|cout
    Info (332115):     12.425      0.000 RR    IC  inst|cordicmulti_0|Add80~45|cin
    Info (332115):     12.425      0.000 RR  CELL  inst|cordicmulti_0|Add80~45|cout
    Info (332115):     12.425      0.000 RR    IC  inst|cordicmulti_0|Add80~41|cin
    Info (332115):     12.452      0.027 RR  CELL  inst|cordicmulti_0|Add80~41|cout
    Info (332115):     12.452      0.000 RR    IC  inst|cordicmulti_0|Add80~37|cin
    Info (332115):     12.452      0.000 RR  CELL  inst|cordicmulti_0|Add80~37|cout
    Info (332115):     12.452      0.000 RR    IC  inst|cordicmulti_0|Add80~33|cin
    Info (332115):     12.479      0.027 RR  CELL  inst|cordicmulti_0|Add80~33|cout
    Info (332115):     12.479      0.000 RR    IC  inst|cordicmulti_0|Add80~29|cin
    Info (332115):     12.479      0.000 RR  CELL  inst|cordicmulti_0|Add80~29|cout
    Info (332115):     12.479      0.000 RR    IC  inst|cordicmulti_0|Add80~1|cin
    Info (332115):     12.504      0.025 RR  CELL  inst|cordicmulti_0|Add80~1|cout
    Info (332115):     12.504      0.000 RR    IC  inst|cordicmulti_0|Add80~5|cin
    Info (332115):     12.504      0.000 RR  CELL  inst|cordicmulti_0|Add80~5|cout
    Info (332115):     12.504      0.000 RR    IC  inst|cordicmulti_0|Add80~13|cin
    Info (332115):     12.560      0.056 RR  CELL  inst|cordicmulti_0|Add80~13|cout
    Info (332115):     12.560      0.000 RR    IC  inst|cordicmulti_0|Add80~9|cin
    Info (332115):     12.560      0.000 RR  CELL  inst|cordicmulti_0|Add80~9|cout
    Info (332115):     12.560      0.000 RR    IC  inst|cordicmulti_0|Add80~93|cin
    Info (332115):     12.587      0.027 RR  CELL  inst|cordicmulti_0|Add80~93|cout
    Info (332115):     12.587      0.000 RR    IC  inst|cordicmulti_0|Add80~97|cin
    Info (332115):     12.587      0.000 RR  CELL  inst|cordicmulti_0|Add80~97|cout
    Info (332115):     12.587      0.000 RR    IC  inst|cordicmulti_0|Add80~77|cin
    Info (332115):     12.614      0.027 RR  CELL  inst|cordicmulti_0|Add80~77|cout
    Info (332115):     12.614      0.000 RR    IC  inst|cordicmulti_0|Add80~81|cin
    Info (332115):     12.614      0.000 RR  CELL  inst|cordicmulti_0|Add80~81|cout
    Info (332115):     12.614      0.000 RR    IC  inst|cordicmulti_0|Add80~89|cin
    Info (332115):     12.641      0.027 RR  CELL  inst|cordicmulti_0|Add80~89|cout
    Info (332115):     12.641      0.000 RR    IC  inst|cordicmulti_0|Add80~85|cin
    Info (332115):     12.641      0.000 RR  CELL  inst|cordicmulti_0|Add80~85|cout
    Info (332115):     12.641      0.000 RR    IC  inst|cordicmulti_0|Add80~101|cin
    Info (332115):     12.675      0.034 RR  CELL  inst|cordicmulti_0|Add80~101|cout
    Info (332115):     12.675      0.000 RR    IC  inst|cordicmulti_0|Add80~105|cin
    Info (332115):     12.675      0.000 RR  CELL  inst|cordicmulti_0|Add80~105|cout
    Info (332115):     12.675      0.000 RR    IC  inst|cordicmulti_0|Add80~73|cin
    Info (332115):     12.726      0.051 RR  CELL  inst|cordicmulti_0|Add80~73|cout
    Info (332115):     12.726      0.000 RR    IC  inst|cordicmulti_0|Add80~57|cin
    Info (332115):     12.726      0.000 RR  CELL  inst|cordicmulti_0|Add80~57|cout
    Info (332115):     12.726      0.000 RR    IC  inst|cordicmulti_0|Add80~61|cin
    Info (332115):     12.753      0.027 RR  CELL  inst|cordicmulti_0|Add80~61|cout
    Info (332115):     12.753      0.000 RR    IC  inst|cordicmulti_0|Add80~69|cin
    Info (332115):     12.753      0.000 RR  CELL  inst|cordicmulti_0|Add80~69|cout
    Info (332115):     12.753      0.000 RR    IC  inst|cordicmulti_0|Add80~65|cin
    Info (332115):     12.780      0.027 RR  CELL  inst|cordicmulti_0|Add80~65|cout
    Info (332115):     12.780      0.000 RR    IC  inst|cordicmulti_0|Add80~25|cin
    Info (332115):     12.780      0.000 RR  CELL  inst|cordicmulti_0|Add80~25|cout
    Info (332115):     12.780      0.000 RR    IC  inst|cordicmulti_0|Add80~21|cin
    Info (332115):     12.807      0.027 RR  CELL  inst|cordicmulti_0|Add80~21|cout
    Info (332115):     12.807      0.000 RR    IC  inst|cordicmulti_0|Add80~17|cin
    Info (332115):     12.950      0.143 RF  CELL  inst|cordicmulti_0|Add80~17|sumout
    Info (332115):     12.950      0.000 FF    IC  inst|cordicmulti_0|x[14][26]|d
    Info (332115):     13.079      0.129 FF  CELL  first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][26]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.374      3.374  R        clock network delay
    Info (332115):     23.740      0.366           clock pessimism removed
    Info (332115):     23.640     -0.100           clock uncertainty
    Info (332115):     23.640      0.000     uTsu  first_nios2_system:inst|CORDIC:cordicmulti_0|x[14][26]
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.079
    Info (332115): Data Required Time :    23.640
    Info (332115): Slack              :    10.561 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.535 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     51.756      1.756  F        clock network delay
    Info (332115):     51.756      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     52.242      0.486 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     52.242      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     54.155      1.913 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     54.155      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    54.155
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    25.535 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.005
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.005 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[6]
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.991      0.991  R        clock network delay
    Info (332115):      0.991      0.000     uTco  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[6]
    Info (332115):      0.991      0.000 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[6]|q
    Info (332115):      1.090      0.099 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|dataf
    Info (332115):      1.115      0.025 FF  CELL  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr~23|combout
    Info (332115):      1.115      0.000 FF    IC  inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_debug_slave_wrapper|the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]|d
    Info (332115):      1.139      0.024 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.204      1.204  R        clock network delay
    Info (332115):      1.134     -0.070           clock pessimism removed
    Info (332115):      1.134      0.000           clock uncertainty
    Info (332115):      1.134      0.000      uTh  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck|sr[5]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.139
    Info (332115): Data Required Time :     1.134
    Info (332115): Slack              :     0.005 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.033
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.033 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.368      3.368  R        clock network delay
    Info (332115):      3.368      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000~DUPLICATE
    Info (332115):      3.368      0.000 RR  CELL  inst|sdram|m_state.001000000~DUPLICATE|q
    Info (332115):      3.783      0.415 RR    IC  inst|sdram|m_addr[1]|sload
    Info (332115):      4.045      0.262 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.556      4.556  R        clock network delay
    Info (332115):      4.012     -0.544           clock pessimism removed
    Info (332115):      4.012      0.000           clock uncertainty
    Info (332115):      4.012      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.045
    Info (332115): Data Required Time :     4.012
    Info (332115): Slack              :     0.033 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.660
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.660 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.946      3.946  R        clock network delay
    Info (332115):      3.946      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.946      0.000 FF  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      4.814      0.868 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|datae
    Info (332115):      4.899      0.085 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0|combout
    Info (332115):      7.404      2.505 FF    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|inclk
    Info (332115):      7.550      0.146 FF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0CLKENA0|outclk
    Info (332115):      8.558      1.008 FF    IC  inst|fx_0|multd|fp_multiplier_altfp_mult_tmo_component|man_product2_mult|auto_generated|Mult0~mac|aclr[1]
    Info (332115):      9.208      0.650 FF  CELL  first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.602      3.602  R        clock network delay
    Info (332115):     23.968      0.366           clock pessimism removed
    Info (332115):     23.868     -0.100           clock uncertainty
    Info (332115):     23.868      0.000     uTsu  first_nios2_system:inst|FX:fx_0|fp_multiplier:multd|fp_multiplier_altfp_mult_tmo:fp_multiplier_altfp_mult_tmo_component|lpm_mult:man_product2_mult|mult_6ct:auto_generated|result_output_reg[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.208
    Info (332115): Data Required Time :    23.868
    Info (332115): Slack              :    14.660 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.520
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 49.520 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.207      1.207  R        clock network delay
    Info (332115):      1.207      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.207      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.822      0.615 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate|clrn
    Info (332115):      2.038      0.216 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.851      1.851  F        clock network delay
    Info (332115):     51.868      0.017           clock pessimism removed
    Info (332115):     51.558     -0.310           clock uncertainty
    Info (332115):     51.558      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.038
    Info (332115): Data Required Time :    51.558
    Info (332115): Slack              :    49.520 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.130
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.130 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.373      3.373  R        clock network delay
    Info (332115):      3.373      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.373      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      4.100      0.727 RR    IC  inst|sdram|za_data[1]|clrn
    Info (332115):      4.249      0.149 RF  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.485      4.485  R        clock network delay
    Info (332115):      4.119     -0.366           clock pessimism removed
    Info (332115):      4.119      0.000           clock uncertainty
    Info (332115):      4.119      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.249
    Info (332115): Data Required Time :     4.119
    Info (332115): Slack              :     0.130 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.387
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.387 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.996      0.996  R        clock network delay
    Info (332115):      0.996      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      0.996      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.421      0.425 RR    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid|clrn
    Info (332115):      1.617      0.196 RF  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.248      1.248  R        clock network delay
    Info (332115):      1.230     -0.018           clock pessimism removed
    Info (332115):      1.230      0.000           clock uncertainty
    Info (332115):      1.230      0.000      uTh  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.617
    Info (332115): Data Required Time :     1.230
    Info (332115): Slack              :     0.387 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 5444 megabytes
    Info: Processing ended: Thu Mar 14 00:10:13 2024
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:40


